
---------- Begin Simulation Statistics ----------
final_tick                               16254709590762                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68006                       # Simulator instruction rate (inst/s)
host_mem_usage                               17610664                       # Number of bytes of host memory used
host_op_rate                                    95142                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14704.40                       # Real time elapsed on the host
host_tick_rate                               26882883                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999987510                       # Number of instructions simulated
sim_ops                                    1399009930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.395297                       # Number of seconds simulated
sim_ticks                                395296771536                       # Number of ticks simulated
system.cpu0.committedInsts                         24                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     25084642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        97865                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     50155508                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        97866                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu0.num_int_insts                          10                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         24                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     25080707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        99103                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     50146481                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        99103                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu1.num_fp_insts                           24                       # number of float instructions
system.cpu1.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu1.num_int_insts                          10                       # number of integer instructions
system.cpu1.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          8                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         24                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     25087400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        98766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     50159822                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        98766                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu2.num_int_insts                          10                       # number of integer instructions
system.cpu2.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          8                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         2                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         24                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     25087598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        97762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     50161320                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        97762                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          8                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     45094012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       90485089                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16347866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32766376                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         71043048                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        51301370                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            349757009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.748309                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.748309                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        296813629                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       151658028                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 381552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        21813                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        19587149                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.296695                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           130537979                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36758224                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      179210895                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     91697267                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     36803022                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    350255396                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     93779755                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        42878                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    352200193                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        597841                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    369091702                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         22770                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    370776489                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2260                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         9249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        353566604                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            349991375                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.645335                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        228168939                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.294835                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             349998476                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       384458659                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      139901394                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.210601                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.210601                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         5823      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    136239439     38.68%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       250650      0.07%     38.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           14      0.00%     38.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      6295902      1.79%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            2      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd          168      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1147397      0.33%     40.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     40.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         1696      0.00%     40.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2863951      0.81%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     27045230      7.68%     49.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       592710      0.17%     49.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2310031      0.66%     50.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     44923042     12.75%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     40976977     11.63%     74.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      6819341      1.94%     76.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52830716     15.00%     91.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     29939969      8.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     352243071                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      193546012                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    381200944                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    186769511                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    187015571                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            9102382                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.025841                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         210086      2.31%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           174      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             9      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc          146      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       594259      6.53%      8.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      8.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp        30836      0.34%      9.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        13690      0.15%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1529553     16.80%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     26.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2905080     31.92%     58.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       108915      1.20%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3702549     40.68%     99.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         7085      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     167793618                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1519093138                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    163221864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    163740456                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         350255366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        352243071                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           30                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       498387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9749                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       810028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1186695809                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.296827                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.105996                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1074008487     90.50%     90.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     32592507      2.75%     93.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     20794516      1.75%     95.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     15897616      1.34%     96.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     16004360      1.35%     97.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10984743      0.93%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7181479      0.61%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5518153      0.47%     99.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3713948      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1186695809                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.296731                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      6669005                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1325472                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     91697267                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     36803022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      179624539                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1187077361                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         71041667                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        51300190                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249995808                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            349750945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      4.748389                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                4.748389                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        296809340                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       151655766                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 383548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        21790                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        19586827                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.296699                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           130546313                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36757469                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      179926513                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     91695506                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     36801987                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    350248428                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     93788844                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        42805                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    352204480                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        584554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    367986486                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         22760                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    369662405                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2268                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         9228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        353592403                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            349985059                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.645398                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        228207973                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.294829                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             349992168                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       384472251                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      139898496                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.210598                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.210598                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         5805      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136236679     38.68%     38.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       250656      0.07%     38.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           14      0.00%     38.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      6295726      1.79%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            2      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd          168      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      1147367      0.33%     40.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     40.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt         1698      0.00%     40.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2863874      0.81%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27044870      7.68%     49.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       592711      0.17%     49.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2309984      0.66%     50.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     44922429     12.75%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     40966841     11.63%     74.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6819045      1.94%     76.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52849904     15.00%     91.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     29939499      8.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     352247285                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      193550743                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    381222725                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    186766614                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    187012881                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            9079529                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025776                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209953      2.31%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           176      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             8      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc          147      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       594275      6.55%      8.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp        30871      0.34%      9.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        13713      0.15%      9.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1519308     16.73%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2895985     31.90%     57.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       107573      1.18%     59.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3697516     40.72%     99.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        10004      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     167770266                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1519054847                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    163218445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    163735266                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         350248401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        352247285                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       497483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         9660                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       807937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1186693813                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.296831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.105905                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1074010883     90.50%     90.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     32570086      2.74%     93.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     20795855      1.75%     95.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     15922224      1.34%     96.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15983447      1.35%     97.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     10994086      0.93%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7210757      0.61%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5501743      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3704732      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1186693813                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.296735                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      6666072                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1324660                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     91695506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     36801987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      179631960                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1187077361                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         71041073                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        51299923                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249993707                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            349747908                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      4.748429                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                4.748429                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        296807032                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       151654438                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 379883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        21805                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        19586698                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.296635                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           130471863                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36757070                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      180081249                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     91695670                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     36801783                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    350246898                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     93714793                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        43032                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    352128462                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        600217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    371938280                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         22771                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    373627920                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2266                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         9245                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        353554977                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            349982387                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.645352                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        228167426                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.294827                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             349989409                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       384322771                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      139897613                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.210596                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.210596                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         5800      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136235819     38.68%     38.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       250659      0.07%     38.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           14      0.00%     38.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      6295638      1.79%     40.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     40.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     40.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     40.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     40.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     40.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd          168      0.00%     40.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     40.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      1147377      0.33%     40.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     40.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt         1698      0.00%     40.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2863834      0.81%     41.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     41.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27044686      7.68%     49.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       592714      0.17%     49.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      2309963      0.66%     50.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     44922114     12.76%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40936460     11.62%     74.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6819054      1.94%     76.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52806386     14.99%     91.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     29939097      8.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     352171494                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      193519583                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    381146790                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    186764917                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    187012659                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            9091660                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.025816                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         210365      2.31%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           178      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             8      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          147      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       594269      6.54%      8.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp        31125      0.34%      9.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        13731      0.15%      9.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1530965     16.84%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2892988     31.82%     58.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       108737      1.20%     59.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3702034     40.72%     99.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         7113      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     167737771                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1518995072                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    163217470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    163735466                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         350246871                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        352171494                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       498990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         9736                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined       811591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1186697478                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.296766                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.105738                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1073999460     90.50%     90.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     32620117      2.75%     93.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     20780801      1.75%     95.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     15906252      1.34%     96.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15999408      1.35%     97.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11003411      0.93%     98.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7172663      0.60%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5502574      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3712792      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1186697478                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.296671                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6662950                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1324391                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     91695670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     36801783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      179557152                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1187077361                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         71042348                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        51301000                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249997899                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            349753972                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.748349                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.748349                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        296811366                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       151656860                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 390771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        21786                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19586944                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.296910                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           130794987                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36757855                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      180022993                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     91697148                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     36802617                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    350252846                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     94037132                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        42954                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    352455231                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        588691                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    377415550                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         22743                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    379065599                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2263                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         9222                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        353713020                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            349988330                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.645245                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        228231538                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.294832                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             349995444                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       384971619                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      139900151                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.210600                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.210600                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         5793      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    136238177     38.65%     38.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       250652      0.07%     38.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           14      0.00%     38.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      6295814      1.79%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd          168      0.00%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     40.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      1147382      0.33%     40.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     40.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt         1696      0.00%     40.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2863910      0.81%     41.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     41.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     41.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     41.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     41.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     41.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     27045046      7.67%     49.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       592710      0.17%     49.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      2310007      0.66%     50.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     44922726     12.74%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     62.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     41154272     11.68%     74.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6819275      1.93%     76.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52910852     15.01%     91.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     29939678      8.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     352498185                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      193600687                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    381334593                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    186767918                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    187014999                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            9071754                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.025736                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         210469      2.32%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           175      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             8      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          146      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       594263      6.55%      8.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      8.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp        31291      0.34%      9.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        13735      0.15%      9.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1515286     16.70%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2907917     32.05%     58.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        99458      1.10%     59.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3691795     40.70%     99.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         7211      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     167963459                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1519429979                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    163220412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    163738968                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         350252819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        352498185                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       498874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         9858                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       811775                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1186686590                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.297044                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.106136                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1073945801     90.50%     90.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     32536178      2.74%     93.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     20797138      1.75%     94.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     15972217      1.35%     96.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     16042487      1.35%     97.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10979407      0.93%     98.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7204233      0.61%     99.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5514333      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3694796      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1186686590                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.296946                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      6657730                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1324451                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     91697148                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     36802617                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      179881016                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1187077361                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     81457068                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        81457075                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     81457127                       # number of overall hits
system.cpu0.dcache.overall_hits::total       81457134                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     29889905                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29889908                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     30492605                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30492608                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1646879496713                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1646879496713                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1646879496713                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1646879496713                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111346973                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111346983                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    111949732                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    111949742                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.268439                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.268439                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.272378                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.272378                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 55098.184377                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55098.178847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 54009.144077                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54009.138763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     43679656                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          825                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           861828                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.682568                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          165                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25068675                       # number of writebacks
system.cpu0.dcache.writebacks::total         25068675                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5408630                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5408630                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5408630                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5408630                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     24481275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     24481275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     25083961                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25083961                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1192182470225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1192182470225                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1308988689749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1308988689749                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.219865                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.219865                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.224065                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.224064                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 48697.727967                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48697.727967                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52184.289784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52184.289784                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25068675                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            5                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     55917179                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       55917184                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     18681280                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18681283                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1357872773328                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1357872773328                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     74598459                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     74598467                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.375000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.250424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.250424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 72686.281311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72686.269638                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      4936176                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4936176                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     13745104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13745104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 908637308478                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 908637308478                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.184255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 66106.251977                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66106.251977                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25539889                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25539891                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data     11208625                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11208625                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 289006723385                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 289006723385                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     36748514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36748516                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.305009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.305009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 25784.315506                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25784.315506                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       472454                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       472454                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data     10736171                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10736171                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 283545161747                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 283545161747                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.292153                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.292153                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 26410.268777                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26410.268777                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data           59                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           59                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       602700                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       602700                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.999902                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.999902                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       602686                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       602686                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 116806219524                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 116806219524                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 193809.412404                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 193809.412404                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.988969                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106541097                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25069187                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.249882                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000186                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.988783                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        920667123                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       920667123                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30999039                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30999066                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30999039                       # number of overall hits
system.cpu0.icache.overall_hits::total       30999066                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2621                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2624                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2621                       # number of overall misses
system.cpu0.icache.overall_misses::total         2624                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    294699006                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    294699006                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    294699006                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    294699006                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           30                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31001660                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31001690                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           30                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31001660                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31001690                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 112437.621519                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 112309.072409                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 112437.621519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 112309.072409                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1150                       # number of writebacks
system.cpu0.icache.writebacks::total             1150                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          962                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          962                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          962                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          962                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         1659                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1659                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         1659                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1659                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    193607865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    193607865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    193607865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    193607865                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 116701.546112                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 116701.546112                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 116701.546112                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 116701.546112                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1150                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30999039                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30999066                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2621                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2624                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    294699006                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    294699006                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31001660                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31001690                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 112437.621519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 112309.072409                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          962                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          962                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         1659                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1659                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    193607865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    193607865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 116701.546112                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 116701.546112                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          480.233245                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31000728                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1662                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         18652.664260                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.601371                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   479.631874                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001175                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.936781                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.937956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        248015182                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       248015182                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       14304558                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     20198397                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16138787                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq      10766292                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp     10766291                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     14304558                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         4474                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     75236602                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           75241076                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       179968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   3208823168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          3209003136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     11267359                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              721110976                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      36353001                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.002693                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.051822                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            36255114     99.73%     99.73% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               97886      0.27%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        36353001                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     33398297974                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        1657341                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    25049035224                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          197                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data     13895269                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       13895466                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          197                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data     13895269                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      13895466                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1462                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11173916                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11175384                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1462                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11173916                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11175384                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    191698443                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1194408147895                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1194599846338                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    191698443                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1194408147895                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1194599846338                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         1659                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     25069185                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     25070850                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         1659                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     25069185                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     25070850                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.881254                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.445723                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.445752                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.881254                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.445723                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.445752                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 131120.686047                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 106892.529700                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 106895.641916                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 131120.686047                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 106892.529700                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 106895.641916                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     11267359                       # number of writebacks
system.cpu0.l2cache.writebacks::total        11267359                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1462                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11173916                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11175378                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1462                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11173916                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11175378                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    191211597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1190687234200                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1190878445797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    191211597                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1190687234200                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1190878445797                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.881254                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.445723                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.445752                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.881254                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.445723                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.445752                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 130787.686047                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 106559.529730                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 106562.699338                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 130787.686047                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 106559.529730                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 106562.699338                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             11267359                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks     12196518                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total     12196518                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks     12196518                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total     12196518                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     12870562                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     12870562                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     12870562                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     12870562                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data      3545102                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total      3545102                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      7221190                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      7221190                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 252245002147                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 252245002147                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data     10766292                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total     10766292                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.670722                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.670722                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 34931.223544                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 34931.223544                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      7221190                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      7221190                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 249840346210                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 249840346210                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.670722                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.670722                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 34598.223591                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 34598.223591                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          197                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data     10350167                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     10350364                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1462                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3952726                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3954194                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    191698443                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 942163145748                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 942354844191                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         1659                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data     14302893                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     14304558                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.881254                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.276358                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.276429                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 131120.686047                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 238357.818313                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 238317.807419                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1462                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3952726                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3954188                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    191211597                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 940846887990                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 941038099587                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.881254                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.276358                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276429                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 130787.686047                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 238024.818313                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 237985.169038                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2683.110017                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          50152705                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        11270161                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.450043                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    19.614883                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000533                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   529.272798                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2131.221803                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.004789                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.129217                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.520318                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.655056                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2802                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          673                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1294                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          754                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.684082                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       813757041                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      813757041                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 395296761536                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28754.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28754.numOps                      0                       # Number of Ops committed
system.cpu0.thread28754.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            7                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     81439544                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81439551                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            7                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     81439599                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81439606                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     29905357                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      29905360                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     30508059                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30508062                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1652824779663                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1652824779663                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1652824779663                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1652824779663                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111344901                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111344911                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    111947658                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    111947668                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.300000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.268583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.268583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.300000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.272521                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.272521                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 55268.518602                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55268.513058                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 54176.661310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54176.655982                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     43982998                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1402                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           862853                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.973918                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   280.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     25063515                       # number of writebacks
system.cpu1.dcache.writebacks::total         25063515                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5428121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5428121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5428121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5428121                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     24477236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     24477236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     25079920                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     25079920                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1196819733837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1196819733837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1313688824760                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1313688824760                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.219833                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.219833                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.224033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.224033                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 48895.215695                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 48895.215695                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 52380.104273                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52380.104273                       # average overall mshr miss latency
system.cpu1.dcache.replacements              25063515                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            5                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     55900554                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       55900559                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     18696521                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18696524                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1364755290588                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1364755290588                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     74597075                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     74597083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.375000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.250633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.250633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 72995.146562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72995.134849                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4955495                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4955495                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     13741026                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13741026                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 914213376828                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 914213376828                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.184203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 66531.667783                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66531.667783                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25538990                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25538992                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data     11208836                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     11208836                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 288069489075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 288069489075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     36747826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     36747828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.305020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.305020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 25700.214463                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25700.214463                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       472626                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       472626                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data     10736210                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10736210                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 282606357009                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 282606357009                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.292159                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.292159                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 26322.729996                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26322.729996                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data           55                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           55                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       602702                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       602702                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       602757                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       602757                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.999909                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.999909                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       602684                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       602684                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 116869090923                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 116869090923                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 193914.374569                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 193914.374569                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.989066                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          106519532                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         25064027                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.249897                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000185                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.988882                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        920645371                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       920645371                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30998762                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30998789                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30998762                       # number of overall hits
system.cpu1.icache.overall_hits::total       30998789                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         2607                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2610                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         2607                       # number of overall misses
system.cpu1.icache.overall_misses::total         2610                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    303219477                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    303219477                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    303219477                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    303219477                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           30                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31001369                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31001399                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           30                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31001369                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31001399                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 116309.734177                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 116176.044828                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 116309.734177                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 116176.044828                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1139                       # number of writebacks
system.cpu1.icache.writebacks::total             1139                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          959                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1648                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1648                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1648                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1648                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    193321152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    193321152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    193321152                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    193321152                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 117306.524272                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 117306.524272                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 117306.524272                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 117306.524272                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1139                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30998762                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30998789                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         2607                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2610                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    303219477                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    303219477                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31001369                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31001399                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 116309.734177                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 116176.044828                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          959                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1648                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1648                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    193321152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    193321152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 117306.524272                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 117306.524272                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          480.233396                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31000440                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1651                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         18776.765597                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.601364                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   479.632032                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001175                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.936781                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.937956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        248012843                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       248012843                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp       14300471                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     20219430                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     16206355                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq      10765208                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp     10765207                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq     14300471                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         4441                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     75223360                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           75227801                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       178560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   3208162688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          3208341248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     11361131                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              727112384                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      36442800                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.002720                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.052081                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            36343680     99.73%     99.73% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               99120      0.27%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        36442800                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     33391888118                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        1646684                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    25044253343                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          191                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data     13797681                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total       13797872                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          191                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data     13797681                       # number of overall hits
system.cpu1.l2cache.overall_hits::total      13797872                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1457                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     11266344                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     11267807                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1457                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     11266344                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     11267807                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    191444697                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1200147719249                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1200339163946                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    191444697                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1200147719249                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1200339163946                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         1648                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     25064025                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     25065679                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         1648                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     25064025                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     25065679                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.884102                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.449503                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.449531                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.884102                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.449503                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.449531                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 131396.497598                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 106525.037692                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 106528.197008                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 131396.497598                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 106525.037692                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 106528.197008                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     11361129                       # number of writebacks
system.cpu1.l2cache.writebacks::total        11361129                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1456                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     11266344                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     11267800                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1456                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     11266344                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     11267800                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    190905237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1196396027030                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1196586932267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    190905237                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1196396027030                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1196586932267                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.883495                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.449503                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.449531                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.883495                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.449503                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.449531                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 131116.234203                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 106192.037721                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 106195.258370                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 131116.234203                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 106192.037721                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 106195.258370                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             11361129                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks     12188539                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total     12188539                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks     12188539                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total     12188539                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks     12873381                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total     12873381                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks     12873381                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total     12873381                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data      3521658                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total      3521658                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      7243550                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      7243550                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 251439953621                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 251439953621                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data     10765208                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total     10765208                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.672867                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.672867                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 34712.254850                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 34712.254850                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      7243550                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      7243550                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 249027851804                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 249027851804                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.672867                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.672867                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 34379.254896                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 34379.254896                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          191                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data     10276023                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total     10276214                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1457                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      4022794                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      4024257                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    191444697                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 948707765628                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 948899210325                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         1648                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data     14298817                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total     14300471                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.884102                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.281338                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.281407                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 131396.497598                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 235833.046790                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 235794.883459                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1456                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      4022794                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      4024250                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    190905237                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 947368175226                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 947559080463                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.883495                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.281338                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.281407                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 131116.234203                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 235500.046790                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 235462.280043                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2624.691159                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          50143490                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        11363852                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.412543                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    21.287081                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000389                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000533                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   517.206759                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2086.196397                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.005197                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.126271                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.509325                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.640794                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2723                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          672                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1293                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          677                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.664795                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       813703228                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      813703228                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 395296761536                       # Cumulative time (in ticks) in various power states
system.cpu1.thread28754.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread28754.numOps                      0                       # Number of Ops committed
system.cpu1.thread28754.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            7                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     81444113                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        81444120                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            7                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     81444169                       # number of overall hits
system.cpu2.dcache.overall_hits::total       81444176                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     29900070                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      29900073                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     30502772                       # number of overall misses
system.cpu2.dcache.overall_misses::total     30502775                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1669909281436                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1669909281436                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1669909281436                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1669909281436                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111344183                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111344193                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    111946941                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    111946951                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.300000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.268537                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.268537                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.300000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.272475                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.272475                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 55849.677992                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55849.672388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 54746.148364                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54746.142980                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     47930674                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          740                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           836065                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.328885                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   246.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     25070138                       # number of writebacks
system.cpu2.dcache.writebacks::total         25070138                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5416211                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5416211                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5416211                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5416211                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     24483859                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     24483859                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     25086544                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     25086544                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1214430241744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1214430241744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1331355552391                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1331355552391                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.219893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.219893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.224093                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.224093                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 49601.259415                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49601.259415                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 53070.504745                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 53070.504745                       # average overall mshr miss latency
system.cpu2.dcache.replacements              25070138                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            5                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     55908211                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       55908216                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     18688491                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     18688494                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1382005167444                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1382005167444                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     74596702                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     74596710                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.375000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.250527                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.250527                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 73949.532225                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73949.520354                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4945084                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4945084                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data     13743407                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     13743407                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 931982798286                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 931982798286                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.184236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.184236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 67813.082905                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 67813.082905                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25535902                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25535904                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data     11211579                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     11211579                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 287904113992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 287904113992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     36747481                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     36747483                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.305098                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.305098                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 25679.176322                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25679.176322                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       471127                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       471127                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data     10740452                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total     10740452                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 282447443458                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 282447443458                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.292277                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.292277                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 26297.537893                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26297.537893                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data           56                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           56                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       602702                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       602702                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.999907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.999907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       602685                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       602685                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 116925310647                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 116925310647                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 194007.334921                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 194007.334921                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.989151                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          106530726                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25070650                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.249221                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000182                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.988969                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999978                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        920646258                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       920646258                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30998662                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30998689                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30998662                       # number of overall hits
system.cpu2.icache.overall_hits::total       30998689                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst         2612                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2615                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst         2612                       # number of overall misses
system.cpu2.icache.overall_misses::total         2615                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    311344344                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    311344344                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    311344344                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    311344344                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           30                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     31001274                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31001304                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           30                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     31001274                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31001304                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 119197.681470                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119060.934608                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 119197.681470                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119060.934608                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1144                       # number of writebacks
system.cpu2.icache.writebacks::total             1144                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          959                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          959                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst         1653                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1653                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst         1653                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1653                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    198778689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    198778689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    198778689                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    198778689                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 120253.290381                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 120253.290381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 120253.290381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 120253.290381                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1144                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30998662                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30998689                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst         2612                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2615                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    311344344                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    311344344                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     31001274                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31001304                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 119197.681470                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119060.934608                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          959                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst         1653                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1653                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    198778689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    198778689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 120253.290381                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 120253.290381                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.269106                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31000345                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1656                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         18720.015097                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.601355                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   479.667750                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001175                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.936851                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938026                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        248012088                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       248012088                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp       14303116                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     20224721                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16193246                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq      10769191                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp     10769190                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq     14303116                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         4456                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     75243231                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           75247687                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       179200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   3209010432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          3209189632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     11346685                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              726187840                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      36435003                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.002711                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.051999                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            36336219     99.73%     99.73% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               98784      0.27%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        36435003                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     33400763831                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy        1651679                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    25050869721                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          196                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data     13818396                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total       13818592                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          196                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data     13818396                       # number of overall hits
system.cpu2.l2cache.overall_hits::total      13818592                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1457                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11252252                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11253715                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1457                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11252252                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11253715                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    196878591                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1217649043813                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1217845922404                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    196878591                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1217649043813                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1217845922404                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst         1653                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     25070648                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     25072307                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst         1653                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     25070648                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     25072307                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.881428                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.448822                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.448850                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.881428                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.448822                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.448850                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 135126.006177                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 108213.808561                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 108217.235144                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 135126.006177                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 108213.808561                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 108217.235144                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     11346685                       # number of writebacks
system.cpu2.l2cache.writebacks::total        11346685                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11252252                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11253708                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1456                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11252252                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11253708                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    196276527                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1213902044230                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1214098320757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    196276527                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1213902044230                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1214098320757                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.880823                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.448822                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.448850                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.880823                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.448822                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.448850                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 134805.307005                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 107880.808591                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 107884.292071                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 134805.307005                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 107880.808591                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 107884.292071                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             11346685                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks     12194256                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total     12194256                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks     12194256                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total     12194256                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks     12874278                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total     12874278                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks     12874278                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total     12874278                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data      3524064                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total      3524064                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      7245127                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      7245127                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 251257794592                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 251257794592                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data     10769191                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total     10769191                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.672764                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.672764                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 34679.556976                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 34679.556976                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      7245127                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      7245127                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 248845167634                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 248845167634                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.672764                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.672764                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 34346.557022                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 34346.557022                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          196                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data     10294332                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total     10294528                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1457                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      4007125                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      4008588                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    196878591                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 966391249221                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 966588127812                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst         1653                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data     14301457                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total     14303116                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.881428                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.280190                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.280260                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 135126.006177                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 241168.231393                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 241129.327287                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      4007125                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      4008581                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    196276527                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 965056876596                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 965253153123                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.880823                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.280190                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.280259                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 134805.307005                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 240835.231393                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 240796.719119                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2626.108544                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          50156733                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        11349410                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.419325                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    22.241763                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.000630                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000532                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   517.272471                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2086.593148                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005430                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.126287                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.509422                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.641140                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2725                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          671                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1292                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          680                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.665283                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       813900882                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      813900882                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 395296761536                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28754.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28754.numOps                      0                       # Number of Ops committed
system.cpu2.thread28754.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            7                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     81470224                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        81470231                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            7                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     81470282                       # number of overall hits
system.cpu3.dcache.overall_hits::total       81470289                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     29876660                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      29876663                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     30479359                       # number of overall misses
system.cpu3.dcache.overall_misses::total     30479362                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1699326235515                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1699326235515                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1699326235515                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1699326235515                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111346884                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111346894                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    111949641                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    111949651                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.300000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.268321                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.268321                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.300000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.272260                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.272260                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 56878.052484                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56878.046772                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 55753.345584                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 55753.340097                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     53750022                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1077                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           926919                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.987831                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   179.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     25071462                       # number of writebacks
system.cpu3.dcache.writebacks::total         25071462                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5392596                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5392596                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5392596                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5392596                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     24484064                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     24484064                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     25086748                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     25086748                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1244697878622                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1244697878622                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1361486297298                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1361486297298                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.219890                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.219890                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.224090                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.224090                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 50837.061961                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 50837.061961                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 54271.135394                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54271.135394                       # average overall mshr miss latency
system.cpu3.dcache.replacements              25071462                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            5                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     55934955                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       55934960                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     18663760                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     18663763                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1410987893373                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1410987893373                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     74598715                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     74598723                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.375000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.250189                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.250189                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 75600.409209                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75600.397057                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      4921204                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4921204                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data     13742556                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     13742556                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 961816224663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 961816224663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.184220                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.184220                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 69988.161203                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 69988.161203                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25535269                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25535271                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data     11212900                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     11212900                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 288338342142                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 288338342142                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     36748169                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     36748171                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.305128                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.305128                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 25714.876806                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25714.876806                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       471392                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       471392                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data     10741508                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total     10741508                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 282881653959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 282881653959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.292300                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.292300                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26335.376184                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26335.376184                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data           58                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           58                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       602699                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       602699                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       602757                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       602757                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.999904                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.999904                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       602684                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       602684                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 116788418676                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 116788418676                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 193780.519602                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 193780.519602                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.989237                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          106557039                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         25071974                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.250046                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000181                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.989056                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999979                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        920669182                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       920669182                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30998871                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30998898                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30998871                       # number of overall hits
system.cpu3.icache.overall_hits::total       30998898                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         2613                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2616                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         2613                       # number of overall misses
system.cpu3.icache.overall_misses::total         2616                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    305545815                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    305545815                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    305545815                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    305545815                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           30                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31001484                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31001514                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           30                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31001484                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31001514                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000084                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000084                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 116932.956372                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 116798.858945                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 116932.956372                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 116798.858945                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1143                       # number of writebacks
system.cpu3.icache.writebacks::total             1143                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          961                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          961                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          961                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          961                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         1652                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1652                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         1652                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1652                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    198047421                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    198047421                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    198047421                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    198047421                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 119883.426755                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 119883.426755                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 119883.426755                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 119883.426755                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1143                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30998871                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30998898                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         2613                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2616                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    305545815                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    305545815                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31001484                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31001514                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 116932.956372                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 116798.858945                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          961                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          961                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         1652                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1652                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    198047421                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    198047421                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 119883.426755                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 119883.426755                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          480.233729                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31000553                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1655                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         18731.451964                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.601355                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   479.632374                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001175                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.936782                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.937957                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        248013767                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       248013767                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp       14302169                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     20205055                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     16137844                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq      10771461                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp     10771460                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq     14302169                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         4453                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     75244963                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           75249416                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       179072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   3209179904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          3209358976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     11270294                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              721298816                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      36358792                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.002689                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.051789                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            36261011     99.73%     99.73% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               97781      0.27%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        36358792                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     33402137552                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        1651012                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    25051819437                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          194                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data     13895018                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total       13895212                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          194                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data     13895018                       # number of overall hits
system.cpu3.l2cache.overall_hits::total      13895212                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1458                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     11176954                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     11178418                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1458                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     11176954                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     11178418                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    196110673                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1246884286841                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1247080397514                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    196110673                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1246884286841                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1247080397514                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         1652                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     25071972                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     25073630                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         1652                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     25071972                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     25073630                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.882567                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.445795                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.445824                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.882567                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.445795                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.445824                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 134506.634431                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 111558.505729                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 111561.438972                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 134506.634431                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 111558.505729                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 111561.438972                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     11270294                       # number of writebacks
system.cpu3.l2cache.writebacks::total        11270294                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1458                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     11176954                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     11178412                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1458                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     11176954                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     11178412                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    195625159                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1243162361492                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1243357986651                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    195625159                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1243162361492                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1243357986651                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.882567                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.445795                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.445823                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.882567                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.445795                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.445823                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 134173.634431                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 111225.505759                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 111228.498883                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 134173.634431                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 111225.505759                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 111228.498883                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             11270294                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks     12198924                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total     12198924                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks     12198924                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total     12198924                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks     12870941                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total     12870941                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks     12870941                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total     12870941                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data      3546020                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total      3546020                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      7225441                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      7225441                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 251556138874                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 251556138874                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data     10771461                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total     10771461                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.670795                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.670795                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 34815.333607                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 34815.333607                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      7225441                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      7225441                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 249150067354                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 249150067354                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.670795                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.670795                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 34482.333653                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 34482.333653                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          194                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data     10348998                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total     10349192                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1458                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3951513                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3952977                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    196110673                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 995328147967                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 995524258640                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         1652                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data     14300511                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total     14302169                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.882567                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.276320                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.276390                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 134506.634431                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 251885.327966                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 251841.652162                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1458                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3951513                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3952971                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    195625159                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 994012294138                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 994207919297                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.882567                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.276320                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276390                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 134173.634431                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 251552.327966                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 251509.034419                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2683.114284                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          50158270                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        11273096                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.449378                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    19.481998                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000532                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   528.872950                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2131.758804                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004756                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.129119                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.520449                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.655057                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2802                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          672                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1295                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          754                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.684082                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       813848968                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      813848968                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 395296761536                       # Cumulative time (in ticks) in various power states
system.cpu3.thread23494.numInsts                    0                       # Number of Instructions committed
system.cpu3.thread23494.numOps                      0                       # Number of Ops committed
system.cpu3.thread23494.numMemRefs                  0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15940014                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      39858194                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12793567                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           8553310                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq           28935307                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp          28935304                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15940014                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33523000                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     33800383                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33758099                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     33532096                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               134613578                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430247488                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1442084672                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1440280384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430635392                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5743247936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          16342140                       # Total snoops (count)
system.l3bus.snoopTraffic                   498485120                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           61733244                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000180                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 61733242    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        2      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             61733244                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          45296308611                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               11.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7453079697                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7512972154                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7503296391                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7454112976                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.9                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      7070686                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      7163193                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      7149131                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      7073776                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            28456788                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      7070686                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      7163193                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      7149131                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      7073776                       # number of overall hits
system.l3cache.overall_hits::total           28456788                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1462                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      4103229                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1455                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      4103151                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      4103121                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1457                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      4103178                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          16418533                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1462                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      4103229                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1455                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      4103151                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1456                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      4103121                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1457                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      4103178                       # number of overall misses
system.l3cache.overall_misses::total         16418533                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    185270208                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1029957129863                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    184979500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1033505378635                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    190427048                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1051436130083                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    189727383                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1082064620879                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 4197713663599                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    185270208                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1029957129863                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    184979500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1033505378635                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    190427048                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1051436130083                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    189727383                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1082064620879                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 4197713663599                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1462                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11173915                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1456                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     11266344                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1456                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11252252                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1458                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     11176954                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        44875321                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1462                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11173915                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1456                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     11266344                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1456                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11252252                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1458                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     11176954                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       44875321                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.367215                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.364195                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.364649                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.999314                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.367111                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.365870                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.367215                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.364195                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.364649                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.999314                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.367111                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.365870                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 126723.808482                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 251011.369305                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 127133.676976                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 251880.902905                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 130787.807692                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 256252.771996                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 130217.833219                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 263713.789867                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 255669.228402                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 126723.808482                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 251011.369305                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 127133.676976                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 251880.902905                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 130787.807692                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 256252.771996                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 130217.833219                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 263713.789867                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 255669.228402                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        7788830                       # number of writebacks
system.l3cache.writebacks::total              7788830                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1462                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      4103229                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1455                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      4103151                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      4103121                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1457                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      4103178                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     16418509                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1462                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      4103229                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1455                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      4103151                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1456                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      4103121                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1457                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      4103178                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     16418509                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    175533288                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1002629624723                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    175289200                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1006178392975                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    180730088                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1024109344223                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    180023763                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1054737455399                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 4088366393659                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    175533288                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1002629624723                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    175289200                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1006178392975                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    180730088                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1024109344223                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    180023763                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1054737455399                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 4088366393659                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.367215                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.364195                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.364649                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.999314                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.367111                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.365869                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.367215                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.364195                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.364649                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.999314                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.367111                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.365869                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 120063.808482                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 244351.369305                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 120473.676976                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 245220.902905                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 124127.807692                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 249592.771996                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 123557.833219                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 257053.789867                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 249009.602130                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 120063.808482                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 244351.369305                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 120473.676976                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 245220.902905                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 124127.807692                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 249592.771996                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 123557.833219                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 257053.789867                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 249009.602130                       # average overall mshr miss latency
system.l3cache.replacements                  16342140                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     32069364                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     32069364                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     32069364                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     32069364                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12793567                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12793567                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12793567                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12793567                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data      6027453                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data      6049829                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data      6051422                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data      6031723                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total         24160427                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      1193736                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      1193721                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      1193705                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      1193718                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        4774880                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 127772809241                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 126302205248                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 126293798895                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 127000938320                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 507369751704                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      7221189                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      7243550                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      7245127                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      7225441                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total     28935307                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.165310                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.164798                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.164760                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.165210                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.165019                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 107036.069316                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105805.464801                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 105799.840744                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 106391.072531                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 106258.115744                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      1193736                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      1193721                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      1193705                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      1193718                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      4774880                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 119822527481                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 118352023388                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 118343723595                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 119050776440                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 475569050904                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.165310                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.164798                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.164760                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.165210                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.165019                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 100376.069316                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 99145.464801                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 99139.840744                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 99731.072531                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 99598.115744                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1043233                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1113364                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1097709                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1042053                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4296361                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1462                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      2909493                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1455                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      2909430                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      2909416                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1457                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      2909460                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     11643653                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    185270208                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 902184320622                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    184979500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 907203173387                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    190427048                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 925142331188                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    189727383                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 955063682559                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 3690343911895                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1462                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3952726                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1456                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      4022794                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1456                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      4007125                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1458                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3951513                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15940014                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.736073                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.723236                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.726061                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.999314                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.736290                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.730467                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 126723.808482                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 310083.000929                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 127133.676976                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 311814.744946                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 130787.807692                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 317982.141842                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 130217.833219                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 328261.492703                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 316940.389060                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1462                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      2909493                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1455                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      2909430                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      2909416                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1457                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      2909460                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     11643629                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    175533288                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 882807097242                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    175289200                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 887826369587                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    180730088                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 905765620628                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    180023763                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 935686678959                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 3612797342755                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.736073                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.723236                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.726061                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.999314                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.736290                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.730465                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 120063.808482                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 303423.000929                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 120473.676976                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 305154.744946                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 124127.807692                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 311322.141842                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 123557.833219                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 321601.492703                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 310281.042341                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            63753.719595                       # Cycle average of tags in use
system.l3cache.tags.total_refs               73319723                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             44862868                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.634308                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15859460363301                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 63753.719595                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.972805                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.972805                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63936                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          278                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2856                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        28382                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        32420                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.975586                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1480674964                       # Number of tag accesses
system.l3cache.tags.data_accesses          1480674964                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   7788830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   4103221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   4103143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   4103113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   4103170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000108371709                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       452479                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       452479                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23318319                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7542787                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16418509                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7788830                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16418509                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7788830                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      12.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      66.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5703                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16418509                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7788830                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1346666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1361628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1299023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1210382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  170294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  253283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  271720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  315891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  427165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  432654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 289641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 230479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 253077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 247669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 308548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 312040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 276391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 256026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 263911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 288025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 317980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 306947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 297191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 278830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 243830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 261196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 270501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 282762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 286663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 281901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 268764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 250743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 236095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 222746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 213136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 200385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 193305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 186043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 176988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 167000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 157926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 144336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 128496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 134416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 116085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                  87577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                  86521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                  76179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                  68371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                  57492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                  50816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                  49561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                  49988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                  56000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                  54287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                  55184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                  43457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                  60243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                  55353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                  28016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                  27085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                  26411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  25039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  22119                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  90147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 106212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 130036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 151893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 173011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 188363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 204061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 221762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 238178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 254650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 271446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 287719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 308347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 329100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 345328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 359563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 376760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 385369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 130135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 111969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  99873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  89423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  80447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  71159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  62956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  54937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  48316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  42528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  37306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  32258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  27988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  24061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  20634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  17256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  14821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  12710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   9138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   7914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   6465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   6201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   5796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   5429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   5542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   5584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   7089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  10114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  12126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  15517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  23193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  39600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  68581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                106675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                148591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                180561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                207408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                223156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                230964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                232262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                231324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                229111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                160847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 90362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 49121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                 23772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                 10509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  5023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  5837                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       452479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.285611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.122540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       452360     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           92      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           21      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56320-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        452479                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       452479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.213579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.052592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.672599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        340088     75.16%     75.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         52289     11.56%     86.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21         27907      6.17%     92.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         12311      2.72%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          9232      2.04%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27          3795      0.84%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          4441      0.98%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31          1096      0.24%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33           805      0.18%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           197      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37           106      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            58      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            36      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            17      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            21      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            12      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-125            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::150-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        452479                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1050784576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            498485120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2658.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1261.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  395295342966                       # Total gap between requests
system.mem_ctrls.avgGap                      16329.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        93568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    262606144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        93120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    262601152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    262599232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    262602880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    498482112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 236703.172748980287                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 664326558.953655004501                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 235569.847024463961                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 664313930.467010378838                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 235731.750699394848                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 664309073.356762409210                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 235893.654374325764                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 664318301.866233468056                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1261032590.939343929291                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1462                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      4103229                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      4103151                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1456                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      4103121                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1457                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      4103178                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      7788830                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    120463081                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 848403956360                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    120045600                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 851997972762                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    126097698                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 869935256673                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    122733181                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 900552400310                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 25690134541566                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     82396.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    206764.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     82505.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    207644.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     86605.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    212017.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     84236.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    219476.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3298330.37                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         14029600                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              94099                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 175121                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            6                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4           10                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           10                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        93568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    262606656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        93120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    262601664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    262599744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    262603392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1050786112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        93568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        93120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       373888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    498485120                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    498485120                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      4103229                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      4103151                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1456                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      4103121                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1457                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      4103178                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       16418533                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      7788830                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       7788830                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       236703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    664327854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       235570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    664315226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       235732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    664310369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       235894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    664319597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2658220830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       236703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       235570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       235732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       235894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       945841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1261040200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1261040200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1261040200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       236703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    664327854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       235570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    664315226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       235732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    664310369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       235894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    664319597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3919261030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             16418477                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             7788783                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       525141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       525157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       500707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       500585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       524669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       524778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       501604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       501658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       525065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       524982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       500272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       500377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       525722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       525714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       501387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       501368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       525429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       525346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       501394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       501421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       525658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       525751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       500514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       500371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       525040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       525171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       501254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       501275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       525267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       525160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       500084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       500156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       243376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       243376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       243293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       243292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       243538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       243535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       243224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       243237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       243493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       243487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       243272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       243272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       243528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       243615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       243507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       243506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       243689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       243691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       243224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       243399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       243757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       243688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       243424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       243411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       243664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       243570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       243122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       243132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       243454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       243451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       242724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       242832                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3184186925981                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           54706365364                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       3471378925665                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               193939.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          211431.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             6879310                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            3298335                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            41.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           42.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     14029605                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   110.428171                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    91.918833                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   119.350736                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      7763437     55.34%     55.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5791070     41.28%     96.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       129612      0.92%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        53230      0.38%     97.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        38134      0.27%     98.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        71587      0.51%     98.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        18108      0.13%     98.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         8609      0.06%     98.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       155818      1.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     14029605                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1050782528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          498482112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2658.211763                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1261.032591                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               42.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    43754889840.481438                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    58171523619.386261                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   69061315635.537369                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  29274109750.361065                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 140930309881.972839                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 311900458340.567200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 18397346212.766171                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  671489953281.305908                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1698.698299                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  25311973887                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  35604450000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 334380337649                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11643653                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7788830                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8553310                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4774880                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4774880                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       11643653                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     49179206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     49179206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               49179206                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   1549271232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   1549271232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1549271232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16418533                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16418533    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16418533                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         21287186516                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30099097040                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       19663146                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     11704022                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        23433                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      6986271                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        6982248                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.942416                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2259229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2258332                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2254658                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         3674                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          462                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       514896                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        21313                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1186620992                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.294750                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.297001                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1099542197     92.66%     92.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     24364747      2.05%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     13414017      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8389751      0.71%     96.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      9314229      0.78%     97.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2840001      0.24%     97.58% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3474737      0.29%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1160872      0.10%     97.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24120441      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1186620992                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     349757009                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          128242900                       # Number of memory references committed
system.switch_cpus0.commit.loads             91494356                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          19571554                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         186752785                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          247706387                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2252877                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    136081785     38.91%     38.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      6295215      1.80%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      1146980      0.33%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      2863744      0.82%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     27044982      7.73%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2309950      0.66%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     44922710     12.84%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     39560789     11.31%     74.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6809695      1.95%     76.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     51933567     14.85%     91.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     29938849      8.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    349757009                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24120441                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8595882                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1131761067                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         25360796                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     20955287                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         22770                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      6965769                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2139                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     350570815                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        10775                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           91614724                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36758226                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                55446                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        73446                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             251092960                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           19663146                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496135                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1186597473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          49780                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         31001660                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         1355                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1186695809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.295975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.381166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1124184024     94.73%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3912933      0.33%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6391914      0.54%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8190369      0.69%     96.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         3530352      0.30%     96.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         4640206      0.39%     96.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4888758      0.41%     97.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4348212      0.37%     97.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        26609041      2.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1186695809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.016564                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.211522                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31001660                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  114                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16413401                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         202911                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2260                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         54478                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache        670549                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 395296771536                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         22770                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        15992106                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      595421631                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         37755227                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    537504068                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     350401001                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       604794                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8409371                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      58088779                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     467118768                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    343258244                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          926560834                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       380808202                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        296882937                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    342586589                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          671648                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        113546440                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1512772456                       # The number of ROB reads
system.switch_cpus0.rob.writes              700618798                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          349757009                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       19662836                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     11703897                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        23417                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      6986220                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6982188                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.942286                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2259213                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2258209                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2254666                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         3543                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          453                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       514626                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        21296                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1186619084                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.294746                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.296843                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1099504821     92.66%     92.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     24382284      2.05%     94.71% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     13452013      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      8375400      0.71%     96.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9315983      0.79%     97.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2832923      0.24%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3483018      0.29%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1169356      0.10%     97.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24103286      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1186619084                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249995808                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     349750945                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          128240644                       # Number of memory references committed
system.switch_cpus1.commit.loads             91492788                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19571234                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         186749681                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          247701923                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2252845                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    136079305     38.91%     38.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      6295039      1.80%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      1146948      0.33%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      2863664      0.82%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     27044614      7.73%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2309902      0.66%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     44922086     12.84%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     39560085     11.31%     74.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6809567      1.95%     76.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     51932703     14.85%     91.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     29938289      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    349750945                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24103286                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8597865                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1131757159                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25369532                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     20946490                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         22760                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      6965745                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2140                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     350564421                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        10772                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           91613298                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36757471                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                55436                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        76163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             251089625                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           19662836                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11496067                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1186592767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          49762                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         31001369                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         1351                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1186693813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.295971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.381183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1124187418     94.73%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3910017      0.33%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6363594      0.54%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8231294      0.69%     96.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3522769      0.30%     96.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         4664221      0.39%     96.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4857921      0.41%     97.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4316915      0.36%     97.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        26639664      2.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1186693813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.016564                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.211519                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31001370                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  112                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           16413374                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         202718                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2268                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         54131                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache        670957                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 395296771536                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         22760                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        15985098                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      596334849                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         37721540                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    536629559                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     350394444                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       595917                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8393943                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      57955282                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     466318008                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    343251605                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          926544039                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       380799760                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        296879025                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    342580593                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          671009                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        113833326                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1512781369                       # The number of ROB reads
system.switch_cpus1.rob.writes              700606027                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249995808                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          349750945                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       19662691                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     11703871                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        23431                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6986273                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6982198                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.941671                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2259204                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2258141                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2254636                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         3505                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          459                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       514927                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        21304                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1186622647                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.294742                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.296736                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1099520091     92.66%     92.66% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     24349970      2.05%     94.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     13442796      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      8396161      0.71%     96.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      9339112      0.79%     97.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2833655      0.24%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3483458      0.29%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1160840      0.10%     97.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24096564      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1186622647                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249993707                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     349747908                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          128239514                       # Number of memory references committed
system.switch_cpus2.commit.loads             91492003                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19571074                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         186748125                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          247699689                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2252829                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    136078065     38.91%     38.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      6294951      1.80%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      1146932      0.33%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      2863624      0.82%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27044430      7.73%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      2309878      0.66%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     44921771     12.84%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     39559732     11.31%     74.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6809503      1.95%     76.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     51932271     14.85%     91.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     29938008      8.56%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    349747908                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24096564                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8614580                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1131744683                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         25339257                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     20976180                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         22771                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      6965665                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2144                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     350561716                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        10774                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           91612613                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36757072                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                55439                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        78696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             251087834                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           19662691                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11496038                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1186593882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          49796                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         31001274                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes         1359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1186697478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.295968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.381126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1124187494     94.73%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3908788      0.33%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6391796      0.54%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8191406      0.69%     96.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         3533727      0.30%     96.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         4642023      0.39%     96.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         4888379      0.41%     97.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4348734      0.37%     97.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        26605131      2.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1186697478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.016564                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.211518                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           31001275                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  110                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           16413081                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         203667                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2266                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         54272                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache        650733                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 395296771536                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         22771                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        15994091                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      597527038                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         37756553                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    535397018                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     350391954                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       594383                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8423826                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      57535058                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     465577807                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    343249299                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          926537660                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       380797383                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        296876751                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    342577589                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          671710                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        113609401                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1512788918                       # The number of ROB reads
system.switch_cpus2.rob.writes              700600654                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249993707                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          349747908                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       19662842                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     11703976                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        23411                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      6986191                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        6982166                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.942386                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2259208                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2258183                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2254678                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         3505                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          448                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       515252                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        21291                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1186611751                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.294750                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.296920                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1099524420     92.66%     92.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     24367778      2.05%     94.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     13415185      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      8388232      0.71%     96.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9323318      0.79%     97.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2841677      0.24%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3478445      0.29%     97.87% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1162767      0.10%     97.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24109929      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1186611751                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249997899                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     349753972                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          128241770                       # Number of memory references committed
system.switch_cpus3.commit.loads             91493571                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19571394                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         186751229                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          247704153                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2252861                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    136080545     38.91%     38.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      6295127      1.80%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      1146964      0.33%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2863704      0.82%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     27044798      7.73%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      2309926      0.66%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     44922395     12.84%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     39560436     11.31%     74.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6809631      1.95%     76.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     51933135     14.85%     91.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     29938568      8.56%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    349753972                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24109929                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8583425                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1131764699                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25403782                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     20911934                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         22743                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      6965727                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2140                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     350568037                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        10747                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           91614059                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36757857                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                55442                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        73944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             251090989                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           19662842                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11496052                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1186587781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          49726                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         31001484                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         1353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1186686590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.295975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.381075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1124166377     94.73%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3909819      0.33%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6372679      0.54%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8228720      0.69%     96.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         3529336      0.30%     96.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4674644      0.39%     96.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4865932      0.41%     97.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4311139      0.36%     97.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        26627944      2.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1186686590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.016564                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.211520                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31001485                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  114                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16254709590762                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           16412473                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         203577                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2263                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         54418                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache        735161                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 395296771536                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         22743                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        15974459                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      595539875                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         37737075                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    537412431                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     350398115                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       597442                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8389158                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      60027857                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     465045494                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    343255671                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          926554087                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       380805264                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        296881134                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    342583589                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          672082                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        113592449                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1512771046                       # The number of ROB reads
system.switch_cpus3.rob.writes              700613445                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249997899                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          349753972                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
