
pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b9c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08005cb0  08005cb0  00015cb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005da0  08005da0  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005da0  08005da0  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005da0  08005da0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da0  08005da0  00015da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005da4  08005da4  00015da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005da8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  20000078  08005e20  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  08005e20  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b2a  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002227  00000000  00000000  00032bcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000da0  00000000  00000000  00034df8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cb8  00000000  00000000  00035b98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015c7c  00000000  00000000  00036850  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a4c2  00000000  00000000  0004c4cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007426a  00000000  00000000  0005698e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cabf8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e98  00000000  00000000  000cac74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08005c94 	.word	0x08005c94

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08005c94 	.word	0x08005c94

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2uiz>:
 8000a78:	004a      	lsls	r2, r1, #1
 8000a7a:	d211      	bcs.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a80:	d211      	bcs.n	8000aa6 <__aeabi_d2uiz+0x2e>
 8000a82:	d50d      	bpl.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a8c:	d40e      	bmi.n	8000aac <__aeabi_d2uiz+0x34>
 8000a8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_d2uiz+0x3a>
 8000aac:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0000 	mov.w	r0, #0
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	; 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c14:	f1a2 0201 	sub.w	r2, r2, #1
 8000c18:	d1ed      	bne.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_fmul>:
 8000d74:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d78:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d7c:	bf1e      	ittt	ne
 8000d7e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d82:	ea92 0f0c 	teqne	r2, ip
 8000d86:	ea93 0f0c 	teqne	r3, ip
 8000d8a:	d06f      	beq.n	8000e6c <__aeabi_fmul+0xf8>
 8000d8c:	441a      	add	r2, r3
 8000d8e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d92:	0240      	lsls	r0, r0, #9
 8000d94:	bf18      	it	ne
 8000d96:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d9a:	d01e      	beq.n	8000dda <__aeabi_fmul+0x66>
 8000d9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000da0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000da4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000da8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000db4:	bf3e      	ittt	cc
 8000db6:	0049      	lslcc	r1, r1, #1
 8000db8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dbc:	005b      	lslcc	r3, r3, #1
 8000dbe:	ea40 0001 	orr.w	r0, r0, r1
 8000dc2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dc6:	2afd      	cmp	r2, #253	; 0xfd
 8000dc8:	d81d      	bhi.n	8000e06 <__aeabi_fmul+0x92>
 8000dca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dd2:	bf08      	it	eq
 8000dd4:	f020 0001 	biceq.w	r0, r0, #1
 8000dd8:	4770      	bx	lr
 8000dda:	f090 0f00 	teq	r0, #0
 8000dde:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000de2:	bf08      	it	eq
 8000de4:	0249      	lsleq	r1, r1, #9
 8000de6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dee:	3a7f      	subs	r2, #127	; 0x7f
 8000df0:	bfc2      	ittt	gt
 8000df2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000df6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dfa:	4770      	bxgt	lr
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	f04f 0300 	mov.w	r3, #0
 8000e04:	3a01      	subs	r2, #1
 8000e06:	dc5d      	bgt.n	8000ec4 <__aeabi_fmul+0x150>
 8000e08:	f112 0f19 	cmn.w	r2, #25
 8000e0c:	bfdc      	itt	le
 8000e0e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e12:	4770      	bxle	lr
 8000e14:	f1c2 0200 	rsb	r2, r2, #0
 8000e18:	0041      	lsls	r1, r0, #1
 8000e1a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e1e:	f1c2 0220 	rsb	r2, r2, #32
 8000e22:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e26:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e2a:	f140 0000 	adc.w	r0, r0, #0
 8000e2e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e32:	bf08      	it	eq
 8000e34:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e38:	4770      	bx	lr
 8000e3a:	f092 0f00 	teq	r2, #0
 8000e3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e42:	bf02      	ittt	eq
 8000e44:	0040      	lsleq	r0, r0, #1
 8000e46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e4a:	3a01      	subeq	r2, #1
 8000e4c:	d0f9      	beq.n	8000e42 <__aeabi_fmul+0xce>
 8000e4e:	ea40 000c 	orr.w	r0, r0, ip
 8000e52:	f093 0f00 	teq	r3, #0
 8000e56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e5a:	bf02      	ittt	eq
 8000e5c:	0049      	lsleq	r1, r1, #1
 8000e5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e62:	3b01      	subeq	r3, #1
 8000e64:	d0f9      	beq.n	8000e5a <__aeabi_fmul+0xe6>
 8000e66:	ea41 010c 	orr.w	r1, r1, ip
 8000e6a:	e78f      	b.n	8000d8c <__aeabi_fmul+0x18>
 8000e6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	bf18      	it	ne
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d00a      	beq.n	8000e92 <__aeabi_fmul+0x11e>
 8000e7c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e80:	bf18      	it	ne
 8000e82:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e86:	d1d8      	bne.n	8000e3a <__aeabi_fmul+0xc6>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	4770      	bx	lr
 8000e92:	f090 0f00 	teq	r0, #0
 8000e96:	bf17      	itett	ne
 8000e98:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e9c:	4608      	moveq	r0, r1
 8000e9e:	f091 0f00 	teqne	r1, #0
 8000ea2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ea6:	d014      	beq.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ea8:	ea92 0f0c 	teq	r2, ip
 8000eac:	d101      	bne.n	8000eb2 <__aeabi_fmul+0x13e>
 8000eae:	0242      	lsls	r2, r0, #9
 8000eb0:	d10f      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000eb2:	ea93 0f0c 	teq	r3, ip
 8000eb6:	d103      	bne.n	8000ec0 <__aeabi_fmul+0x14c>
 8000eb8:	024b      	lsls	r3, r1, #9
 8000eba:	bf18      	it	ne
 8000ebc:	4608      	movne	r0, r1
 8000ebe:	d108      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ec0:	ea80 0001 	eor.w	r0, r0, r1
 8000ec4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ec8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ecc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed0:	4770      	bx	lr
 8000ed2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eda:	4770      	bx	lr

08000edc <__aeabi_fdiv>:
 8000edc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ee0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ee4:	bf1e      	ittt	ne
 8000ee6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eea:	ea92 0f0c 	teqne	r2, ip
 8000eee:	ea93 0f0c 	teqne	r3, ip
 8000ef2:	d069      	beq.n	8000fc8 <__aeabi_fdiv+0xec>
 8000ef4:	eba2 0203 	sub.w	r2, r2, r3
 8000ef8:	ea80 0c01 	eor.w	ip, r0, r1
 8000efc:	0249      	lsls	r1, r1, #9
 8000efe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f02:	d037      	beq.n	8000f74 <__aeabi_fdiv+0x98>
 8000f04:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f08:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f0c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f14:	428b      	cmp	r3, r1
 8000f16:	bf38      	it	cc
 8000f18:	005b      	lslcc	r3, r3, #1
 8000f1a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f1e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f22:	428b      	cmp	r3, r1
 8000f24:	bf24      	itt	cs
 8000f26:	1a5b      	subcs	r3, r3, r1
 8000f28:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f2c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f36:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f3a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f3e:	bf24      	itt	cs
 8000f40:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f48:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f4c:	bf24      	itt	cs
 8000f4e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f52:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	bf18      	it	ne
 8000f5a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f5e:	d1e0      	bne.n	8000f22 <__aeabi_fdiv+0x46>
 8000f60:	2afd      	cmp	r2, #253	; 0xfd
 8000f62:	f63f af50 	bhi.w	8000e06 <__aeabi_fmul+0x92>
 8000f66:	428b      	cmp	r3, r1
 8000f68:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f6c:	bf08      	it	eq
 8000f6e:	f020 0001 	biceq.w	r0, r0, #1
 8000f72:	4770      	bx	lr
 8000f74:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f78:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f7c:	327f      	adds	r2, #127	; 0x7f
 8000f7e:	bfc2      	ittt	gt
 8000f80:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f84:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f88:	4770      	bxgt	lr
 8000f8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	3a01      	subs	r2, #1
 8000f94:	e737      	b.n	8000e06 <__aeabi_fmul+0x92>
 8000f96:	f092 0f00 	teq	r2, #0
 8000f9a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f9e:	bf02      	ittt	eq
 8000fa0:	0040      	lsleq	r0, r0, #1
 8000fa2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fa6:	3a01      	subeq	r2, #1
 8000fa8:	d0f9      	beq.n	8000f9e <__aeabi_fdiv+0xc2>
 8000faa:	ea40 000c 	orr.w	r0, r0, ip
 8000fae:	f093 0f00 	teq	r3, #0
 8000fb2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fb6:	bf02      	ittt	eq
 8000fb8:	0049      	lsleq	r1, r1, #1
 8000fba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fbe:	3b01      	subeq	r3, #1
 8000fc0:	d0f9      	beq.n	8000fb6 <__aeabi_fdiv+0xda>
 8000fc2:	ea41 010c 	orr.w	r1, r1, ip
 8000fc6:	e795      	b.n	8000ef4 <__aeabi_fdiv+0x18>
 8000fc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fcc:	ea92 0f0c 	teq	r2, ip
 8000fd0:	d108      	bne.n	8000fe4 <__aeabi_fdiv+0x108>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	f47f af7d 	bne.w	8000ed2 <__aeabi_fmul+0x15e>
 8000fd8:	ea93 0f0c 	teq	r3, ip
 8000fdc:	f47f af70 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e776      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	d104      	bne.n	8000ff4 <__aeabi_fdiv+0x118>
 8000fea:	024b      	lsls	r3, r1, #9
 8000fec:	f43f af4c 	beq.w	8000e88 <__aeabi_fmul+0x114>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e76e      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ff4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ff8:	bf18      	it	ne
 8000ffa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	d1ca      	bne.n	8000f96 <__aeabi_fdiv+0xba>
 8001000:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001004:	f47f af5c 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8001008:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800100c:	f47f af3c 	bne.w	8000e88 <__aeabi_fmul+0x114>
 8001010:	e75f      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8001012:	bf00      	nop

08001014 <__gesf2>:
 8001014:	f04f 3cff 	mov.w	ip, #4294967295
 8001018:	e006      	b.n	8001028 <__cmpsf2+0x4>
 800101a:	bf00      	nop

0800101c <__lesf2>:
 800101c:	f04f 0c01 	mov.w	ip, #1
 8001020:	e002      	b.n	8001028 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__cmpsf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	f84d cd04 	str.w	ip, [sp, #-4]!
 800102c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001030:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	bf18      	it	ne
 800103a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800103e:	d011      	beq.n	8001064 <__cmpsf2+0x40>
 8001040:	b001      	add	sp, #4
 8001042:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001046:	bf18      	it	ne
 8001048:	ea90 0f01 	teqne	r0, r1
 800104c:	bf58      	it	pl
 800104e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001052:	bf88      	it	hi
 8001054:	17c8      	asrhi	r0, r1, #31
 8001056:	bf38      	it	cc
 8001058:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800105c:	bf18      	it	ne
 800105e:	f040 0001 	orrne.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001068:	d102      	bne.n	8001070 <__cmpsf2+0x4c>
 800106a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800106e:	d105      	bne.n	800107c <__cmpsf2+0x58>
 8001070:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001074:	d1e4      	bne.n	8001040 <__cmpsf2+0x1c>
 8001076:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800107a:	d0e1      	beq.n	8001040 <__cmpsf2+0x1c>
 800107c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_cfrcmple>:
 8001084:	4684      	mov	ip, r0
 8001086:	4608      	mov	r0, r1
 8001088:	4661      	mov	r1, ip
 800108a:	e7ff      	b.n	800108c <__aeabi_cfcmpeq>

0800108c <__aeabi_cfcmpeq>:
 800108c:	b50f      	push	{r0, r1, r2, r3, lr}
 800108e:	f7ff ffc9 	bl	8001024 <__cmpsf2>
 8001092:	2800      	cmp	r0, #0
 8001094:	bf48      	it	mi
 8001096:	f110 0f00 	cmnmi.w	r0, #0
 800109a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800109c <__aeabi_fcmpeq>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff fff4 	bl	800108c <__aeabi_cfcmpeq>
 80010a4:	bf0c      	ite	eq
 80010a6:	2001      	moveq	r0, #1
 80010a8:	2000      	movne	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_fcmplt>:
 80010b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b4:	f7ff ffea 	bl	800108c <__aeabi_cfcmpeq>
 80010b8:	bf34      	ite	cc
 80010ba:	2001      	movcc	r0, #1
 80010bc:	2000      	movcs	r0, #0
 80010be:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c2:	bf00      	nop

080010c4 <__aeabi_fcmple>:
 80010c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c8:	f7ff ffe0 	bl	800108c <__aeabi_cfcmpeq>
 80010cc:	bf94      	ite	ls
 80010ce:	2001      	movls	r0, #1
 80010d0:	2000      	movhi	r0, #0
 80010d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d6:	bf00      	nop

080010d8 <__aeabi_fcmpge>:
 80010d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010dc:	f7ff ffd2 	bl	8001084 <__aeabi_cfrcmple>
 80010e0:	bf94      	ite	ls
 80010e2:	2001      	movls	r0, #1
 80010e4:	2000      	movhi	r0, #0
 80010e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ea:	bf00      	nop

080010ec <__aeabi_fcmpgt>:
 80010ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f0:	f7ff ffc8 	bl	8001084 <__aeabi_cfrcmple>
 80010f4:	bf34      	ite	cc
 80010f6:	2001      	movcc	r0, #1
 80010f8:	2000      	movcs	r0, #0
 80010fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fe:	bf00      	nop

08001100 <__aeabi_f2iz>:
 8001100:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001104:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001108:	d30f      	bcc.n	800112a <__aeabi_f2iz+0x2a>
 800110a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001112:	d90d      	bls.n	8001130 <__aeabi_f2iz+0x30>
 8001114:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001118:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800111c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001120:	fa23 f002 	lsr.w	r0, r3, r2
 8001124:	bf18      	it	ne
 8001126:	4240      	negne	r0, r0
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr
 8001130:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001134:	d101      	bne.n	800113a <__aeabi_f2iz+0x3a>
 8001136:	0242      	lsls	r2, r0, #9
 8001138:	d105      	bne.n	8001146 <__aeabi_f2iz+0x46>
 800113a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800113e:	bf08      	it	eq
 8001140:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001144:	4770      	bx	lr
 8001146:	f04f 0000 	mov.w	r0, #0
 800114a:	4770      	bx	lr

0800114c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001150:	4b08      	ldr	r3, [pc, #32]	; (8001174 <HAL_Init+0x28>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a07      	ldr	r2, [pc, #28]	; (8001174 <HAL_Init+0x28>)
 8001156:	f043 0310 	orr.w	r3, r3, #16
 800115a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800115c:	2003      	movs	r0, #3
 800115e:	f000 f91f 	bl	80013a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001162:	2000      	movs	r0, #0
 8001164:	f000 f808 	bl	8001178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001168:	f003 fff8 	bl	800515c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40022000 	.word	0x40022000

08001178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <HAL_InitTick+0x54>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_InitTick+0x58>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	4619      	mov	r1, r3
 800118a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001192:	fbb2 f3f3 	udiv	r3, r2, r3
 8001196:	4618      	mov	r0, r3
 8001198:	f000 f937 	bl	800140a <HAL_SYSTICK_Config>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e00e      	b.n	80011c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b0f      	cmp	r3, #15
 80011aa:	d80a      	bhi.n	80011c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011ac:	2200      	movs	r2, #0
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	f04f 30ff 	mov.w	r0, #4294967295
 80011b4:	f000 f8ff 	bl	80013b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011b8:	4a06      	ldr	r2, [pc, #24]	; (80011d4 <HAL_InitTick+0x5c>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011be:	2300      	movs	r3, #0
 80011c0:	e000      	b.n	80011c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	2000000c 	.word	0x2000000c
 80011d0:	20000004 	.word	0x20000004
 80011d4:	20000000 	.word	0x20000000

080011d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011dc:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <HAL_IncTick+0x1c>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <HAL_IncTick+0x20>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4413      	add	r3, r2
 80011e8:	4a03      	ldr	r2, [pc, #12]	; (80011f8 <HAL_IncTick+0x20>)
 80011ea:	6013      	str	r3, [r2, #0]
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	20000004 	.word	0x20000004
 80011f8:	20000094 	.word	0x20000094

080011fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001200:	4b02      	ldr	r3, [pc, #8]	; (800120c <HAL_GetTick+0x10>)
 8001202:	681b      	ldr	r3, [r3, #0]
}
 8001204:	4618      	mov	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr
 800120c:	20000094 	.word	0x20000094

08001210 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001220:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <NVIC_SetPriorityGrouping+0x44>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800122c:	4013      	ands	r3, r2
 800122e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800123c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001242:	4a04      	ldr	r2, [pc, #16]	; (8001254 <NVIC_SetPriorityGrouping+0x44>)
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	60d3      	str	r3, [r2, #12]
}
 8001248:	bf00      	nop
 800124a:	3714      	adds	r7, #20
 800124c:	46bd      	mov	sp, r7
 800124e:	bc80      	pop	{r7}
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800125c:	4b04      	ldr	r3, [pc, #16]	; (8001270 <NVIC_GetPriorityGrouping+0x18>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	0a1b      	lsrs	r3, r3, #8
 8001262:	f003 0307 	and.w	r3, r3, #7
}
 8001266:	4618      	mov	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	bc80      	pop	{r7}
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	f003 021f 	and.w	r2, r3, #31
 8001284:	4906      	ldr	r1, [pc, #24]	; (80012a0 <NVIC_EnableIRQ+0x2c>)
 8001286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128a:	095b      	lsrs	r3, r3, #5
 800128c:	2001      	movs	r0, #1
 800128e:	fa00 f202 	lsl.w	r2, r0, r2
 8001292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	bc80      	pop	{r7}
 800129e:	4770      	bx	lr
 80012a0:	e000e100 	.word	0xe000e100

080012a4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80012b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	da0b      	bge.n	80012d0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	490c      	ldr	r1, [pc, #48]	; (80012f0 <NVIC_SetPriority+0x4c>)
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	f003 030f 	and.w	r3, r3, #15
 80012c4:	3b04      	subs	r3, #4
 80012c6:	0112      	lsls	r2, r2, #4
 80012c8:	b2d2      	uxtb	r2, r2
 80012ca:	440b      	add	r3, r1
 80012cc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012ce:	e009      	b.n	80012e4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	b2da      	uxtb	r2, r3
 80012d4:	4907      	ldr	r1, [pc, #28]	; (80012f4 <NVIC_SetPriority+0x50>)
 80012d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012da:	0112      	lsls	r2, r2, #4
 80012dc:	b2d2      	uxtb	r2, r2
 80012de:	440b      	add	r3, r1
 80012e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80012e4:	bf00      	nop
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bc80      	pop	{r7}
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	e000ed00 	.word	0xe000ed00
 80012f4:	e000e100 	.word	0xe000e100

080012f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b089      	sub	sp, #36	; 0x24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	f1c3 0307 	rsb	r3, r3, #7
 8001312:	2b04      	cmp	r3, #4
 8001314:	bf28      	it	cs
 8001316:	2304      	movcs	r3, #4
 8001318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	3304      	adds	r3, #4
 800131e:	2b06      	cmp	r3, #6
 8001320:	d902      	bls.n	8001328 <NVIC_EncodePriority+0x30>
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	3b03      	subs	r3, #3
 8001326:	e000      	b.n	800132a <NVIC_EncodePriority+0x32>
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800132c:	f04f 32ff 	mov.w	r2, #4294967295
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	43da      	mvns	r2, r3
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	401a      	ands	r2, r3
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001340:	f04f 31ff 	mov.w	r1, #4294967295
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	fa01 f303 	lsl.w	r3, r1, r3
 800134a:	43d9      	mvns	r1, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001350:	4313      	orrs	r3, r2
         );
}
 8001352:	4618      	mov	r0, r3
 8001354:	3724      	adds	r7, #36	; 0x24
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr

0800135c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3b01      	subs	r3, #1
 8001368:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800136c:	d301      	bcc.n	8001372 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800136e:	2301      	movs	r3, #1
 8001370:	e00f      	b.n	8001392 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001372:	4a0a      	ldr	r2, [pc, #40]	; (800139c <SysTick_Config+0x40>)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3b01      	subs	r3, #1
 8001378:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800137a:	210f      	movs	r1, #15
 800137c:	f04f 30ff 	mov.w	r0, #4294967295
 8001380:	f7ff ff90 	bl	80012a4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001384:	4b05      	ldr	r3, [pc, #20]	; (800139c <SysTick_Config+0x40>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800138a:	4b04      	ldr	r3, [pc, #16]	; (800139c <SysTick_Config+0x40>)
 800138c:	2207      	movs	r2, #7
 800138e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	e000e010 	.word	0xe000e010

080013a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff ff31 	bl	8001210 <NVIC_SetPriorityGrouping>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b086      	sub	sp, #24
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	4603      	mov	r3, r0
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	607a      	str	r2, [r7, #4]
 80013c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013c8:	f7ff ff46 	bl	8001258 <NVIC_GetPriorityGrouping>
 80013cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	68b9      	ldr	r1, [r7, #8]
 80013d2:	6978      	ldr	r0, [r7, #20]
 80013d4:	f7ff ff90 	bl	80012f8 <NVIC_EncodePriority>
 80013d8:	4602      	mov	r2, r0
 80013da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013de:	4611      	mov	r1, r2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ff5f 	bl	80012a4 <NVIC_SetPriority>
}
 80013e6:	bf00      	nop
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	4603      	mov	r3, r0
 80013f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff ff39 	bl	8001274 <NVIC_EnableIRQ>
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff ffa2 	bl	800135c <SysTick_Config>
 8001418:	4603      	mov	r3, r0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001424:	b480      	push	{r7}
 8001426:	b08b      	sub	sp, #44	; 0x2c
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800142e:	2300      	movs	r3, #0
 8001430:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8001432:	2300      	movs	r3, #0
 8001434:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800143a:	2300      	movs	r3, #0
 800143c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001442:	2300      	movs	r3, #0
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
 8001446:	e127      	b.n	8001698 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8001448:	2201      	movs	r2, #1
 800144a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	69fa      	ldr	r2, [r7, #28]
 8001458:	4013      	ands	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	429a      	cmp	r2, r3
 8001462:	f040 8116 	bne.w	8001692 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	2b12      	cmp	r3, #18
 800146c:	d034      	beq.n	80014d8 <HAL_GPIO_Init+0xb4>
 800146e:	2b12      	cmp	r3, #18
 8001470:	d80d      	bhi.n	800148e <HAL_GPIO_Init+0x6a>
 8001472:	2b02      	cmp	r3, #2
 8001474:	d02b      	beq.n	80014ce <HAL_GPIO_Init+0xaa>
 8001476:	2b02      	cmp	r3, #2
 8001478:	d804      	bhi.n	8001484 <HAL_GPIO_Init+0x60>
 800147a:	2b00      	cmp	r3, #0
 800147c:	d031      	beq.n	80014e2 <HAL_GPIO_Init+0xbe>
 800147e:	2b01      	cmp	r3, #1
 8001480:	d01c      	beq.n	80014bc <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001482:	e048      	b.n	8001516 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001484:	2b03      	cmp	r3, #3
 8001486:	d043      	beq.n	8001510 <HAL_GPIO_Init+0xec>
 8001488:	2b11      	cmp	r3, #17
 800148a:	d01b      	beq.n	80014c4 <HAL_GPIO_Init+0xa0>
          break;
 800148c:	e043      	b.n	8001516 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800148e:	4a87      	ldr	r2, [pc, #540]	; (80016ac <HAL_GPIO_Init+0x288>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d026      	beq.n	80014e2 <HAL_GPIO_Init+0xbe>
 8001494:	4a85      	ldr	r2, [pc, #532]	; (80016ac <HAL_GPIO_Init+0x288>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d806      	bhi.n	80014a8 <HAL_GPIO_Init+0x84>
 800149a:	4a85      	ldr	r2, [pc, #532]	; (80016b0 <HAL_GPIO_Init+0x28c>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d020      	beq.n	80014e2 <HAL_GPIO_Init+0xbe>
 80014a0:	4a84      	ldr	r2, [pc, #528]	; (80016b4 <HAL_GPIO_Init+0x290>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d01d      	beq.n	80014e2 <HAL_GPIO_Init+0xbe>
          break;
 80014a6:	e036      	b.n	8001516 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80014a8:	4a83      	ldr	r2, [pc, #524]	; (80016b8 <HAL_GPIO_Init+0x294>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d019      	beq.n	80014e2 <HAL_GPIO_Init+0xbe>
 80014ae:	4a83      	ldr	r2, [pc, #524]	; (80016bc <HAL_GPIO_Init+0x298>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d016      	beq.n	80014e2 <HAL_GPIO_Init+0xbe>
 80014b4:	4a82      	ldr	r2, [pc, #520]	; (80016c0 <HAL_GPIO_Init+0x29c>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d013      	beq.n	80014e2 <HAL_GPIO_Init+0xbe>
          break;
 80014ba:	e02c      	b.n	8001516 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	623b      	str	r3, [r7, #32]
          break;
 80014c2:	e028      	b.n	8001516 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	3304      	adds	r3, #4
 80014ca:	623b      	str	r3, [r7, #32]
          break;
 80014cc:	e023      	b.n	8001516 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	3308      	adds	r3, #8
 80014d4:	623b      	str	r3, [r7, #32]
          break;
 80014d6:	e01e      	b.n	8001516 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	330c      	adds	r3, #12
 80014de:	623b      	str	r3, [r7, #32]
          break;
 80014e0:	e019      	b.n	8001516 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d102      	bne.n	80014f0 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014ea:	2304      	movs	r3, #4
 80014ec:	623b      	str	r3, [r7, #32]
          break;
 80014ee:	e012      	b.n	8001516 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d105      	bne.n	8001504 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014f8:	2308      	movs	r3, #8
 80014fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	69fa      	ldr	r2, [r7, #28]
 8001500:	611a      	str	r2, [r3, #16]
          break;
 8001502:	e008      	b.n	8001516 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001504:	2308      	movs	r3, #8
 8001506:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	69fa      	ldr	r2, [r7, #28]
 800150c:	615a      	str	r2, [r3, #20]
          break;
 800150e:	e002      	b.n	8001516 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001510:	2300      	movs	r3, #0
 8001512:	623b      	str	r3, [r7, #32]
          break;
 8001514:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	2bff      	cmp	r3, #255	; 0xff
 800151a:	d801      	bhi.n	8001520 <HAL_GPIO_Init+0xfc>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	e001      	b.n	8001524 <HAL_GPIO_Init+0x100>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3304      	adds	r3, #4
 8001524:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	2bff      	cmp	r3, #255	; 0xff
 800152a:	d802      	bhi.n	8001532 <HAL_GPIO_Init+0x10e>
 800152c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	e002      	b.n	8001538 <HAL_GPIO_Init+0x114>
 8001532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001534:	3b08      	subs	r3, #8
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	210f      	movs	r1, #15
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	fa01 f303 	lsl.w	r3, r1, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	401a      	ands	r2, r3
 800154a:	6a39      	ldr	r1, [r7, #32]
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	fa01 f303 	lsl.w	r3, r1, r3
 8001552:	431a      	orrs	r2, r3
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001560:	2b00      	cmp	r3, #0
 8001562:	f000 8096 	beq.w	8001692 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001566:	4b57      	ldr	r3, [pc, #348]	; (80016c4 <HAL_GPIO_Init+0x2a0>)
 8001568:	699b      	ldr	r3, [r3, #24]
 800156a:	4a56      	ldr	r2, [pc, #344]	; (80016c4 <HAL_GPIO_Init+0x2a0>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6193      	str	r3, [r2, #24]
 8001572:	4b54      	ldr	r3, [pc, #336]	; (80016c4 <HAL_GPIO_Init+0x2a0>)
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800157e:	4a52      	ldr	r2, [pc, #328]	; (80016c8 <HAL_GPIO_Init+0x2a4>)
 8001580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001582:	089b      	lsrs	r3, r3, #2
 8001584:	3302      	adds	r3, #2
 8001586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800158a:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800158c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158e:	f003 0303 	and.w	r3, r3, #3
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	220f      	movs	r2, #15
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43db      	mvns	r3, r3
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	4013      	ands	r3, r2
 80015a0:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a49      	ldr	r2, [pc, #292]	; (80016cc <HAL_GPIO_Init+0x2a8>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d013      	beq.n	80015d2 <HAL_GPIO_Init+0x1ae>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a48      	ldr	r2, [pc, #288]	; (80016d0 <HAL_GPIO_Init+0x2ac>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d00d      	beq.n	80015ce <HAL_GPIO_Init+0x1aa>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a47      	ldr	r2, [pc, #284]	; (80016d4 <HAL_GPIO_Init+0x2b0>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d007      	beq.n	80015ca <HAL_GPIO_Init+0x1a6>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a46      	ldr	r2, [pc, #280]	; (80016d8 <HAL_GPIO_Init+0x2b4>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d101      	bne.n	80015c6 <HAL_GPIO_Init+0x1a2>
 80015c2:	2303      	movs	r3, #3
 80015c4:	e006      	b.n	80015d4 <HAL_GPIO_Init+0x1b0>
 80015c6:	2304      	movs	r3, #4
 80015c8:	e004      	b.n	80015d4 <HAL_GPIO_Init+0x1b0>
 80015ca:	2302      	movs	r3, #2
 80015cc:	e002      	b.n	80015d4 <HAL_GPIO_Init+0x1b0>
 80015ce:	2301      	movs	r3, #1
 80015d0:	e000      	b.n	80015d4 <HAL_GPIO_Init+0x1b0>
 80015d2:	2300      	movs	r3, #0
 80015d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015d6:	f002 0203 	and.w	r2, r2, #3
 80015da:	0092      	lsls	r2, r2, #2
 80015dc:	4093      	lsls	r3, r2
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80015e4:	4938      	ldr	r1, [pc, #224]	; (80016c8 <HAL_GPIO_Init+0x2a4>)
 80015e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e8:	089b      	lsrs	r3, r3, #2
 80015ea:	3302      	adds	r3, #2
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d006      	beq.n	800160c <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015fe:	4b37      	ldr	r3, [pc, #220]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	4936      	ldr	r1, [pc, #216]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	4313      	orrs	r3, r2
 8001608:	600b      	str	r3, [r1, #0]
 800160a:	e006      	b.n	800161a <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800160c:	4b33      	ldr	r3, [pc, #204]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	69bb      	ldr	r3, [r7, #24]
 8001612:	43db      	mvns	r3, r3
 8001614:	4931      	ldr	r1, [pc, #196]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001616:	4013      	ands	r3, r2
 8001618:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d006      	beq.n	8001634 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001626:	4b2d      	ldr	r3, [pc, #180]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	492c      	ldr	r1, [pc, #176]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	4313      	orrs	r3, r2
 8001630:	604b      	str	r3, [r1, #4]
 8001632:	e006      	b.n	8001642 <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001634:	4b29      	ldr	r3, [pc, #164]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	43db      	mvns	r3, r3
 800163c:	4927      	ldr	r1, [pc, #156]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 800163e:	4013      	ands	r3, r2
 8001640:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d006      	beq.n	800165c <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800164e:	4b23      	ldr	r3, [pc, #140]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	4922      	ldr	r1, [pc, #136]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	4313      	orrs	r3, r2
 8001658:	608b      	str	r3, [r1, #8]
 800165a:	e006      	b.n	800166a <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800165c:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 800165e:	689a      	ldr	r2, [r3, #8]
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	43db      	mvns	r3, r3
 8001664:	491d      	ldr	r1, [pc, #116]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001666:	4013      	ands	r3, r2
 8001668:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d006      	beq.n	8001684 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001676:	4b19      	ldr	r3, [pc, #100]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001678:	68da      	ldr	r2, [r3, #12]
 800167a:	4918      	ldr	r1, [pc, #96]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	4313      	orrs	r3, r2
 8001680:	60cb      	str	r3, [r1, #12]
 8001682:	e006      	b.n	8001692 <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001684:	4b15      	ldr	r3, [pc, #84]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 8001686:	68da      	ldr	r2, [r3, #12]
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	43db      	mvns	r3, r3
 800168c:	4913      	ldr	r1, [pc, #76]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 800168e:	4013      	ands	r3, r2
 8001690:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001694:	3301      	adds	r3, #1
 8001696:	627b      	str	r3, [r7, #36]	; 0x24
 8001698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169a:	2b0f      	cmp	r3, #15
 800169c:	f67f aed4 	bls.w	8001448 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80016a0:	bf00      	nop
 80016a2:	372c      	adds	r7, #44	; 0x2c
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	10210000 	.word	0x10210000
 80016b0:	10110000 	.word	0x10110000
 80016b4:	10120000 	.word	0x10120000
 80016b8:	10310000 	.word	0x10310000
 80016bc:	10320000 	.word	0x10320000
 80016c0:	10220000 	.word	0x10220000
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010000 	.word	0x40010000
 80016cc:	40010800 	.word	0x40010800
 80016d0:	40010c00 	.word	0x40010c00
 80016d4:	40011000 	.word	0x40011000
 80016d8:	40011400 	.word	0x40011400
 80016dc:	40010400 	.word	0x40010400

080016e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	807b      	strh	r3, [r7, #2]
 80016ec:	4613      	mov	r3, r2
 80016ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016f0:	787b      	ldrb	r3, [r7, #1]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016f6:	887a      	ldrh	r2, [r7, #2]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016fc:	e003      	b.n	8001706 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016fe:	887b      	ldrh	r3, [r7, #2]
 8001700:	041a      	lsls	r2, r3, #16
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	611a      	str	r2, [r3, #16]
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8001718:	2300      	movs	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 800171c:	2300      	movs	r3, #0
 800171e:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d101      	bne.n	800172a <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e0e7      	b.n	80018fa <HAL_I2C_Init+0x1ea>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b00      	cmp	r3, #0
 8001734:	d106      	bne.n	8001744 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2200      	movs	r2, #0
 800173a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f003 fd3e 	bl	80051c0 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2224      	movs	r2, #36	; 0x24
 8001748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f022 0201 	bic.w	r2, r2, #1
 800175a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800175c:	f001 fc24 	bl	8002fa8 <HAL_RCC_GetPCLK1Freq>
 8001760:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	4a67      	ldr	r2, [pc, #412]	; (8001904 <HAL_I2C_Init+0x1f4>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d807      	bhi.n	800177c <HAL_I2C_Init+0x6c>
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	4a66      	ldr	r2, [pc, #408]	; (8001908 <HAL_I2C_Init+0x1f8>)
 8001770:	4293      	cmp	r3, r2
 8001772:	bf94      	ite	ls
 8001774:	2301      	movls	r3, #1
 8001776:	2300      	movhi	r3, #0
 8001778:	b2db      	uxtb	r3, r3
 800177a:	e006      	b.n	800178a <HAL_I2C_Init+0x7a>
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	4a63      	ldr	r2, [pc, #396]	; (800190c <HAL_I2C_Init+0x1fc>)
 8001780:	4293      	cmp	r3, r2
 8001782:	bf94      	ite	ls
 8001784:	2301      	movls	r3, #1
 8001786:	2300      	movhi	r3, #0
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e0b3      	b.n	80018fa <HAL_I2C_Init+0x1ea>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	4a5e      	ldr	r2, [pc, #376]	; (8001910 <HAL_I2C_Init+0x200>)
 8001796:	fba2 2303 	umull	r2, r3, r2, r3
 800179a:	0c9b      	lsrs	r3, r3, #18
 800179c:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68fa      	ldr	r2, [r7, #12]
 80017a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	4a56      	ldr	r2, [pc, #344]	; (8001904 <HAL_I2C_Init+0x1f4>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d802      	bhi.n	80017b6 <HAL_I2C_Init+0xa6>
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	3301      	adds	r3, #1
 80017b4:	e009      	b.n	80017ca <HAL_I2C_Init+0xba>
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80017bc:	fb02 f303 	mul.w	r3, r2, r3
 80017c0:	4a54      	ldr	r2, [pc, #336]	; (8001914 <HAL_I2C_Init+0x204>)
 80017c2:	fba2 2303 	umull	r2, r3, r2, r3
 80017c6:	099b      	lsrs	r3, r3, #6
 80017c8:	3301      	adds	r3, #1
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	6812      	ldr	r2, [r2, #0]
 80017ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	4a4b      	ldr	r2, [pc, #300]	; (8001904 <HAL_I2C_Init+0x1f4>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d80d      	bhi.n	80017f6 <HAL_I2C_Init+0xe6>
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	1e5a      	subs	r2, r3, #1
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e8:	3301      	adds	r3, #1
 80017ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017ee:	2b04      	cmp	r3, #4
 80017f0:	bf38      	it	cc
 80017f2:	2304      	movcc	r3, #4
 80017f4:	e04f      	b.n	8001896 <HAL_I2C_Init+0x186>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d111      	bne.n	8001822 <HAL_I2C_Init+0x112>
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	1e59      	subs	r1, r3, #1
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685a      	ldr	r2, [r3, #4]
 8001806:	4613      	mov	r3, r2
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	4413      	add	r3, r2
 800180c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001810:	3301      	adds	r3, #1
 8001812:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001816:	2b00      	cmp	r3, #0
 8001818:	bf0c      	ite	eq
 800181a:	2301      	moveq	r3, #1
 800181c:	2300      	movne	r3, #0
 800181e:	b2db      	uxtb	r3, r3
 8001820:	e012      	b.n	8001848 <HAL_I2C_Init+0x138>
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	1e59      	subs	r1, r3, #1
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685a      	ldr	r2, [r3, #4]
 800182a:	4613      	mov	r3, r2
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	4413      	add	r3, r2
 8001830:	009a      	lsls	r2, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	fbb1 f3f3 	udiv	r3, r1, r3
 8001838:	3301      	adds	r3, #1
 800183a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800183e:	2b00      	cmp	r3, #0
 8001840:	bf0c      	ite	eq
 8001842:	2301      	moveq	r3, #1
 8001844:	2300      	movne	r3, #0
 8001846:	b2db      	uxtb	r3, r3
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <HAL_I2C_Init+0x140>
 800184c:	2301      	movs	r3, #1
 800184e:	e022      	b.n	8001896 <HAL_I2C_Init+0x186>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d10e      	bne.n	8001876 <HAL_I2C_Init+0x166>
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	1e59      	subs	r1, r3, #1
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685a      	ldr	r2, [r3, #4]
 8001860:	4613      	mov	r3, r2
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	4413      	add	r3, r2
 8001866:	fbb1 f3f3 	udiv	r3, r1, r3
 800186a:	3301      	adds	r3, #1
 800186c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001870:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001874:	e00f      	b.n	8001896 <HAL_I2C_Init+0x186>
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	1e59      	subs	r1, r3, #1
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685a      	ldr	r2, [r3, #4]
 800187e:	4613      	mov	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	009a      	lsls	r2, r3, #2
 8001886:	4413      	add	r3, r2
 8001888:	fbb1 f3f3 	udiv	r3, r1, r3
 800188c:	3301      	adds	r3, #1
 800188e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001892:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	6812      	ldr	r2, [r2, #0]
 800189a:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	69d9      	ldr	r1, [r3, #28]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a1a      	ldr	r2, [r3, #32]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	430a      	orrs	r2, r1
 80018aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6919      	ldr	r1, [r3, #16]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68da      	ldr	r2, [r3, #12]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	430a      	orrs	r2, r1
 80018ba:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6959      	ldr	r1, [r3, #20]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	699a      	ldr	r2, [r3, #24]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	430a      	orrs	r2, r1
 80018ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f042 0201 	orr.w	r2, r2, #1
 80018da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2220      	movs	r2, #32
 80018e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2200      	movs	r2, #0
 80018ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	000186a0 	.word	0x000186a0
 8001908:	001e847f 	.word	0x001e847f
 800190c:	003d08ff 	.word	0x003d08ff
 8001910:	431bde83 	.word	0x431bde83
 8001914:	10624dd3 	.word	0x10624dd3

08001918 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af02      	add	r7, sp, #8
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	607a      	str	r2, [r7, #4]
 8001922:	461a      	mov	r2, r3
 8001924:	460b      	mov	r3, r1
 8001926:	817b      	strh	r3, [r7, #10]
 8001928:	4613      	mov	r3, r2
 800192a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001930:	f7ff fc64 	bl	80011fc <HAL_GetTick>
 8001934:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b20      	cmp	r3, #32
 8001940:	f040 80ee 	bne.w	8001b20 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	2319      	movs	r3, #25
 800194a:	2201      	movs	r2, #1
 800194c:	4977      	ldr	r1, [pc, #476]	; (8001b2c <HAL_I2C_Master_Transmit+0x214>)
 800194e:	68f8      	ldr	r0, [r7, #12]
 8001950:	f000 fda4 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 800195a:	2302      	movs	r3, #2
 800195c:	e0e1      	b.n	8001b22 <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001964:	2b01      	cmp	r3, #1
 8001966:	d101      	bne.n	800196c <HAL_I2C_Master_Transmit+0x54>
 8001968:	2302      	movs	r3, #2
 800196a:	e0da      	b.n	8001b22 <HAL_I2C_Master_Transmit+0x20a>
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	2b01      	cmp	r3, #1
 8001980:	d007      	beq.n	8001992 <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f042 0201 	orr.w	r2, r2, #1
 8001990:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019a0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2221      	movs	r2, #33	; 0x21
 80019a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	2210      	movs	r2, #16
 80019ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2200      	movs	r2, #0
 80019b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	893a      	ldrh	r2, [r7, #8]
 80019c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	4a5a      	ldr	r2, [pc, #360]	; (8001b30 <HAL_I2C_Master_Transmit+0x218>)
 80019c8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80019d4:	8979      	ldrh	r1, [r7, #10]
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	6a3a      	ldr	r2, [r7, #32]
 80019da:	68f8      	ldr	r0, [r7, #12]
 80019dc:	f000 fc14 	bl	8002208 <I2C_MasterRequestWrite>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d00f      	beq.n	8001a06 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	2b04      	cmp	r3, #4
 80019ec:	d105      	bne.n	80019fa <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e093      	b.n	8001b22 <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e08d      	b.n	8001b22 <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8001a1c:	e066      	b.n	8001aec <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	6a39      	ldr	r1, [r7, #32]
 8001a22:	68f8      	ldr	r0, [r7, #12]
 8001a24:	f000 fdf9 	bl	800261a <I2C_WaitOnTXEFlagUntilTimeout>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d00f      	beq.n	8001a4e <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	d109      	bne.n	8001a4a <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a44:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e06b      	b.n	8001b22 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e069      	b.n	8001b22 <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a52:	1c59      	adds	r1, r3, #1
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	6251      	str	r1, [r2, #36]	; 0x24
 8001a58:	781a      	ldrb	r2, [r3, #0]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	3b01      	subs	r3, #1
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a72:	3b01      	subs	r3, #1
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	695b      	ldr	r3, [r3, #20]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b04      	cmp	r3, #4
 8001a86:	d119      	bne.n	8001abc <HAL_I2C_Master_Transmit+0x1a4>
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d015      	beq.n	8001abc <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a94:	1c59      	adds	r1, r3, #1
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	6251      	str	r1, [r2, #36]	; 0x24
 8001a9a:	781a      	ldrb	r2, [r3, #0]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ab4:	3b01      	subs	r3, #1
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	6a39      	ldr	r1, [r7, #32]
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f000 fde7 	bl	8002694 <I2C_WaitOnBTFFlagUntilTimeout>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00f      	beq.n	8001aec <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad0:	2b04      	cmp	r3, #4
 8001ad2:	d109      	bne.n	8001ae8 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ae2:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e01c      	b.n	8001b22 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e01a      	b.n	8001b22 <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d194      	bne.n	8001a1e <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2220      	movs	r2, #32
 8001b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	e000      	b.n	8001b22 <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8001b20:	2302      	movs	r3, #2
  }
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	00100002 	.word	0x00100002
 8001b30:	ffff0000 	.word	0xffff0000

08001b34 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08c      	sub	sp, #48	; 0x30
 8001b38:	af02      	add	r7, sp, #8
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	607a      	str	r2, [r7, #4]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	460b      	mov	r3, r1
 8001b42:	817b      	strh	r3, [r7, #10]
 8001b44:	4613      	mov	r3, r2
 8001b46:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b4c:	f7ff fb56 	bl	80011fc <HAL_GetTick>
 8001b50:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b20      	cmp	r3, #32
 8001b5c:	f040 821d 	bne.w	8001f9a <HAL_I2C_Master_Receive+0x466>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	2319      	movs	r3, #25
 8001b66:	2201      	movs	r2, #1
 8001b68:	4987      	ldr	r1, [pc, #540]	; (8001d88 <HAL_I2C_Master_Receive+0x254>)
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f000 fc96 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8001b76:	2302      	movs	r3, #2
 8001b78:	e210      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d101      	bne.n	8001b88 <HAL_I2C_Master_Receive+0x54>
 8001b84:	2302      	movs	r3, #2
 8001b86:	e209      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d007      	beq.n	8001bae <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f042 0201 	orr.w	r2, r2, #1
 8001bac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001bbc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2222      	movs	r2, #34	; 0x22
 8001bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2210      	movs	r2, #16
 8001bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	893a      	ldrh	r2, [r7, #8]
 8001bde:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4a6a      	ldr	r2, [pc, #424]	; (8001d8c <HAL_I2C_Master_Receive+0x258>)
 8001be4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001bf0:	8979      	ldrh	r1, [r7, #10]
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	f000 fb88 	bl	800230c <I2C_MasterRequestRead>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00f      	beq.n	8001c22 <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d105      	bne.n	8001c16 <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e1c2      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e1bc      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
      }
    }

    if(hi2c->XferSize == 0U)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d113      	bne.n	8001c52 <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	623b      	str	r3, [r7, #32]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	623b      	str	r3, [r7, #32]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	623b      	str	r3, [r7, #32]
 8001c3e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	e190      	b.n	8001f74 <HAL_I2C_Master_Receive+0x440>
    }
    else if(hi2c->XferSize == 1U)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d11d      	bne.n	8001c96 <HAL_I2C_Master_Receive+0x162>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c68:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c6a:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	61fb      	str	r3, [r7, #28]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	61fb      	str	r3, [r7, #28]
 8001c80:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001c92:	b662      	cpsie	i
 8001c94:	e16e      	b.n	8001f74 <HAL_I2C_Master_Receive+0x440>

      /* Re-enable IRQs */
      __enable_irq(); 
    }
    else if(hi2c->XferSize == 2U)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d11d      	bne.n	8001cda <HAL_I2C_Master_Receive+0x1a6>
    {
      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001cae:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	61bb      	str	r3, [r7, #24]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	61bb      	str	r3, [r7, #24]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	61bb      	str	r3, [r7, #24]
 8001cc4:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cd4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001cd6:	b662      	cpsie	i
 8001cd8:	e14c      	b.n	8001f74 <HAL_I2C_Master_Receive+0x440>
      __enable_irq(); 
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001ce8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	695b      	ldr	r3, [r3, #20]
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8001d00:	e138      	b.n	8001f74 <HAL_I2C_Master_Receive+0x440>
    {
      if(hi2c->XferSize <= 3U)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	f200 80ef 	bhi.w	8001eea <HAL_I2C_Master_Receive+0x3b6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d127      	bne.n	8001d64 <HAL_I2C_Master_Receive+0x230>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001d14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d16:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f000 fcf8 	bl	800270e <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d007      	beq.n	8001d34 <HAL_I2C_Master_Receive+0x200>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d28:	2b20      	cmp	r3, #32
 8001d2a:	d101      	bne.n	8001d30 <HAL_I2C_Master_Receive+0x1fc>
            {
              return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e135      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
            }
            else
            {
              return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e133      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6918      	ldr	r0, [r3, #16]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3e:	1c59      	adds	r1, r3, #1
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	6251      	str	r1, [r2, #36]	; 0x24
 8001d44:	b2c2      	uxtb	r2, r0
 8001d46:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001d62:	e107      	b.n	8001f74 <HAL_I2C_Master_Receive+0x440>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d14c      	bne.n	8001e06 <HAL_I2C_Master_Receive+0x2d2>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d72:	2200      	movs	r2, #0
 8001d74:	4906      	ldr	r1, [pc, #24]	; (8001d90 <HAL_I2C_Master_Receive+0x25c>)
 8001d76:	68f8      	ldr	r0, [r7, #12]
 8001d78:	f000 fb90 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d008      	beq.n	8001d94 <HAL_I2C_Master_Receive+0x260>
          {
            return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e10a      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
 8001d86:	bf00      	nop
 8001d88:	00100002 	.word	0x00100002
 8001d8c:	ffff0000 	.word	0xffff0000
 8001d90:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001d94:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
           __disable_irq();

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001da4:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6918      	ldr	r0, [r3, #16]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db0:	1c59      	adds	r1, r3, #1
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	6251      	str	r1, [r2, #36]	; 0x24
 8001db6:	b2c2      	uxtb	r2, r0
 8001db8:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001dd4:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	6918      	ldr	r0, [r3, #16]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de0:	1c59      	adds	r1, r3, #1
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	6251      	str	r1, [r2, #36]	; 0x24
 8001de6:	b2c2      	uxtb	r2, r0
 8001de8:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dee:	3b01      	subs	r3, #1
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001e04:	e0b6      	b.n	8001f74 <HAL_I2C_Master_Receive+0x440>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	4965      	ldr	r1, [pc, #404]	; (8001fa4 <HAL_I2C_Master_Receive+0x470>)
 8001e10:	68f8      	ldr	r0, [r7, #12]
 8001e12:	f000 fb43 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <HAL_I2C_Master_Receive+0x2ec>
          {
            return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e0bd      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e2e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e30:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	6918      	ldr	r0, [r3, #16]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3c:	1c59      	adds	r1, r3, #1
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	6251      	str	r1, [r2, #36]	; 0x24
 8001e42:	b2c2      	uxtb	r2, r0
 8001e44:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e66:	2200      	movs	r2, #0
 8001e68:	494e      	ldr	r1, [pc, #312]	; (8001fa4 <HAL_I2C_Master_Receive+0x470>)
 8001e6a:	68f8      	ldr	r0, [r7, #12]
 8001e6c:	f000 fb16 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <HAL_I2C_Master_Receive+0x346>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e090      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e88:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6918      	ldr	r0, [r3, #16]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e94:	1c59      	adds	r1, r3, #1
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	6251      	str	r1, [r2, #36]	; 0x24
 8001e9a:	b2c2      	uxtb	r2, r0
 8001e9c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001eb8:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq(); 

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6918      	ldr	r0, [r3, #16]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec4:	1c59      	adds	r1, r3, #1
 8001ec6:	68fa      	ldr	r2, [r7, #12]
 8001ec8:	6251      	str	r1, [r2, #36]	; 0x24
 8001eca:	b2c2      	uxtb	r2, r0
 8001ecc:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001ee8:	e044      	b.n	8001f74 <HAL_I2C_Master_Receive+0x440>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001eea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	f000 fc0d 	bl	800270e <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d007      	beq.n	8001f0a <HAL_I2C_Master_Receive+0x3d6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	2b20      	cmp	r3, #32
 8001f00:	d101      	bne.n	8001f06 <HAL_I2C_Master_Receive+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e04a      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
          }
          else
          {
            return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e048      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	6918      	ldr	r0, [r3, #16]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f14:	1c59      	adds	r1, r3, #1
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	6251      	str	r1, [r2, #36]	; 0x24
 8001f1a:	b2c2      	uxtb	r2, r0
 8001f1c:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f22:	3b01      	subs	r3, #1
 8001f24:	b29a      	uxth	r2, r3
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	3b01      	subs	r3, #1
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	2b04      	cmp	r3, #4
 8001f44:	d116      	bne.n	8001f74 <HAL_I2C_Master_Receive+0x440>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6918      	ldr	r0, [r3, #16]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f50:	1c59      	adds	r1, r3, #1
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	6251      	str	r1, [r2, #36]	; 0x24
 8001f56:	b2c2      	uxtb	r2, r0
 8001f58:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	f47f aec2 	bne.w	8001d02 <HAL_I2C_Master_Receive+0x1ce>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2220      	movs	r2, #32
 8001f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001f96:	2300      	movs	r3, #0
 8001f98:	e000      	b.n	8001f9c <HAL_I2C_Master_Receive+0x468>
  }
  else
  {
    return HAL_BUSY;
 8001f9a:	2302      	movs	r3, #2
  }
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3728      	adds	r7, #40	; 0x28
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	00010004 	.word	0x00010004

08001fa8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08c      	sub	sp, #48	; 0x30
 8001fac:	af02      	add	r7, sp, #8
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	607a      	str	r2, [r7, #4]
 8001fb2:	603b      	str	r3, [r7, #0]
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = 0U, tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, I2C_Trials = 1U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	623b      	str	r3, [r7, #32]
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61fb      	str	r3, [r7, #28]
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	61bb      	str	r3, [r7, #24]
 8001fc8:	2301      	movs	r3, #1
 8001fca:	617b      	str	r3, [r7, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fcc:	f7ff f916 	bl	80011fc <HAL_GetTick>
 8001fd0:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	2b20      	cmp	r3, #32
 8001fdc:	f040 810b 	bne.w	80021f6 <HAL_I2C_IsDeviceReady+0x24e>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	9300      	str	r3, [sp, #0]
 8001fe4:	2319      	movs	r3, #25
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	4985      	ldr	r1, [pc, #532]	; (8002200 <HAL_I2C_IsDeviceReady+0x258>)
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f000 fa56 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_I2C_IsDeviceReady+0x52>
    {
      return HAL_BUSY;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	e0fe      	b.n	80021f8 <HAL_I2C_IsDeviceReady+0x250>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002000:	2b01      	cmp	r3, #1
 8002002:	d101      	bne.n	8002008 <HAL_I2C_IsDeviceReady+0x60>
 8002004:	2302      	movs	r3, #2
 8002006:	e0f7      	b.n	80021f8 <HAL_I2C_IsDeviceReady+0x250>
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2201      	movs	r2, #1
 800200c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	2b01      	cmp	r3, #1
 800201c:	d007      	beq.n	800202e <HAL_I2C_IsDeviceReady+0x86>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f042 0201 	orr.w	r2, r2, #1
 800202c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800203c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2224      	movs	r2, #36	; 0x24
 8002042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2200      	movs	r2, #0
 800204a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4a6d      	ldr	r2, [pc, #436]	; (8002204 <HAL_I2C_IsDeviceReady+0x25c>)
 8002050:	62da      	str	r2, [r3, #44]	; 0x2c
    
    do
    {
      /* Generate Start */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002060:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	2200      	movs	r2, #0
 800206a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f000 fa14 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_I2C_IsDeviceReady+0xd6>
      {
        return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e0bc      	b.n	80021f8 <HAL_I2C_IsDeviceReady+0x250>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800207e:	897b      	ldrh	r3, [r7, #10]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	461a      	mov	r2, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800208c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800208e:	f7ff f8b5 	bl	80011fc <HAL_GetTick>
 8002092:	6278      	str	r0, [r7, #36]	; 0x24

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b02      	cmp	r3, #2
 80020a0:	bf0c      	ite	eq
 80020a2:	2301      	moveq	r3, #1
 80020a4:	2300      	movne	r3, #0
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	623b      	str	r3, [r7, #32]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020b8:	bf0c      	ite	eq
 80020ba:	2301      	moveq	r3, #1
 80020bc:	2300      	movne	r3, #0
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	61fb      	str	r3, [r7, #28]
      tmp3 = hi2c->State;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	61bb      	str	r3, [r7, #24]
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 80020cc:	e02a      	b.n	8002124 <HAL_I2C_IsDeviceReady+0x17c>
      {
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d007      	beq.n	80020e4 <HAL_I2C_IsDeviceReady+0x13c>
 80020d4:	f7ff f892 	bl	80011fc <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d203      	bcs.n	80020ec <HAL_I2C_IsDeviceReady+0x144>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	22a0      	movs	r2, #160	; 0xa0
 80020e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	bf0c      	ite	eq
 80020fa:	2301      	moveq	r3, #1
 80020fc:	2300      	movne	r3, #0
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	623b      	str	r3, [r7, #32]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	695b      	ldr	r3, [r3, #20]
 8002108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800210c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002110:	bf0c      	ite	eq
 8002112:	2301      	moveq	r3, #1
 8002114:	2300      	movne	r3, #0
 8002116:	b2db      	uxtb	r3, r3
 8002118:	61fb      	str	r3, [r7, #28]
        tmp3 = hi2c->State;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002120:	b2db      	uxtb	r3, r3
 8002122:	61bb      	str	r3, [r7, #24]
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 8002124:	6a3b      	ldr	r3, [r7, #32]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d105      	bne.n	8002136 <HAL_I2C_IsDeviceReady+0x18e>
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d102      	bne.n	8002136 <HAL_I2C_IsDeviceReady+0x18e>
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	2ba0      	cmp	r3, #160	; 0xa0
 8002134:	d1cb      	bne.n	80020ce <HAL_I2C_IsDeviceReady+0x126>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2220      	movs	r2, #32
 800213a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	f003 0302 	and.w	r3, r3, #2
 8002148:	2b02      	cmp	r3, #2
 800214a:	d129      	bne.n	80021a0 <HAL_I2C_IsDeviceReady+0x1f8>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800215a:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800215c:	2300      	movs	r3, #0
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	613b      	str	r3, [r7, #16]
 8002170:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	2319      	movs	r3, #25
 8002178:	2201      	movs	r2, #1
 800217a:	4921      	ldr	r1, [pc, #132]	; (8002200 <HAL_I2C_IsDeviceReady+0x258>)
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f000 f98d 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <HAL_I2C_IsDeviceReady+0x1e4>
        {
          return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e035      	b.n	80021f8 <HAL_I2C_IsDeviceReady+0x250>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2220      	movs	r2, #32
 8002190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	e02b      	b.n	80021f8 <HAL_I2C_IsDeviceReady+0x250>
      }
      else
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ae:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80021b8:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	2319      	movs	r3, #25
 80021c0:	2201      	movs	r2, #1
 80021c2:	490f      	ldr	r1, [pc, #60]	; (8002200 <HAL_I2C_IsDeviceReady+0x258>)
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f000 f969 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <HAL_I2C_IsDeviceReady+0x22c>
        {
          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e011      	b.n	80021f8 <HAL_I2C_IsDeviceReady+0x250>
        }
      }
    }while(I2C_Trials++ < Trials);
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	617a      	str	r2, [r7, #20]
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	429a      	cmp	r2, r3
 80021de:	f63f af38 	bhi.w	8002052 <HAL_I2C_IsDeviceReady+0xaa>

    hi2c->State = HAL_I2C_STATE_READY;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2220      	movs	r2, #32
 80021e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e000      	b.n	80021f8 <HAL_I2C_IsDeviceReady+0x250>
  }
  else
  {
    return HAL_BUSY;
 80021f6:	2302      	movs	r3, #2
  }
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3728      	adds	r7, #40	; 0x28
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	00100002 	.word	0x00100002
 8002204:	ffff0000 	.word	0xffff0000

08002208 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b088      	sub	sp, #32
 800220c:	af02      	add	r7, sp, #8
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	603b      	str	r3, [r7, #0]
 8002214:	460b      	mov	r3, r1
 8002216:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800221c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	2b04      	cmp	r3, #4
 8002222:	d006      	beq.n	8002232 <I2C_MasterRequestWrite+0x2a>
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d003      	beq.n	8002232 <I2C_MasterRequestWrite+0x2a>
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002230:	d108      	bne.n	8002244 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002240:	601a      	str	r2, [r3, #0]
 8002242:	e00b      	b.n	800225c <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	2b12      	cmp	r3, #18
 800224a:	d107      	bne.n	800225c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800225a:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002268:	68f8      	ldr	r0, [r7, #12]
 800226a:	f000 f917 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e041      	b.n	80022fc <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002280:	d108      	bne.n	8002294 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002282:	897b      	ldrh	r3, [r7, #10]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	461a      	mov	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002290:	611a      	str	r2, [r3, #16]
 8002292:	e021      	b.n	80022d8 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002294:	897b      	ldrh	r3, [r7, #10]
 8002296:	11db      	asrs	r3, r3, #7
 8002298:	b2db      	uxtb	r3, r3
 800229a:	f003 0306 	and.w	r3, r3, #6
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	f063 030f 	orn	r3, r3, #15
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	4914      	ldr	r1, [pc, #80]	; (8002304 <I2C_MasterRequestWrite+0xfc>)
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 f943 	bl	800253e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d007      	beq.n	80022ce <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	d101      	bne.n	80022ca <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e018      	b.n	80022fc <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e016      	b.n	80022fc <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80022ce:	897b      	ldrh	r3, [r7, #10]
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	490a      	ldr	r1, [pc, #40]	; (8002308 <I2C_MasterRequestWrite+0x100>)
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 f92d 	bl	800253e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d007      	beq.n	80022fa <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	2b04      	cmp	r3, #4
 80022f0:	d101      	bne.n	80022f6 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e002      	b.n	80022fc <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e000      	b.n	80022fc <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3718      	adds	r7, #24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	00010008 	.word	0x00010008
 8002308:	00010002 	.word	0x00010002

0800230c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af02      	add	r7, sp, #8
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	607a      	str	r2, [r7, #4]
 8002316:	603b      	str	r3, [r7, #0]
 8002318:	460b      	mov	r3, r1
 800231a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002320:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002330:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	2b04      	cmp	r3, #4
 8002336:	d006      	beq.n	8002346 <I2C_MasterRequestRead+0x3a>
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d003      	beq.n	8002346 <I2C_MasterRequestRead+0x3a>
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002344:	d108      	bne.n	8002358 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	e00b      	b.n	8002370 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235c:	2b11      	cmp	r3, #17
 800235e:	d107      	bne.n	8002370 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800236e:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 f88d 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e07f      	b.n	800248c <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002394:	d108      	bne.n	80023a8 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002396:	897b      	ldrh	r3, [r7, #10]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	f043 0301 	orr.w	r3, r3, #1
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	611a      	str	r2, [r3, #16]
 80023a6:	e05f      	b.n	8002468 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80023a8:	897b      	ldrh	r3, [r7, #10]
 80023aa:	11db      	asrs	r3, r3, #7
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	f003 0306 	and.w	r3, r3, #6
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	f063 030f 	orn	r3, r3, #15
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	4933      	ldr	r1, [pc, #204]	; (8002494 <I2C_MasterRequestRead+0x188>)
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f000 f8b9 	bl	800253e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d007      	beq.n	80023e2 <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	d101      	bne.n	80023de <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e056      	b.n	800248c <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e054      	b.n	800248c <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80023e2:	897b      	ldrh	r3, [r7, #10]
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	4929      	ldr	r1, [pc, #164]	; (8002498 <I2C_MasterRequestRead+0x18c>)
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 f8a3 	bl	800253e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d007      	beq.n	800240e <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	2b04      	cmp	r3, #4
 8002404:	d101      	bne.n	800240a <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e040      	b.n	800248c <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e03e      	b.n	800248c <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800240e:	2300      	movs	r3, #0
 8002410:	613b      	str	r3, [r7, #16]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	695b      	ldr	r3, [r3, #20]
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	613b      	str	r3, [r7, #16]
 8002422:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002432:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	9300      	str	r3, [sp, #0]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f000 f82b 	bl	800249c <I2C_WaitOnFlagUntilTimeout>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e01d      	b.n	800248c <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002450:	897b      	ldrh	r3, [r7, #10]
 8002452:	11db      	asrs	r3, r3, #7
 8002454:	b2db      	uxtb	r3, r3
 8002456:	f003 0306 	and.w	r3, r3, #6
 800245a:	b2db      	uxtb	r3, r3
 800245c:	f063 030e 	orn	r3, r3, #14
 8002460:	b2da      	uxtb	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	490a      	ldr	r1, [pc, #40]	; (8002498 <I2C_MasterRequestRead+0x18c>)
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f000 f865 	bl	800253e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d007      	beq.n	800248a <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	2b04      	cmp	r3, #4
 8002480:	d101      	bne.n	8002486 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e002      	b.n	800248c <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e000      	b.n	800248c <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3718      	adds	r7, #24
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	00010008 	.word	0x00010008
 8002498:	00010002 	.word	0x00010002

0800249c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	603b      	str	r3, [r7, #0]
 80024a8:	4613      	mov	r3, r2
 80024aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80024ac:	e01f      	b.n	80024ee <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b4:	d01b      	beq.n	80024ee <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d007      	beq.n	80024cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80024bc:	f7fe fe9e 	bl	80011fc <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d210      	bcs.n	80024ee <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2220      	movs	r2, #32
 80024d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2200      	movs	r2, #0
 80024de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e023      	b.n	8002536 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	0c1b      	lsrs	r3, r3, #16
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d10d      	bne.n	8002514 <I2C_WaitOnFlagUntilTimeout+0x78>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	695b      	ldr	r3, [r3, #20]
 80024fe:	43da      	mvns	r2, r3
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	4013      	ands	r3, r2
 8002504:	b29b      	uxth	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	bf0c      	ite	eq
 800250a:	2301      	moveq	r3, #1
 800250c:	2300      	movne	r3, #0
 800250e:	b2db      	uxtb	r3, r3
 8002510:	461a      	mov	r2, r3
 8002512:	e00c      	b.n	800252e <I2C_WaitOnFlagUntilTimeout+0x92>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	43da      	mvns	r2, r3
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	4013      	ands	r3, r2
 8002520:	b29b      	uxth	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	bf0c      	ite	eq
 8002526:	2301      	moveq	r3, #1
 8002528:	2300      	movne	r3, #0
 800252a:	b2db      	uxtb	r3, r3
 800252c:	461a      	mov	r2, r3
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	429a      	cmp	r2, r3
 8002532:	d0bc      	beq.n	80024ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3710      	adds	r7, #16
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b084      	sub	sp, #16
 8002542:	af00      	add	r7, sp, #0
 8002544:	60f8      	str	r0, [r7, #12]
 8002546:	60b9      	str	r1, [r7, #8]
 8002548:	607a      	str	r2, [r7, #4]
 800254a:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800254c:	e040      	b.n	80025d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	695b      	ldr	r3, [r3, #20]
 8002554:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002558:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800255c:	d11c      	bne.n	8002598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800256c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002576:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2204      	movs	r2, #4
 800257c:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2220      	movs	r2, #32
 8002588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e03c      	b.n	8002612 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800259e:	d017      	beq.n	80025d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d007      	beq.n	80025b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 80025a6:	f7fe fe29 	bl	80011fc <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d20c      	bcs.n	80025d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2220      	movs	r2, #32
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e020      	b.n	8002612 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	0c1b      	lsrs	r3, r3, #16
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d10c      	bne.n	80025f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	43da      	mvns	r2, r3
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	4013      	ands	r3, r2
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	bf14      	ite	ne
 80025ec:	2301      	movne	r3, #1
 80025ee:	2300      	moveq	r3, #0
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	e00b      	b.n	800260c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	43da      	mvns	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	4013      	ands	r3, r2
 8002600:	b29b      	uxth	r3, r3
 8002602:	2b00      	cmp	r3, #0
 8002604:	bf14      	ite	ne
 8002606:	2301      	movne	r3, #1
 8002608:	2300      	moveq	r3, #0
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b00      	cmp	r3, #0
 800260e:	d19e      	bne.n	800254e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 800261a:	b580      	push	{r7, lr}
 800261c:	b084      	sub	sp, #16
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002626:	e029      	b.n	800267c <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f000 f8ba 	bl	80027a2 <I2C_IsAcknowledgeFailed>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e029      	b.n	800268c <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800263e:	d01d      	beq.n	800267c <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d007      	beq.n	8002656 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002646:	f7fe fdd9 	bl	80011fc <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	429a      	cmp	r2, r3
 8002654:	d212      	bcs.n	800267c <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	f043 0220 	orr.w	r2, r3, #32
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2220      	movs	r2, #32
 800266c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e007      	b.n	800268c <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002686:	2b80      	cmp	r3, #128	; 0x80
 8002688:	d1ce      	bne.n	8002628 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026a0:	e029      	b.n	80026f6 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 f87d 	bl	80027a2 <I2C_IsAcknowledgeFailed>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e029      	b.n	8002706 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b8:	d01d      	beq.n	80026f6 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d007      	beq.n	80026d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80026c0:	f7fe fd9c 	bl	80011fc <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d212      	bcs.n	80026f6 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	f043 0220 	orr.w	r2, r3, #32
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2220      	movs	r2, #32
 80026e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e007      	b.n	8002706 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	f003 0304 	and.w	r3, r3, #4
 8002700:	2b04      	cmp	r3, #4
 8002702:	d1ce      	bne.n	80026a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 800270e:	b580      	push	{r7, lr}
 8002710:	b084      	sub	sp, #16
 8002712:	af00      	add	r7, sp, #0
 8002714:	60f8      	str	r0, [r7, #12]
 8002716:	60b9      	str	r1, [r7, #8]
 8002718:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800271a:	e036      	b.n	800278a <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	2b10      	cmp	r3, #16
 8002728:	d114      	bne.n	8002754 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f06f 0210 	mvn.w	r2, #16
 8002732:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2200      	movs	r2, #0
 8002738:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2200      	movs	r2, #0
 800273e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2220      	movs	r2, #32
 8002744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e022      	b.n	800279a <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d007      	beq.n	800276a <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 800275a:	f7fe fd4f 	bl	80011fc <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	68ba      	ldr	r2, [r7, #8]
 8002766:	429a      	cmp	r2, r3
 8002768:	d20f      	bcs.n	800278a <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	f043 0220 	orr.w	r2, r3, #32
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2220      	movs	r2, #32
 800277a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e007      	b.n	800279a <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	695b      	ldr	r3, [r3, #20]
 8002790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002794:	2b40      	cmp	r3, #64	; 0x40
 8002796:	d1c1      	bne.n	800271c <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	695b      	ldr	r3, [r3, #20]
 80027b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027b8:	d114      	bne.n	80027e4 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80027c2:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2204      	movs	r2, #4
 80027c8:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2220      	movs	r2, #32
 80027d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e000      	b.n	80027e6 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80027f8:	2300      	movs	r3, #0
 80027fa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 8087 	beq.w	8002918 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800280a:	4b92      	ldr	r3, [pc, #584]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f003 030c 	and.w	r3, r3, #12
 8002812:	2b04      	cmp	r3, #4
 8002814:	d00c      	beq.n	8002830 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002816:	4b8f      	ldr	r3, [pc, #572]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 030c 	and.w	r3, r3, #12
 800281e:	2b08      	cmp	r3, #8
 8002820:	d112      	bne.n	8002848 <HAL_RCC_OscConfig+0x58>
 8002822:	4b8c      	ldr	r3, [pc, #560]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800282a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800282e:	d10b      	bne.n	8002848 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002830:	4b88      	ldr	r3, [pc, #544]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d06c      	beq.n	8002916 <HAL_RCC_OscConfig+0x126>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d168      	bne.n	8002916 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e22d      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002850:	d106      	bne.n	8002860 <HAL_RCC_OscConfig+0x70>
 8002852:	4b80      	ldr	r3, [pc, #512]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a7f      	ldr	r2, [pc, #508]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	e02e      	b.n	80028be <HAL_RCC_OscConfig+0xce>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10c      	bne.n	8002882 <HAL_RCC_OscConfig+0x92>
 8002868:	4b7a      	ldr	r3, [pc, #488]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a79      	ldr	r2, [pc, #484]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800286e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002872:	6013      	str	r3, [r2, #0]
 8002874:	4b77      	ldr	r3, [pc, #476]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a76      	ldr	r2, [pc, #472]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800287a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800287e:	6013      	str	r3, [r2, #0]
 8002880:	e01d      	b.n	80028be <HAL_RCC_OscConfig+0xce>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800288a:	d10c      	bne.n	80028a6 <HAL_RCC_OscConfig+0xb6>
 800288c:	4b71      	ldr	r3, [pc, #452]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a70      	ldr	r2, [pc, #448]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002892:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002896:	6013      	str	r3, [r2, #0]
 8002898:	4b6e      	ldr	r3, [pc, #440]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a6d      	ldr	r2, [pc, #436]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800289e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a2:	6013      	str	r3, [r2, #0]
 80028a4:	e00b      	b.n	80028be <HAL_RCC_OscConfig+0xce>
 80028a6:	4b6b      	ldr	r3, [pc, #428]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a6a      	ldr	r2, [pc, #424]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 80028ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	4b68      	ldr	r3, [pc, #416]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a67      	ldr	r2, [pc, #412]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 80028b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028bc:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d013      	beq.n	80028ee <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c6:	f7fe fc99 	bl	80011fc <HAL_GetTick>
 80028ca:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028cc:	e008      	b.n	80028e0 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028ce:	f7fe fc95 	bl	80011fc <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	2b64      	cmp	r3, #100	; 0x64
 80028da:	d901      	bls.n	80028e0 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e1e1      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e0:	4b5c      	ldr	r3, [pc, #368]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0f0      	beq.n	80028ce <HAL_RCC_OscConfig+0xde>
 80028ec:	e014      	b.n	8002918 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ee:	f7fe fc85 	bl	80011fc <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f4:	e008      	b.n	8002908 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028f6:	f7fe fc81 	bl	80011fc <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b64      	cmp	r3, #100	; 0x64
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e1cd      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002908:	4b52      	ldr	r3, [pc, #328]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1f0      	bne.n	80028f6 <HAL_RCC_OscConfig+0x106>
 8002914:	e000      	b.n	8002918 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002916:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d063      	beq.n	80029ec <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002924:	4b4b      	ldr	r3, [pc, #300]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 030c 	and.w	r3, r3, #12
 800292c:	2b00      	cmp	r3, #0
 800292e:	d00b      	beq.n	8002948 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002930:	4b48      	ldr	r3, [pc, #288]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 030c 	and.w	r3, r3, #12
 8002938:	2b08      	cmp	r3, #8
 800293a:	d11c      	bne.n	8002976 <HAL_RCC_OscConfig+0x186>
 800293c:	4b45      	ldr	r3, [pc, #276]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d116      	bne.n	8002976 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002948:	4b42      	ldr	r3, [pc, #264]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d005      	beq.n	8002960 <HAL_RCC_OscConfig+0x170>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	691b      	ldr	r3, [r3, #16]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d001      	beq.n	8002960 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e1a1      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002960:	4b3c      	ldr	r3, [pc, #240]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	00db      	lsls	r3, r3, #3
 800296e:	4939      	ldr	r1, [pc, #228]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002970:	4313      	orrs	r3, r2
 8002972:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002974:	e03a      	b.n	80029ec <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d020      	beq.n	80029c0 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800297e:	4b36      	ldr	r3, [pc, #216]	; (8002a58 <HAL_RCC_OscConfig+0x268>)
 8002980:	2201      	movs	r2, #1
 8002982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002984:	f7fe fc3a 	bl	80011fc <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800298c:	f7fe fc36 	bl	80011fc <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e182      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299e:	4b2d      	ldr	r3, [pc, #180]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029aa:	4b2a      	ldr	r3, [pc, #168]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	695b      	ldr	r3, [r3, #20]
 80029b6:	00db      	lsls	r3, r3, #3
 80029b8:	4926      	ldr	r1, [pc, #152]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	600b      	str	r3, [r1, #0]
 80029be:	e015      	b.n	80029ec <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029c0:	4b25      	ldr	r3, [pc, #148]	; (8002a58 <HAL_RCC_OscConfig+0x268>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c6:	f7fe fc19 	bl	80011fc <HAL_GetTick>
 80029ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029cc:	e008      	b.n	80029e0 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029ce:	f7fe fc15 	bl	80011fc <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e161      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e0:	4b1c      	ldr	r3, [pc, #112]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1f0      	bne.n	80029ce <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0308 	and.w	r3, r3, #8
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d039      	beq.n	8002a6c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d019      	beq.n	8002a34 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a00:	4b16      	ldr	r3, [pc, #88]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002a02:	2201      	movs	r2, #1
 8002a04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a06:	f7fe fbf9 	bl	80011fc <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a0c:	e008      	b.n	8002a20 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a0e:	f7fe fbf5 	bl	80011fc <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e141      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a20:	4b0c      	ldr	r3, [pc, #48]	; (8002a54 <HAL_RCC_OscConfig+0x264>)
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d0f0      	beq.n	8002a0e <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8002a2c:	2001      	movs	r0, #1
 8002a2e:	f000 fae3 	bl	8002ff8 <RCC_Delay>
 8002a32:	e01b      	b.n	8002a6c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a34:	4b09      	ldr	r3, [pc, #36]	; (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a3a:	f7fe fbdf 	bl	80011fc <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a40:	e00e      	b.n	8002a60 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a42:	f7fe fbdb 	bl	80011fc <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d907      	bls.n	8002a60 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e127      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
 8002a54:	40021000 	.word	0x40021000
 8002a58:	42420000 	.word	0x42420000
 8002a5c:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a60:	4b92      	ldr	r3, [pc, #584]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d1ea      	bne.n	8002a42 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0304 	and.w	r3, r3, #4
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f000 80a6 	beq.w	8002bc6 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a7e:	4b8b      	ldr	r3, [pc, #556]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d10d      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a8a:	4b88      	ldr	r3, [pc, #544]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	4a87      	ldr	r2, [pc, #540]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002a90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a94:	61d3      	str	r3, [r2, #28]
 8002a96:	4b85      	ldr	r3, [pc, #532]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9e:	60fb      	str	r3, [r7, #12]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa6:	4b82      	ldr	r3, [pc, #520]	; (8002cb0 <HAL_RCC_OscConfig+0x4c0>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d118      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ab2:	4b7f      	ldr	r3, [pc, #508]	; (8002cb0 <HAL_RCC_OscConfig+0x4c0>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a7e      	ldr	r2, [pc, #504]	; (8002cb0 <HAL_RCC_OscConfig+0x4c0>)
 8002ab8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002abc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002abe:	f7fe fb9d 	bl	80011fc <HAL_GetTick>
 8002ac2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac4:	e008      	b.n	8002ad8 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ac6:	f7fe fb99 	bl	80011fc <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b64      	cmp	r3, #100	; 0x64
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e0e5      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad8:	4b75      	ldr	r3, [pc, #468]	; (8002cb0 <HAL_RCC_OscConfig+0x4c0>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d0f0      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d106      	bne.n	8002afa <HAL_RCC_OscConfig+0x30a>
 8002aec:	4b6f      	ldr	r3, [pc, #444]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	4a6e      	ldr	r2, [pc, #440]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002af2:	f043 0301 	orr.w	r3, r3, #1
 8002af6:	6213      	str	r3, [r2, #32]
 8002af8:	e02d      	b.n	8002b56 <HAL_RCC_OscConfig+0x366>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10c      	bne.n	8002b1c <HAL_RCC_OscConfig+0x32c>
 8002b02:	4b6a      	ldr	r3, [pc, #424]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	4a69      	ldr	r2, [pc, #420]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b08:	f023 0301 	bic.w	r3, r3, #1
 8002b0c:	6213      	str	r3, [r2, #32]
 8002b0e:	4b67      	ldr	r3, [pc, #412]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	4a66      	ldr	r2, [pc, #408]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b14:	f023 0304 	bic.w	r3, r3, #4
 8002b18:	6213      	str	r3, [r2, #32]
 8002b1a:	e01c      	b.n	8002b56 <HAL_RCC_OscConfig+0x366>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	2b05      	cmp	r3, #5
 8002b22:	d10c      	bne.n	8002b3e <HAL_RCC_OscConfig+0x34e>
 8002b24:	4b61      	ldr	r3, [pc, #388]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	4a60      	ldr	r2, [pc, #384]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b2a:	f043 0304 	orr.w	r3, r3, #4
 8002b2e:	6213      	str	r3, [r2, #32]
 8002b30:	4b5e      	ldr	r3, [pc, #376]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b32:	6a1b      	ldr	r3, [r3, #32]
 8002b34:	4a5d      	ldr	r2, [pc, #372]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b36:	f043 0301 	orr.w	r3, r3, #1
 8002b3a:	6213      	str	r3, [r2, #32]
 8002b3c:	e00b      	b.n	8002b56 <HAL_RCC_OscConfig+0x366>
 8002b3e:	4b5b      	ldr	r3, [pc, #364]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	4a5a      	ldr	r2, [pc, #360]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b44:	f023 0301 	bic.w	r3, r3, #1
 8002b48:	6213      	str	r3, [r2, #32]
 8002b4a:	4b58      	ldr	r3, [pc, #352]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	4a57      	ldr	r2, [pc, #348]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b50:	f023 0304 	bic.w	r3, r3, #4
 8002b54:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d015      	beq.n	8002b8a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b5e:	f7fe fb4d 	bl	80011fc <HAL_GetTick>
 8002b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b64:	e00a      	b.n	8002b7c <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b66:	f7fe fb49 	bl	80011fc <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e093      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b7c:	4b4b      	ldr	r3, [pc, #300]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d0ee      	beq.n	8002b66 <HAL_RCC_OscConfig+0x376>
 8002b88:	e014      	b.n	8002bb4 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b8a:	f7fe fb37 	bl	80011fc <HAL_GetTick>
 8002b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b90:	e00a      	b.n	8002ba8 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b92:	f7fe fb33 	bl	80011fc <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e07d      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ba8:	4b40      	ldr	r3, [pc, #256]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1ee      	bne.n	8002b92 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bb4:	7dfb      	ldrb	r3, [r7, #23]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d105      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bba:	4b3c      	ldr	r3, [pc, #240]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	4a3b      	ldr	r2, [pc, #236]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002bc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bc4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	69db      	ldr	r3, [r3, #28]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d069      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bce:	4b37      	ldr	r3, [pc, #220]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d061      	beq.n	8002c9e <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d146      	bne.n	8002c70 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be2:	4b34      	ldr	r3, [pc, #208]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be8:	f7fe fb08 	bl	80011fc <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bf0:	f7fe fb04 	bl	80011fc <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e050      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c02:	4b2a      	ldr	r3, [pc, #168]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c16:	d108      	bne.n	8002c2a <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c18:	4b24      	ldr	r3, [pc, #144]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	4921      	ldr	r1, [pc, #132]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c2a:	4b20      	ldr	r3, [pc, #128]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a19      	ldr	r1, [r3, #32]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3a:	430b      	orrs	r3, r1
 8002c3c:	491b      	ldr	r1, [pc, #108]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c42:	4b1c      	ldr	r3, [pc, #112]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c44:	2201      	movs	r2, #1
 8002c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c48:	f7fe fad8 	bl	80011fc <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c50:	f7fe fad4 	bl	80011fc <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e020      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c62:	4b12      	ldr	r3, [pc, #72]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0f0      	beq.n	8002c50 <HAL_RCC_OscConfig+0x460>
 8002c6e:	e018      	b.n	8002ca2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c70:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c76:	f7fe fac1 	bl	80011fc <HAL_GetTick>
 8002c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c7e:	f7fe fabd 	bl	80011fc <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e009      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c90:	4b06      	ldr	r3, [pc, #24]	; (8002cac <HAL_RCC_OscConfig+0x4bc>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1f0      	bne.n	8002c7e <HAL_RCC_OscConfig+0x48e>
 8002c9c:	e001      	b.n	8002ca2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e000      	b.n	8002ca4 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	40007000 	.word	0x40007000
 8002cb4:	42420060 	.word	0x42420060

08002cb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002cc6:	4b7e      	ldr	r3, [pc, #504]	; (8002ec0 <HAL_RCC_ClockConfig+0x208>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d910      	bls.n	8002cf6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cd4:	4b7a      	ldr	r3, [pc, #488]	; (8002ec0 <HAL_RCC_ClockConfig+0x208>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f023 0207 	bic.w	r2, r3, #7
 8002cdc:	4978      	ldr	r1, [pc, #480]	; (8002ec0 <HAL_RCC_ClockConfig+0x208>)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ce4:	4b76      	ldr	r3, [pc, #472]	; (8002ec0 <HAL_RCC_ClockConfig+0x208>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0307 	and.w	r3, r3, #7
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d001      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e0e0      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d020      	beq.n	8002d44 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d005      	beq.n	8002d1a <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d0e:	4b6d      	ldr	r3, [pc, #436]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	4a6c      	ldr	r2, [pc, #432]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d14:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d18:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0308 	and.w	r3, r3, #8
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d005      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d26:	4b67      	ldr	r3, [pc, #412]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	4a66      	ldr	r2, [pc, #408]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d2c:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d30:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d32:	4b64      	ldr	r3, [pc, #400]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	4961      	ldr	r1, [pc, #388]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d06a      	beq.n	8002e26 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d107      	bne.n	8002d68 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d58:	4b5a      	ldr	r3, [pc, #360]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d115      	bne.n	8002d90 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e0a7      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d107      	bne.n	8002d80 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d70:	4b54      	ldr	r3, [pc, #336]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d109      	bne.n	8002d90 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e09b      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d80:	4b50      	ldr	r3, [pc, #320]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d101      	bne.n	8002d90 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e093      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d90:	4b4c      	ldr	r3, [pc, #304]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f023 0203 	bic.w	r2, r3, #3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	4949      	ldr	r1, [pc, #292]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002da2:	f7fe fa2b 	bl	80011fc <HAL_GetTick>
 8002da6:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d112      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002db0:	e00a      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002db2:	f7fe fa23 	bl	80011fc <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e077      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dc8:	4b3e      	ldr	r3, [pc, #248]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 030c 	and.w	r3, r3, #12
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d1ee      	bne.n	8002db2 <HAL_RCC_ClockConfig+0xfa>
 8002dd4:	e027      	b.n	8002e26 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d11d      	bne.n	8002e1a <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dde:	e00a      	b.n	8002df6 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002de0:	f7fe fa0c 	bl	80011fc <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e060      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002df6:	4b33      	ldr	r3, [pc, #204]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f003 030c 	and.w	r3, r3, #12
 8002dfe:	2b08      	cmp	r3, #8
 8002e00:	d1ee      	bne.n	8002de0 <HAL_RCC_ClockConfig+0x128>
 8002e02:	e010      	b.n	8002e26 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e04:	f7fe f9fa 	bl	80011fc <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e04e      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e1a:	4b2a      	ldr	r3, [pc, #168]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f003 030c 	and.w	r3, r3, #12
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d1ee      	bne.n	8002e04 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002e26:	4b26      	ldr	r3, [pc, #152]	; (8002ec0 <HAL_RCC_ClockConfig+0x208>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0307 	and.w	r3, r3, #7
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d210      	bcs.n	8002e56 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e34:	4b22      	ldr	r3, [pc, #136]	; (8002ec0 <HAL_RCC_ClockConfig+0x208>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f023 0207 	bic.w	r2, r3, #7
 8002e3c:	4920      	ldr	r1, [pc, #128]	; (8002ec0 <HAL_RCC_ClockConfig+0x208>)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e44:	4b1e      	ldr	r3, [pc, #120]	; (8002ec0 <HAL_RCC_ClockConfig+0x208>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d001      	beq.n	8002e56 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e030      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d008      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e62:	4b18      	ldr	r3, [pc, #96]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	4915      	ldr	r1, [pc, #84]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0308 	and.w	r3, r3, #8
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d009      	beq.n	8002e94 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e80:	4b10      	ldr	r3, [pc, #64]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	490d      	ldr	r1, [pc, #52]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e94:	f000 f81c 	bl	8002ed0 <HAL_RCC_GetSysClockFreq>
 8002e98:	4601      	mov	r1, r0
 8002e9a:	4b0a      	ldr	r3, [pc, #40]	; (8002ec4 <HAL_RCC_ClockConfig+0x20c>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	091b      	lsrs	r3, r3, #4
 8002ea0:	f003 030f 	and.w	r3, r3, #15
 8002ea4:	4a08      	ldr	r2, [pc, #32]	; (8002ec8 <HAL_RCC_ClockConfig+0x210>)
 8002ea6:	5cd3      	ldrb	r3, [r2, r3]
 8002ea8:	fa21 f303 	lsr.w	r3, r1, r3
 8002eac:	4a07      	ldr	r2, [pc, #28]	; (8002ecc <HAL_RCC_ClockConfig+0x214>)
 8002eae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002eb0:	2000      	movs	r0, #0
 8002eb2:	f7fe f961 	bl	8001178 <HAL_InitTick>
  
  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	40022000 	.word	0x40022000
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	08005d40 	.word	0x08005d40
 8002ecc:	2000000c 	.word	0x2000000c

08002ed0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ed0:	b490      	push	{r4, r7}
 8002ed2:	b08a      	sub	sp, #40	; 0x28
 8002ed4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002ed6:	4b2a      	ldr	r3, [pc, #168]	; (8002f80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002ed8:	1d3c      	adds	r4, r7, #4
 8002eda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002edc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002ee0:	4b28      	ldr	r3, [pc, #160]	; (8002f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002ee2:	881b      	ldrh	r3, [r3, #0]
 8002ee4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61fb      	str	r3, [r7, #28]
 8002eea:	2300      	movs	r3, #0
 8002eec:	61bb      	str	r3, [r7, #24]
 8002eee:	2300      	movs	r3, #0
 8002ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002efa:	4b23      	ldr	r3, [pc, #140]	; (8002f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	f003 030c 	and.w	r3, r3, #12
 8002f06:	2b04      	cmp	r3, #4
 8002f08:	d002      	beq.n	8002f10 <HAL_RCC_GetSysClockFreq+0x40>
 8002f0a:	2b08      	cmp	r3, #8
 8002f0c:	d003      	beq.n	8002f16 <HAL_RCC_GetSysClockFreq+0x46>
 8002f0e:	e02d      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f10:	4b1e      	ldr	r3, [pc, #120]	; (8002f8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f12:	623b      	str	r3, [r7, #32]
      break;
 8002f14:	e02d      	b.n	8002f72 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	0c9b      	lsrs	r3, r3, #18
 8002f1a:	f003 030f 	and.w	r3, r3, #15
 8002f1e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002f22:	4413      	add	r3, r2
 8002f24:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002f28:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d013      	beq.n	8002f5c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f34:	4b14      	ldr	r3, [pc, #80]	; (8002f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	0c5b      	lsrs	r3, r3, #17
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002f42:	4413      	add	r3, r2
 8002f44:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002f48:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	4a0f      	ldr	r2, [pc, #60]	; (8002f8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f4e:	fb02 f203 	mul.w	r2, r2, r3
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f58:	627b      	str	r3, [r7, #36]	; 0x24
 8002f5a:	e004      	b.n	8002f66 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	4a0c      	ldr	r2, [pc, #48]	; (8002f90 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f60:	fb02 f303 	mul.w	r3, r2, r3
 8002f64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f68:	623b      	str	r3, [r7, #32]
      break;
 8002f6a:	e002      	b.n	8002f72 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f6c:	4b07      	ldr	r3, [pc, #28]	; (8002f8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f6e:	623b      	str	r3, [r7, #32]
      break;
 8002f70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f72:	6a3b      	ldr	r3, [r7, #32]
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3728      	adds	r7, #40	; 0x28
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bc90      	pop	{r4, r7}
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	08005cb0 	.word	0x08005cb0
 8002f84:	08005cc0 	.word	0x08005cc0
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	007a1200 	.word	0x007a1200
 8002f90:	003d0900 	.word	0x003d0900

08002f94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f98:	4b02      	ldr	r3, [pc, #8]	; (8002fa4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr
 8002fa4:	2000000c 	.word	0x2000000c

08002fa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fac:	f7ff fff2 	bl	8002f94 <HAL_RCC_GetHCLKFreq>
 8002fb0:	4601      	mov	r1, r0
 8002fb2:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	0a1b      	lsrs	r3, r3, #8
 8002fb8:	f003 0307 	and.w	r3, r3, #7
 8002fbc:	4a03      	ldr	r2, [pc, #12]	; (8002fcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fbe:	5cd3      	ldrb	r3, [r2, r3]
 8002fc0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	08005d50 	.word	0x08005d50

08002fd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fd4:	f7ff ffde 	bl	8002f94 <HAL_RCC_GetHCLKFreq>
 8002fd8:	4601      	mov	r1, r0
 8002fda:	4b05      	ldr	r3, [pc, #20]	; (8002ff0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	0adb      	lsrs	r3, r3, #11
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	4a03      	ldr	r2, [pc, #12]	; (8002ff4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fe6:	5cd3      	ldrb	r3, [r2, r3]
 8002fe8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002fec:	4618      	mov	r0, r3
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	08005d50 	.word	0x08005d50

08002ff8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b085      	sub	sp, #20
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003000:	4b0a      	ldr	r3, [pc, #40]	; (800302c <RCC_Delay+0x34>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a0a      	ldr	r2, [pc, #40]	; (8003030 <RCC_Delay+0x38>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	0a5b      	lsrs	r3, r3, #9
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	fb02 f303 	mul.w	r3, r2, r3
 8003012:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003014:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	1e5a      	subs	r2, r3, #1
 800301a:	60fa      	str	r2, [r7, #12]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1f9      	bne.n	8003014 <RCC_Delay+0x1c>
}
 8003020:	bf00      	nop
 8003022:	3714      	adds	r7, #20
 8003024:	46bd      	mov	sp, r7
 8003026:	bc80      	pop	{r7}
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	2000000c 	.word	0x2000000c
 8003030:	10624dd3 	.word	0x10624dd3

08003034 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e01d      	b.n	8003082 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d106      	bne.n	8003060 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f002 f8ee 	bl	800523c <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	3304      	adds	r3, #4
 8003070:	4619      	mov	r1, r3
 8003072:	4610      	mov	r0, r2
 8003074:	f000 fbda 	bl	800382c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800308a:	b480      	push	{r7}
 800308c:	b083      	sub	sp, #12
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68da      	ldr	r2, [r3, #12]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f042 0201 	orr.w	r2, r2, #1
 80030a0:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 0201 	orr.w	r2, r2, #1
 80030b0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bc80      	pop	{r7}
 80030bc:	4770      	bx	lr

080030be <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d101      	bne.n	80030d0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e01d      	b.n	800310c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d106      	bne.n	80030ea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f002 f8cf 	bl	8005288 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2202      	movs	r2, #2
 80030ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	3304      	adds	r3, #4
 80030fa:	4619      	mov	r1, r3
 80030fc:	4610      	mov	r0, r2
 80030fe:	f000 fb95 	bl	800382c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2201      	movs	r2, #1
 8003124:	6839      	ldr	r1, [r7, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f000 fe2b 	bl	8003d82 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a0b      	ldr	r2, [pc, #44]	; (8003160 <HAL_TIM_PWM_Start+0x4c>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d107      	bne.n	8003146 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003144:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f042 0201 	orr.w	r2, r2, #1
 8003154:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3708      	adds	r7, #8
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	40012c00 	.word	0x40012c00

08003164 <HAL_TIM_Encoder_Init>:
  * @param  htim : TIM Encoder Interface handle
  * @param  sConfig : TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800316e:	2300      	movs	r3, #0
 8003170:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8003172:	2300      	movs	r3, #0
 8003174:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8003176:	2300      	movs	r3, #0
 8003178:	60fb      	str	r3, [r7, #12]

  /* Check the TIM handle allocation */
  if(htim == NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e081      	b.n	8003288 <HAL_TIM_Encoder_Init+0x124>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b00      	cmp	r3, #0
 800318e:	d106      	bne.n	800319e <HAL_TIM_Encoder_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f002 f891 	bl	80052c0 <HAL_TIM_Encoder_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2202      	movs	r2, #2
 80031a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 0207 	bic.w	r2, r2, #7
 80031b4:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	3304      	adds	r3, #4
 80031be:	4619      	mov	r1, r3
 80031c0:	4610      	mov	r0, r2
 80031c2:	f000 fb33 	bl	800382c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	699b      	ldr	r3, [r3, #24]
 80031d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031ee:	f023 0303 	bic.w	r3, r3, #3
 80031f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	689a      	ldr	r2, [r3, #8]
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	021b      	lsls	r3, r3, #8
 80031fe:	4313      	orrs	r3, r2
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	4313      	orrs	r3, r2
 8003204:	613b      	str	r3, [r7, #16]

  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800320c:	f023 030c 	bic.w	r3, r3, #12
 8003210:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003218:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800321c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	68da      	ldr	r2, [r3, #12]
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	021b      	lsls	r3, r3, #8
 8003228:	4313      	orrs	r3, r2
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	011a      	lsls	r2, r3, #4
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	031b      	lsls	r3, r3, #12
 800323c:	4313      	orrs	r3, r2
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	4313      	orrs	r3, r2
 8003242:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800324a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003252:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	4313      	orrs	r3, r2
 8003260:	68fa      	ldr	r2, [r7, #12]
 8003262:	4313      	orrs	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003286:	2300      	movs	r3, #0
}
 8003288:	4618      	mov	r0, r3
 800328a:	3718      	adds	r7, #24
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d122      	bne.n	80032ec <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d11b      	bne.n	80032ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f06f 0202 	mvn.w	r2, #2
 80032bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	f003 0303 	and.w	r3, r3, #3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 fa8e 	bl	80037f4 <HAL_TIM_IC_CaptureCallback>
 80032d8:	e005      	b.n	80032e6 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 fa81 	bl	80037e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f000 fa90 	bl	8003806 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	f003 0304 	and.w	r3, r3, #4
 80032f6:	2b04      	cmp	r3, #4
 80032f8:	d122      	bne.n	8003340 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	2b04      	cmp	r3, #4
 8003306:	d11b      	bne.n	8003340 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f06f 0204 	mvn.w	r2, #4
 8003310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2202      	movs	r2, #2
 8003316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 fa64 	bl	80037f4 <HAL_TIM_IC_CaptureCallback>
 800332c:	e005      	b.n	800333a <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 fa57 	bl	80037e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 fa66 	bl	8003806 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	f003 0308 	and.w	r3, r3, #8
 800334a:	2b08      	cmp	r3, #8
 800334c:	d122      	bne.n	8003394 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	f003 0308 	and.w	r3, r3, #8
 8003358:	2b08      	cmp	r3, #8
 800335a:	d11b      	bne.n	8003394 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f06f 0208 	mvn.w	r2, #8
 8003364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2204      	movs	r2, #4
 800336a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	f003 0303 	and.w	r3, r3, #3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d003      	beq.n	8003382 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 fa3a 	bl	80037f4 <HAL_TIM_IC_CaptureCallback>
 8003380:	e005      	b.n	800338e <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 fa2d 	bl	80037e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f000 fa3c 	bl	8003806 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	f003 0310 	and.w	r3, r3, #16
 800339e:	2b10      	cmp	r3, #16
 80033a0:	d122      	bne.n	80033e8 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	f003 0310 	and.w	r3, r3, #16
 80033ac:	2b10      	cmp	r3, #16
 80033ae:	d11b      	bne.n	80033e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f06f 0210 	mvn.w	r2, #16
 80033b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2208      	movs	r2, #8
 80033be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 fa10 	bl	80037f4 <HAL_TIM_IC_CaptureCallback>
 80033d4:	e005      	b.n	80033e2 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 fa03 	bl	80037e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 fa12 	bl	8003806 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d10e      	bne.n	8003414 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	2b01      	cmp	r3, #1
 8003402:	d107      	bne.n	8003414 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f06f 0201 	mvn.w	r2, #1
 800340c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f001 f8c8 	bl	80045a4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800341e:	2b80      	cmp	r3, #128	; 0x80
 8003420:	d10e      	bne.n	8003440 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800342c:	2b80      	cmp	r3, #128	; 0x80
 800342e:	d107      	bne.n	8003440 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003438:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 fd10 	bl	8003e60 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800344a:	2b40      	cmp	r3, #64	; 0x40
 800344c:	d10e      	bne.n	800346c <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003458:	2b40      	cmp	r3, #64	; 0x40
 800345a:	d107      	bne.n	800346c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003464:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 f9d6 	bl	8003818 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	f003 0320 	and.w	r3, r3, #32
 8003476:	2b20      	cmp	r3, #32
 8003478:	d10e      	bne.n	8003498 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f003 0320 	and.w	r3, r3, #32
 8003484:	2b20      	cmp	r3, #32
 8003486:	d107      	bne.n	8003498 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f06f 0220 	mvn.w	r2, #32
 8003490:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 fcdb 	bl	8003e4e <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8003498:	bf00      	nop
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d101      	bne.n	80034ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80034b6:	2302      	movs	r3, #2
 80034b8:	e0b4      	b.n	8003624 <HAL_TIM_PWM_ConfigChannel+0x184>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2201      	movs	r2, #1
 80034be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2202      	movs	r2, #2
 80034c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2b0c      	cmp	r3, #12
 80034ce:	f200 809f 	bhi.w	8003610 <HAL_TIM_PWM_ConfigChannel+0x170>
 80034d2:	a201      	add	r2, pc, #4	; (adr r2, 80034d8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80034d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d8:	0800350d 	.word	0x0800350d
 80034dc:	08003611 	.word	0x08003611
 80034e0:	08003611 	.word	0x08003611
 80034e4:	08003611 	.word	0x08003611
 80034e8:	0800354d 	.word	0x0800354d
 80034ec:	08003611 	.word	0x08003611
 80034f0:	08003611 	.word	0x08003611
 80034f4:	08003611 	.word	0x08003611
 80034f8:	0800358f 	.word	0x0800358f
 80034fc:	08003611 	.word	0x08003611
 8003500:	08003611 	.word	0x08003611
 8003504:	08003611 	.word	0x08003611
 8003508:	080035cf 	.word	0x080035cf
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68b9      	ldr	r1, [r7, #8]
 8003512:	4618      	mov	r0, r3
 8003514:	f000 f9f0 	bl	80038f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	699a      	ldr	r2, [r3, #24]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0208 	orr.w	r2, r2, #8
 8003526:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	699a      	ldr	r2, [r3, #24]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0204 	bic.w	r2, r2, #4
 8003536:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6999      	ldr	r1, [r3, #24]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	691a      	ldr	r2, [r3, #16]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	619a      	str	r2, [r3, #24]
    }
    break;
 800354a:	e062      	b.n	8003612 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68b9      	ldr	r1, [r7, #8]
 8003552:	4618      	mov	r0, r3
 8003554:	f000 fa3c 	bl	80039d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	699a      	ldr	r2, [r3, #24]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003566:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	699a      	ldr	r2, [r3, #24]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003576:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6999      	ldr	r1, [r3, #24]
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	021a      	lsls	r2, r3, #8
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	430a      	orrs	r2, r1
 800358a:	619a      	str	r2, [r3, #24]
    }
    break;
 800358c:	e041      	b.n	8003612 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68b9      	ldr	r1, [r7, #8]
 8003594:	4618      	mov	r0, r3
 8003596:	f000 fa8b 	bl	8003ab0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	69da      	ldr	r2, [r3, #28]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f042 0208 	orr.w	r2, r2, #8
 80035a8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	69da      	ldr	r2, [r3, #28]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 0204 	bic.w	r2, r2, #4
 80035b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	69d9      	ldr	r1, [r3, #28]
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	691a      	ldr	r2, [r3, #16]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	430a      	orrs	r2, r1
 80035ca:	61da      	str	r2, [r3, #28]
    }
    break;
 80035cc:	e021      	b.n	8003612 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68b9      	ldr	r1, [r7, #8]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f000 fadb 	bl	8003b90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	69da      	ldr	r2, [r3, #28]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035e8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	69da      	ldr	r2, [r3, #28]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	69d9      	ldr	r1, [r3, #28]
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	021a      	lsls	r2, r3, #8
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	430a      	orrs	r2, r1
 800360c:	61da      	str	r2, [r3, #28]
    }
    break;
 800360e:	e000      	b.n	8003612 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8003610:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003636:	2300      	movs	r3, #0
 8003638:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003640:	2b01      	cmp	r3, #1
 8003642:	d101      	bne.n	8003648 <HAL_TIM_ConfigClockSource+0x1c>
 8003644:	2302      	movs	r3, #2
 8003646:	e0c8      	b.n	80037da <HAL_TIM_ConfigClockSource+0x1ae>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2202      	movs	r2, #2
 8003654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003666:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800366e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2b40      	cmp	r3, #64	; 0x40
 800367e:	d077      	beq.n	8003770 <HAL_TIM_ConfigClockSource+0x144>
 8003680:	2b40      	cmp	r3, #64	; 0x40
 8003682:	d80e      	bhi.n	80036a2 <HAL_TIM_ConfigClockSource+0x76>
 8003684:	2b10      	cmp	r3, #16
 8003686:	f000 808a 	beq.w	800379e <HAL_TIM_ConfigClockSource+0x172>
 800368a:	2b10      	cmp	r3, #16
 800368c:	d802      	bhi.n	8003694 <HAL_TIM_ConfigClockSource+0x68>
 800368e:	2b00      	cmp	r3, #0
 8003690:	d07e      	beq.n	8003790 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8003692:	e099      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8003694:	2b20      	cmp	r3, #32
 8003696:	f000 8089 	beq.w	80037ac <HAL_TIM_ConfigClockSource+0x180>
 800369a:	2b30      	cmp	r3, #48	; 0x30
 800369c:	f000 808d 	beq.w	80037ba <HAL_TIM_ConfigClockSource+0x18e>
    break;
 80036a0:	e092      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80036a2:	2b70      	cmp	r3, #112	; 0x70
 80036a4:	d016      	beq.n	80036d4 <HAL_TIM_ConfigClockSource+0xa8>
 80036a6:	2b70      	cmp	r3, #112	; 0x70
 80036a8:	d804      	bhi.n	80036b4 <HAL_TIM_ConfigClockSource+0x88>
 80036aa:	2b50      	cmp	r3, #80	; 0x50
 80036ac:	d040      	beq.n	8003730 <HAL_TIM_ConfigClockSource+0x104>
 80036ae:	2b60      	cmp	r3, #96	; 0x60
 80036b0:	d04e      	beq.n	8003750 <HAL_TIM_ConfigClockSource+0x124>
    break;
 80036b2:	e089      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80036b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b8:	d003      	beq.n	80036c2 <HAL_TIM_ConfigClockSource+0x96>
 80036ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036be:	d024      	beq.n	800370a <HAL_TIM_ConfigClockSource+0xde>
    break;
 80036c0:	e082      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0207 	bic.w	r2, r2, #7
 80036d0:	609a      	str	r2, [r3, #8]
    break;
 80036d2:	e079      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6818      	ldr	r0, [r3, #0]
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	6899      	ldr	r1, [r3, #8]
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	f000 fb2c 	bl	8003d40 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036f6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80036fe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	609a      	str	r2, [r3, #8]
    break;
 8003708:	e05e      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6818      	ldr	r0, [r3, #0]
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	6899      	ldr	r1, [r3, #8]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f000 fb11 	bl	8003d40 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800372c:	609a      	str	r2, [r3, #8]
    break;
 800372e:	e04b      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6818      	ldr	r0, [r3, #0]
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	461a      	mov	r2, r3
 800373e:	f000 fa7b 	bl	8003c38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2150      	movs	r1, #80	; 0x50
 8003748:	4618      	mov	r0, r3
 800374a:	f000 fada 	bl	8003d02 <TIM_ITRx_SetConfig>
    break;
 800374e:	e03b      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6818      	ldr	r0, [r3, #0]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	461a      	mov	r2, r3
 800375e:	f000 fa9d 	bl	8003c9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2160      	movs	r1, #96	; 0x60
 8003768:	4618      	mov	r0, r3
 800376a:	f000 faca 	bl	8003d02 <TIM_ITRx_SetConfig>
    break;
 800376e:	e02b      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6818      	ldr	r0, [r3, #0]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	6859      	ldr	r1, [r3, #4]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	461a      	mov	r2, r3
 800377e:	f000 fa5b 	bl	8003c38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2140      	movs	r1, #64	; 0x40
 8003788:	4618      	mov	r0, r3
 800378a:	f000 faba 	bl	8003d02 <TIM_ITRx_SetConfig>
    break;
 800378e:	e01b      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2100      	movs	r1, #0
 8003796:	4618      	mov	r0, r3
 8003798:	f000 fab3 	bl	8003d02 <TIM_ITRx_SetConfig>
    break;
 800379c:	e014      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2110      	movs	r1, #16
 80037a4:	4618      	mov	r0, r3
 80037a6:	f000 faac 	bl	8003d02 <TIM_ITRx_SetConfig>
    break;
 80037aa:	e00d      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2120      	movs	r1, #32
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 faa5 	bl	8003d02 <TIM_ITRx_SetConfig>
    break;
 80037b8:	e006      	b.n	80037c8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2130      	movs	r1, #48	; 0x30
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 fa9e 	bl	8003d02 <TIM_ITRx_SetConfig>
    break;
 80037c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037e2:	b480      	push	{r7}
 80037e4:	b083      	sub	sp, #12
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bc80      	pop	{r7}
 80037f2:	4770      	bx	lr

080037f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr

08003806 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	bc80      	pop	{r7}
 8003816:	4770      	bx	lr

08003818 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	bc80      	pop	{r7}
 8003828:	4770      	bx	lr
	...

0800382c <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a2a      	ldr	r2, [pc, #168]	; (80038ec <TIM_Base_SetConfig+0xc0>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d00b      	beq.n	8003860 <TIM_Base_SetConfig+0x34>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800384e:	d007      	beq.n	8003860 <TIM_Base_SetConfig+0x34>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a27      	ldr	r2, [pc, #156]	; (80038f0 <TIM_Base_SetConfig+0xc4>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d003      	beq.n	8003860 <TIM_Base_SetConfig+0x34>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a26      	ldr	r2, [pc, #152]	; (80038f4 <TIM_Base_SetConfig+0xc8>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d108      	bne.n	8003872 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	4313      	orrs	r3, r2
 8003870:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a1d      	ldr	r2, [pc, #116]	; (80038ec <TIM_Base_SetConfig+0xc0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d00b      	beq.n	8003892 <TIM_Base_SetConfig+0x66>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003880:	d007      	beq.n	8003892 <TIM_Base_SetConfig+0x66>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a1a      	ldr	r2, [pc, #104]	; (80038f0 <TIM_Base_SetConfig+0xc4>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d003      	beq.n	8003892 <TIM_Base_SetConfig+0x66>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a19      	ldr	r2, [pc, #100]	; (80038f4 <TIM_Base_SetConfig+0xc8>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d108      	bne.n	80038a4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003898:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038aa:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	695b      	ldr	r3, [r3, #20]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a07      	ldr	r2, [pc, #28]	; (80038ec <TIM_Base_SetConfig+0xc0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d103      	bne.n	80038dc <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	691a      	ldr	r2, [r3, #16]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	615a      	str	r2, [r3, #20]
}
 80038e2:	bf00      	nop
 80038e4:	3714      	adds	r7, #20
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bc80      	pop	{r7}
 80038ea:	4770      	bx	lr
 80038ec:	40012c00 	.word	0x40012c00
 80038f0:	40000400 	.word	0x40000400
 80038f4:	40000800 	.word	0x40000800

080038f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b087      	sub	sp, #28
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003902:	2300      	movs	r3, #0
 8003904:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800390a:	2300      	movs	r3, #0
 800390c:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a1b      	ldr	r3, [r3, #32]
 8003912:	f023 0201 	bic.w	r2, r3, #1
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a1b      	ldr	r3, [r3, #32]
 800391e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f023 0303 	bic.w	r3, r3, #3
 800393a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	4313      	orrs	r3, r2
 8003944:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f023 0302 	bic.w	r3, r3, #2
 800394c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	697a      	ldr	r2, [r7, #20]
 8003954:	4313      	orrs	r3, r2
 8003956:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a1c      	ldr	r2, [pc, #112]	; (80039cc <TIM_OC1_SetConfig+0xd4>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d10c      	bne.n	800397a <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	f023 0308 	bic.w	r3, r3, #8
 8003966:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	697a      	ldr	r2, [r7, #20]
 800396e:	4313      	orrs	r3, r2
 8003970:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f023 0304 	bic.w	r3, r3, #4
 8003978:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a13      	ldr	r2, [pc, #76]	; (80039cc <TIM_OC1_SetConfig+0xd4>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d111      	bne.n	80039a6 <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	4313      	orrs	r3, r2
 800399a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685a      	ldr	r2, [r3, #4]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	621a      	str	r2, [r3, #32]
}
 80039c0:	bf00      	nop
 80039c2:	371c      	adds	r7, #28
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bc80      	pop	{r7}
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	40012c00 	.word	0x40012c00

080039d0 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80039da:	2300      	movs	r3, #0
 80039dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80039e2:	2300      	movs	r3, #0
 80039e4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	f023 0210 	bic.w	r2, r3, #16
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	021b      	lsls	r3, r3, #8
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	f023 0320 	bic.w	r3, r3, #32
 8003a26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	011b      	lsls	r3, r3, #4
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a1d      	ldr	r2, [pc, #116]	; (8003aac <TIM_OC2_SetConfig+0xdc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d10d      	bne.n	8003a58 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	011b      	lsls	r3, r3, #4
 8003a4a:	697a      	ldr	r2, [r7, #20]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a56:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a14      	ldr	r2, [pc, #80]	; (8003aac <TIM_OC2_SetConfig+0xdc>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d113      	bne.n	8003a88 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685a      	ldr	r2, [r3, #4]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	621a      	str	r2, [r3, #32]
}
 8003aa2:	bf00      	nop
 8003aa4:	371c      	adds	r7, #28
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bc80      	pop	{r7}
 8003aaa:	4770      	bx	lr
 8003aac:	40012c00 	.word	0x40012c00

08003ab0 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b087      	sub	sp, #28
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003aba:	2300      	movs	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f023 0303 	bic.w	r3, r3, #3
 8003af2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	021b      	lsls	r3, r3, #8
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a1d      	ldr	r2, [pc, #116]	; (8003b8c <TIM_OC3_SetConfig+0xdc>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d10d      	bne.n	8003b36 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	021b      	lsls	r3, r3, #8
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b34:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a14      	ldr	r2, [pc, #80]	; (8003b8c <TIM_OC3_SetConfig+0xdc>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d113      	bne.n	8003b66 <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	011b      	lsls	r3, r3, #4
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	697a      	ldr	r2, [r7, #20]
 8003b7e:	621a      	str	r2, [r3, #32]
}
 8003b80:	bf00      	nop
 8003b82:	371c      	adds	r7, #28
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bc80      	pop	{r7}
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	40012c00 	.word	0x40012c00

08003b90 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b087      	sub	sp, #28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
 8003bb6:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69db      	ldr	r3, [r3, #28]
 8003bc2:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bca:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bd2:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	021b      	lsls	r3, r3, #8
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003be6:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	031b      	lsls	r3, r3, #12
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a0f      	ldr	r2, [pc, #60]	; (8003c34 <TIM_OC4_SetConfig+0xa4>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d109      	bne.n	8003c10 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	019b      	lsls	r3, r3, #6
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	693a      	ldr	r2, [r7, #16]
 8003c1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	621a      	str	r2, [r3, #32]
}
 8003c2a:	bf00      	nop
 8003c2c:	371c      	adds	r7, #28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bc80      	pop	{r7}
 8003c32:	4770      	bx	lr
 8003c34:	40012c00 	.word	0x40012c00

08003c38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b087      	sub	sp, #28
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6a1b      	ldr	r3, [r3, #32]
 8003c50:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	f023 0201 	bic.w	r2, r3, #1
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c6a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	011b      	lsls	r3, r3, #4
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	f023 030a 	bic.w	r3, r3, #10
 8003c7c:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	693a      	ldr	r2, [r7, #16]
 8003c90:	621a      	str	r2, [r3, #32]
}
 8003c92:	bf00      	nop
 8003c94:	371c      	adds	r7, #28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr

08003c9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b087      	sub	sp, #28
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	f023 0210 	bic.w	r2, r3, #16
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003cce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	031b      	lsls	r3, r3, #12
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ce0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	011b      	lsls	r3, r3, #4
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	621a      	str	r2, [r3, #32]
}
 8003cf8:	bf00      	nop
 8003cfa:	371c      	adds	r7, #28
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr

08003d02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8003d02:	b480      	push	{r7}
 8003d04:	b085      	sub	sp, #20
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d1e:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003d20:	887b      	ldrh	r3, [r7, #2]
 8003d22:	f043 0307 	orr.w	r3, r3, #7
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	461a      	mov	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	609a      	str	r2, [r3, #8]
}
 8003d36:	bf00      	nop
 8003d38:	3714      	adds	r7, #20
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bc80      	pop	{r7}
 8003d3e:	4770      	bx	lr

08003d40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b087      	sub	sp, #28
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
 8003d4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	021a      	lsls	r2, r3, #8
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	431a      	orrs	r2, r3
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	697a      	ldr	r2, [r7, #20]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	697a      	ldr	r2, [r7, #20]
 8003d76:	609a      	str	r2, [r3, #8]
}
 8003d78:	bf00      	nop
 8003d7a:	371c      	adds	r7, #28
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bc80      	pop	{r7}
 8003d80:	4770      	bx	lr

08003d82 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b087      	sub	sp, #28
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	60f8      	str	r0, [r7, #12]
 8003d8a:	60b9      	str	r1, [r7, #8]
 8003d8c:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8003d92:	2201      	movs	r2, #1
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6a1a      	ldr	r2, [r3, #32]
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	43db      	mvns	r3, r3
 8003da4:	401a      	ands	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6a1a      	ldr	r2, [r3, #32]
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	fa01 f303 	lsl.w	r3, r1, r3
 8003db6:	431a      	orrs	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	621a      	str	r2, [r3, #32]
}
 8003dbc:	bf00      	nop
 8003dbe:	371c      	adds	r7, #28
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bc80      	pop	{r7}
 8003dc4:	4770      	bx	lr

08003dc6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
 8003dce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d101      	bne.n	8003dde <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	e032      	b.n	8003e44 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2202      	movs	r2, #2
 8003dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003dfc:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6859      	ldr	r1, [r3, #4]
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e1e:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	6899      	ldr	r1, [r3, #8]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bc80      	pop	{r7}
 8003e4c:	4770      	bx	lr

08003e4e <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr

08003e60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bc80      	pop	{r7}
 8003e70:	4770      	bx	lr

08003e72 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b082      	sub	sp, #8
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e03f      	b.n	8003f04 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d106      	bne.n	8003e9e <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f001 fa7f 	bl	800539c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2224      	movs	r2, #36	; 0x24
 8003ea2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003eb4:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 f90c 	bl	80040d4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	691a      	ldr	r2, [r3, #16]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003eca:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	695a      	ldr	r2, [r3, #20]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003eda:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68da      	ldr	r2, [r3, #12]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003eea:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3708      	adds	r7, #8
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b088      	sub	sp, #32
 8003f10:	af02      	add	r7, sp, #8
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	603b      	str	r3, [r7, #0]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b20      	cmp	r3, #32
 8003f2a:	f040 8083 	bne.w	8004034 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <HAL_UART_Transmit+0x2e>
 8003f34:	88fb      	ldrh	r3, [r7, #6]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e07b      	b.n	8004036 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_UART_Transmit+0x40>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e074      	b.n	8004036 <HAL_UART_Transmit+0x12a>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2221      	movs	r2, #33	; 0x21
 8003f5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003f62:	f7fd f94b 	bl	80011fc <HAL_GetTick>
 8003f66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	88fa      	ldrh	r2, [r7, #6]
 8003f6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	88fa      	ldrh	r2, [r7, #6]
 8003f72:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8003f74:	e042      	b.n	8003ffc <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f8c:	d122      	bne.n	8003fd4 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	2200      	movs	r2, #0
 8003f96:	2180      	movs	r1, #128	; 0x80
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f000 f850 	bl	800403e <UART_WaitOnFlagUntilTimeout>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e046      	b.n	8004036 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	881b      	ldrh	r3, [r3, #0]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fba:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d103      	bne.n	8003fcc <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	3302      	adds	r3, #2
 8003fc8:	60bb      	str	r3, [r7, #8]
 8003fca:	e017      	b.n	8003ffc <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	60bb      	str	r3, [r7, #8]
 8003fd2:	e013      	b.n	8003ffc <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	9300      	str	r3, [sp, #0]
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	2180      	movs	r1, #128	; 0x80
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 f82d 	bl	800403e <UART_WaitOnFlagUntilTimeout>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e023      	b.n	8004036 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	1c5a      	adds	r2, r3, #1
 8003ff2:	60ba      	str	r2, [r7, #8]
 8003ff4:	781a      	ldrb	r2, [r3, #0]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004000:	b29b      	uxth	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1b7      	bne.n	8003f76 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2200      	movs	r2, #0
 800400e:	2140      	movs	r1, #64	; 0x40
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 f814 	bl	800403e <UART_WaitOnFlagUntilTimeout>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e00a      	b.n	8004036 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2220      	movs	r2, #32
 8004024:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004030:	2300      	movs	r3, #0
 8004032:	e000      	b.n	8004036 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004034:	2302      	movs	r3, #2
  }
}
 8004036:	4618      	mov	r0, r3
 8004038:	3718      	adds	r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b084      	sub	sp, #16
 8004042:	af00      	add	r7, sp, #0
 8004044:	60f8      	str	r0, [r7, #12]
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	603b      	str	r3, [r7, #0]
 800404a:	4613      	mov	r3, r2
 800404c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800404e:	e02c      	b.n	80040aa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004056:	d028      	beq.n	80040aa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d007      	beq.n	800406e <UART_WaitOnFlagUntilTimeout+0x30>
 800405e:	f7fd f8cd 	bl	80011fc <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	429a      	cmp	r2, r3
 800406c:	d21d      	bcs.n	80040aa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68da      	ldr	r2, [r3, #12]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800407c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	695a      	ldr	r2, [r3, #20]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 0201 	bic.w	r2, r2, #1
 800408c:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2220      	movs	r2, #32
 8004092:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2220      	movs	r2, #32
 800409a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e00f      	b.n	80040ca <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	4013      	ands	r3, r2
 80040b4:	68ba      	ldr	r2, [r7, #8]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	bf0c      	ite	eq
 80040ba:	2301      	moveq	r3, #1
 80040bc:	2300      	movne	r3, #0
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	461a      	mov	r2, r3
 80040c2:	79fb      	ldrb	r3, [r7, #7]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d0c3      	beq.n	8004050 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
	...

080040d4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040d4:	b5b0      	push	{r4, r5, r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80040dc:	2300      	movs	r3, #0
 80040de:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	68da      	ldr	r2, [r3, #12]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	430a      	orrs	r2, r1
 80040f4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	431a      	orrs	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	4313      	orrs	r3, r2
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	4313      	orrs	r3, r2
 800410a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004116:	f023 030c 	bic.w	r3, r3, #12
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	6812      	ldr	r2, [r2, #0]
 800411e:	68f9      	ldr	r1, [r7, #12]
 8004120:	430b      	orrs	r3, r1
 8004122:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	699a      	ldr	r2, [r3, #24]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a6f      	ldr	r2, [pc, #444]	; (80042fc <UART_SetConfig+0x228>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d16b      	bne.n	800421c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004144:	f7fe ff44 	bl	8002fd0 <HAL_RCC_GetPCLK2Freq>
 8004148:	4602      	mov	r2, r0
 800414a:	4613      	mov	r3, r2
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	4413      	add	r3, r2
 8004150:	009a      	lsls	r2, r3, #2
 8004152:	441a      	add	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	fbb2 f3f3 	udiv	r3, r2, r3
 800415e:	4a68      	ldr	r2, [pc, #416]	; (8004300 <UART_SetConfig+0x22c>)
 8004160:	fba2 2303 	umull	r2, r3, r2, r3
 8004164:	095b      	lsrs	r3, r3, #5
 8004166:	011c      	lsls	r4, r3, #4
 8004168:	f7fe ff32 	bl	8002fd0 <HAL_RCC_GetPCLK2Freq>
 800416c:	4602      	mov	r2, r0
 800416e:	4613      	mov	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	4413      	add	r3, r2
 8004174:	009a      	lsls	r2, r3, #2
 8004176:	441a      	add	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004182:	f7fe ff25 	bl	8002fd0 <HAL_RCC_GetPCLK2Freq>
 8004186:	4602      	mov	r2, r0
 8004188:	4613      	mov	r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	4413      	add	r3, r2
 800418e:	009a      	lsls	r2, r3, #2
 8004190:	441a      	add	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	fbb2 f3f3 	udiv	r3, r2, r3
 800419c:	4a58      	ldr	r2, [pc, #352]	; (8004300 <UART_SetConfig+0x22c>)
 800419e:	fba2 2303 	umull	r2, r3, r2, r3
 80041a2:	095b      	lsrs	r3, r3, #5
 80041a4:	2264      	movs	r2, #100	; 0x64
 80041a6:	fb02 f303 	mul.w	r3, r2, r3
 80041aa:	1aeb      	subs	r3, r5, r3
 80041ac:	011b      	lsls	r3, r3, #4
 80041ae:	3332      	adds	r3, #50	; 0x32
 80041b0:	4a53      	ldr	r2, [pc, #332]	; (8004300 <UART_SetConfig+0x22c>)
 80041b2:	fba2 2303 	umull	r2, r3, r2, r3
 80041b6:	095b      	lsrs	r3, r3, #5
 80041b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041bc:	441c      	add	r4, r3
 80041be:	f7fe ff07 	bl	8002fd0 <HAL_RCC_GetPCLK2Freq>
 80041c2:	4602      	mov	r2, r0
 80041c4:	4613      	mov	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	4413      	add	r3, r2
 80041ca:	009a      	lsls	r2, r3, #2
 80041cc:	441a      	add	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	fbb2 f5f3 	udiv	r5, r2, r3
 80041d8:	f7fe fefa 	bl	8002fd0 <HAL_RCC_GetPCLK2Freq>
 80041dc:	4602      	mov	r2, r0
 80041de:	4613      	mov	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	009a      	lsls	r2, r3, #2
 80041e6:	441a      	add	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f2:	4a43      	ldr	r2, [pc, #268]	; (8004300 <UART_SetConfig+0x22c>)
 80041f4:	fba2 2303 	umull	r2, r3, r2, r3
 80041f8:	095b      	lsrs	r3, r3, #5
 80041fa:	2264      	movs	r2, #100	; 0x64
 80041fc:	fb02 f303 	mul.w	r3, r2, r3
 8004200:	1aeb      	subs	r3, r5, r3
 8004202:	011b      	lsls	r3, r3, #4
 8004204:	3332      	adds	r3, #50	; 0x32
 8004206:	4a3e      	ldr	r2, [pc, #248]	; (8004300 <UART_SetConfig+0x22c>)
 8004208:	fba2 2303 	umull	r2, r3, r2, r3
 800420c:	095b      	lsrs	r3, r3, #5
 800420e:	f003 020f 	and.w	r2, r3, #15
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4422      	add	r2, r4
 8004218:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800421a:	e06a      	b.n	80042f2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800421c:	f7fe fec4 	bl	8002fa8 <HAL_RCC_GetPCLK1Freq>
 8004220:	4602      	mov	r2, r0
 8004222:	4613      	mov	r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	4413      	add	r3, r2
 8004228:	009a      	lsls	r2, r3, #2
 800422a:	441a      	add	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	fbb2 f3f3 	udiv	r3, r2, r3
 8004236:	4a32      	ldr	r2, [pc, #200]	; (8004300 <UART_SetConfig+0x22c>)
 8004238:	fba2 2303 	umull	r2, r3, r2, r3
 800423c:	095b      	lsrs	r3, r3, #5
 800423e:	011c      	lsls	r4, r3, #4
 8004240:	f7fe feb2 	bl	8002fa8 <HAL_RCC_GetPCLK1Freq>
 8004244:	4602      	mov	r2, r0
 8004246:	4613      	mov	r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	009a      	lsls	r2, r3, #2
 800424e:	441a      	add	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	fbb2 f5f3 	udiv	r5, r2, r3
 800425a:	f7fe fea5 	bl	8002fa8 <HAL_RCC_GetPCLK1Freq>
 800425e:	4602      	mov	r2, r0
 8004260:	4613      	mov	r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4413      	add	r3, r2
 8004266:	009a      	lsls	r2, r3, #2
 8004268:	441a      	add	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	fbb2 f3f3 	udiv	r3, r2, r3
 8004274:	4a22      	ldr	r2, [pc, #136]	; (8004300 <UART_SetConfig+0x22c>)
 8004276:	fba2 2303 	umull	r2, r3, r2, r3
 800427a:	095b      	lsrs	r3, r3, #5
 800427c:	2264      	movs	r2, #100	; 0x64
 800427e:	fb02 f303 	mul.w	r3, r2, r3
 8004282:	1aeb      	subs	r3, r5, r3
 8004284:	011b      	lsls	r3, r3, #4
 8004286:	3332      	adds	r3, #50	; 0x32
 8004288:	4a1d      	ldr	r2, [pc, #116]	; (8004300 <UART_SetConfig+0x22c>)
 800428a:	fba2 2303 	umull	r2, r3, r2, r3
 800428e:	095b      	lsrs	r3, r3, #5
 8004290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004294:	441c      	add	r4, r3
 8004296:	f7fe fe87 	bl	8002fa8 <HAL_RCC_GetPCLK1Freq>
 800429a:	4602      	mov	r2, r0
 800429c:	4613      	mov	r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	009a      	lsls	r2, r3, #2
 80042a4:	441a      	add	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	fbb2 f5f3 	udiv	r5, r2, r3
 80042b0:	f7fe fe7a 	bl	8002fa8 <HAL_RCC_GetPCLK1Freq>
 80042b4:	4602      	mov	r2, r0
 80042b6:	4613      	mov	r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	009a      	lsls	r2, r3, #2
 80042be:	441a      	add	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ca:	4a0d      	ldr	r2, [pc, #52]	; (8004300 <UART_SetConfig+0x22c>)
 80042cc:	fba2 2303 	umull	r2, r3, r2, r3
 80042d0:	095b      	lsrs	r3, r3, #5
 80042d2:	2264      	movs	r2, #100	; 0x64
 80042d4:	fb02 f303 	mul.w	r3, r2, r3
 80042d8:	1aeb      	subs	r3, r5, r3
 80042da:	011b      	lsls	r3, r3, #4
 80042dc:	3332      	adds	r3, #50	; 0x32
 80042de:	4a08      	ldr	r2, [pc, #32]	; (8004300 <UART_SetConfig+0x22c>)
 80042e0:	fba2 2303 	umull	r2, r3, r2, r3
 80042e4:	095b      	lsrs	r3, r3, #5
 80042e6:	f003 020f 	and.w	r2, r3, #15
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4422      	add	r2, r4
 80042f0:	609a      	str	r2, [r3, #8]
}
 80042f2:	bf00      	nop
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bdb0      	pop	{r4, r5, r7, pc}
 80042fa:	bf00      	nop
 80042fc:	40013800 	.word	0x40013800
 8004300:	51eb851f 	.word	0x51eb851f

08004304 <PID>:
#include "PID.h"

int PID(float setpoint, float input){
 8004304:	b5b0      	push	{r4, r5, r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
	Kp = 12;
 800430e:	4b63      	ldr	r3, [pc, #396]	; (800449c <PID+0x198>)
 8004310:	4a63      	ldr	r2, [pc, #396]	; (80044a0 <PID+0x19c>)
 8004312:	601a      	str	r2, [r3, #0]
	Kd = 1;
 8004314:	4b63      	ldr	r3, [pc, #396]	; (80044a4 <PID+0x1a0>)
 8004316:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800431a:	601a      	str	r2, [r3, #0]
	Ki = 0.01;
 800431c:	4b62      	ldr	r3, [pc, #392]	; (80044a8 <PID+0x1a4>)
 800431e:	4a63      	ldr	r2, [pc, #396]	; (80044ac <PID+0x1a8>)
 8004320:	601a      	str	r2, [r3, #0]
    dt = 0.0116;
 8004322:	4b63      	ldr	r3, [pc, #396]	; (80044b0 <PID+0x1ac>)
 8004324:	4a63      	ldr	r2, [pc, #396]	; (80044b4 <PID+0x1b0>)
 8004326:	601a      	str	r2, [r3, #0]
	err = input - setpoint;
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	6838      	ldr	r0, [r7, #0]
 800432c:	f7fc fc18 	bl	8000b60 <__aeabi_fsub>
 8004330:	4603      	mov	r3, r0
 8004332:	461a      	mov	r2, r3
 8004334:	4b60      	ldr	r3, [pc, #384]	; (80044b8 <PID+0x1b4>)
 8004336:	601a      	str	r2, [r3, #0]

	if(err > 0)
 8004338:	4b5f      	ldr	r3, [pc, #380]	; (80044b8 <PID+0x1b4>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f04f 0100 	mov.w	r1, #0
 8004340:	4618      	mov	r0, r3
 8004342:	f7fc fed3 	bl	80010ec <__aeabi_fcmpgt>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d004      	beq.n	8004356 <PID+0x52>
		dir = -1;
 800434c:	4b5b      	ldr	r3, [pc, #364]	; (80044bc <PID+0x1b8>)
 800434e:	f04f 32ff 	mov.w	r2, #4294967295
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	e002      	b.n	800435c <PID+0x58>
	else
		dir = 1;
 8004356:	4b59      	ldr	r3, [pc, #356]	; (80044bc <PID+0x1b8>)
 8004358:	2201      	movs	r2, #1
 800435a:	601a      	str	r2, [r3, #0]
	P = Kp*(err );
 800435c:	4b4f      	ldr	r3, [pc, #316]	; (800449c <PID+0x198>)
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	4b55      	ldr	r3, [pc, #340]	; (80044b8 <PID+0x1b4>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4619      	mov	r1, r3
 8004366:	4610      	mov	r0, r2
 8004368:	f7fc fd04 	bl	8000d74 <__aeabi_fmul>
 800436c:	4603      	mov	r3, r0
 800436e:	461a      	mov	r2, r3
 8004370:	4b53      	ldr	r3, [pc, #332]	; (80044c0 <PID+0x1bc>)
 8004372:	601a      	str	r2, [r3, #0]
	I = 0.5*Ki*dt*(err + err_1);
 8004374:	4b4c      	ldr	r3, [pc, #304]	; (80044a8 <PID+0x1a4>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4618      	mov	r0, r3
 800437a:	f7fc f84d 	bl	8000418 <__aeabi_f2d>
 800437e:	f04f 0200 	mov.w	r2, #0
 8004382:	4b50      	ldr	r3, [pc, #320]	; (80044c4 <PID+0x1c0>)
 8004384:	f7fc f8a0 	bl	80004c8 <__aeabi_dmul>
 8004388:	4603      	mov	r3, r0
 800438a:	460c      	mov	r4, r1
 800438c:	4625      	mov	r5, r4
 800438e:	461c      	mov	r4, r3
 8004390:	4b47      	ldr	r3, [pc, #284]	; (80044b0 <PID+0x1ac>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4618      	mov	r0, r3
 8004396:	f7fc f83f 	bl	8000418 <__aeabi_f2d>
 800439a:	4602      	mov	r2, r0
 800439c:	460b      	mov	r3, r1
 800439e:	4620      	mov	r0, r4
 80043a0:	4629      	mov	r1, r5
 80043a2:	f7fc f891 	bl	80004c8 <__aeabi_dmul>
 80043a6:	4603      	mov	r3, r0
 80043a8:	460c      	mov	r4, r1
 80043aa:	4625      	mov	r5, r4
 80043ac:	461c      	mov	r4, r3
 80043ae:	4b42      	ldr	r3, [pc, #264]	; (80044b8 <PID+0x1b4>)
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	4b45      	ldr	r3, [pc, #276]	; (80044c8 <PID+0x1c4>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4619      	mov	r1, r3
 80043b8:	4610      	mov	r0, r2
 80043ba:	f7fc fbd3 	bl	8000b64 <__addsf3>
 80043be:	4603      	mov	r3, r0
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7fc f829 	bl	8000418 <__aeabi_f2d>
 80043c6:	4602      	mov	r2, r0
 80043c8:	460b      	mov	r3, r1
 80043ca:	4620      	mov	r0, r4
 80043cc:	4629      	mov	r1, r5
 80043ce:	f7fc f87b 	bl	80004c8 <__aeabi_dmul>
 80043d2:	4603      	mov	r3, r0
 80043d4:	460c      	mov	r4, r1
 80043d6:	4618      	mov	r0, r3
 80043d8:	4621      	mov	r1, r4
 80043da:	f7fc fb6d 	bl	8000ab8 <__aeabi_d2f>
 80043de:	4602      	mov	r2, r0
 80043e0:	4b3a      	ldr	r3, [pc, #232]	; (80044cc <PID+0x1c8>)
 80043e2:	601a      	str	r2, [r3, #0]
	D = Kd/dt*(err - 2*err_1 + err_2);
 80043e4:	4b2f      	ldr	r3, [pc, #188]	; (80044a4 <PID+0x1a0>)
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	4b31      	ldr	r3, [pc, #196]	; (80044b0 <PID+0x1ac>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4619      	mov	r1, r3
 80043ee:	4610      	mov	r0, r2
 80043f0:	f7fc fd74 	bl	8000edc <__aeabi_fdiv>
 80043f4:	4603      	mov	r3, r0
 80043f6:	461d      	mov	r5, r3
 80043f8:	4b2f      	ldr	r3, [pc, #188]	; (80044b8 <PID+0x1b4>)
 80043fa:	681c      	ldr	r4, [r3, #0]
 80043fc:	4b32      	ldr	r3, [pc, #200]	; (80044c8 <PID+0x1c4>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4619      	mov	r1, r3
 8004402:	4618      	mov	r0, r3
 8004404:	f7fc fbae 	bl	8000b64 <__addsf3>
 8004408:	4603      	mov	r3, r0
 800440a:	4619      	mov	r1, r3
 800440c:	4620      	mov	r0, r4
 800440e:	f7fc fba7 	bl	8000b60 <__aeabi_fsub>
 8004412:	4603      	mov	r3, r0
 8004414:	461a      	mov	r2, r3
 8004416:	4b2e      	ldr	r3, [pc, #184]	; (80044d0 <PID+0x1cc>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4619      	mov	r1, r3
 800441c:	4610      	mov	r0, r2
 800441e:	f7fc fba1 	bl	8000b64 <__addsf3>
 8004422:	4603      	mov	r3, r0
 8004424:	4619      	mov	r1, r3
 8004426:	4628      	mov	r0, r5
 8004428:	f7fc fca4 	bl	8000d74 <__aeabi_fmul>
 800442c:	4603      	mov	r3, r0
 800442e:	461a      	mov	r2, r3
 8004430:	4b28      	ldr	r3, [pc, #160]	; (80044d4 <PID+0x1d0>)
 8004432:	601a      	str	r2, [r3, #0]
	PID_value = + ( (int) P +(int) I+(int)D);
 8004434:	4b22      	ldr	r3, [pc, #136]	; (80044c0 <PID+0x1bc>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4618      	mov	r0, r3
 800443a:	f7fc fe61 	bl	8001100 <__aeabi_f2iz>
 800443e:	4604      	mov	r4, r0
 8004440:	4b22      	ldr	r3, [pc, #136]	; (80044cc <PID+0x1c8>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4618      	mov	r0, r3
 8004446:	f7fc fe5b 	bl	8001100 <__aeabi_f2iz>
 800444a:	4603      	mov	r3, r0
 800444c:	441c      	add	r4, r3
 800444e:	4b21      	ldr	r3, [pc, #132]	; (80044d4 <PID+0x1d0>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4618      	mov	r0, r3
 8004454:	f7fc fe54 	bl	8001100 <__aeabi_f2iz>
 8004458:	4603      	mov	r3, r0
 800445a:	4423      	add	r3, r4
 800445c:	4a1e      	ldr	r2, [pc, #120]	; (80044d8 <PID+0x1d4>)
 800445e:	6013      	str	r3, [r2, #0]
    err_1 = err;
 8004460:	4b15      	ldr	r3, [pc, #84]	; (80044b8 <PID+0x1b4>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a18      	ldr	r2, [pc, #96]	; (80044c8 <PID+0x1c4>)
 8004466:	6013      	str	r3, [r2, #0]
    err_2 = err_1;
 8004468:	4b17      	ldr	r3, [pc, #92]	; (80044c8 <PID+0x1c4>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a18      	ldr	r2, [pc, #96]	; (80044d0 <PID+0x1cc>)
 800446e:	6013      	str	r3, [r2, #0]
    PID_value_pre = PID_value;
 8004470:	4b19      	ldr	r3, [pc, #100]	; (80044d8 <PID+0x1d4>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a19      	ldr	r2, [pc, #100]	; (80044dc <PID+0x1d8>)
 8004476:	6013      	str	r3, [r2, #0]
    if(PID_value>0)
 8004478:	4b17      	ldr	r3, [pc, #92]	; (80044d8 <PID+0x1d4>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	dd04      	ble.n	800448a <PID+0x186>
    return PID_value + 570;
 8004480:	4b15      	ldr	r3, [pc, #84]	; (80044d8 <PID+0x1d4>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f203 233a 	addw	r3, r3, #570	; 0x23a
 8004488:	e003      	b.n	8004492 <PID+0x18e>
    else
    return PID_value - 570;
 800448a:	4b13      	ldr	r3, [pc, #76]	; (80044d8 <PID+0x1d4>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f2a3 233a 	subw	r3, r3, #570	; 0x23a
}
 8004492:	4618      	mov	r0, r3
 8004494:	3708      	adds	r7, #8
 8004496:	46bd      	mov	sp, r7
 8004498:	bdb0      	pop	{r4, r5, r7, pc}
 800449a:	bf00      	nop
 800449c:	200000bc 	.word	0x200000bc
 80044a0:	41400000 	.word	0x41400000
 80044a4:	200000ac 	.word	0x200000ac
 80044a8:	2000009c 	.word	0x2000009c
 80044ac:	3c23d70a 	.word	0x3c23d70a
 80044b0:	200000c0 	.word	0x200000c0
 80044b4:	3c3e0ded 	.word	0x3c3e0ded
 80044b8:	200000a8 	.word	0x200000a8
 80044bc:	200000b0 	.word	0x200000b0
 80044c0:	200000c8 	.word	0x200000c8
 80044c4:	3fe00000 	.word	0x3fe00000
 80044c8:	200000a0 	.word	0x200000a0
 80044cc:	200000b8 	.word	0x200000b8
 80044d0:	200000c4 	.word	0x200000c4
 80044d4:	20000098 	.word	0x20000098
 80044d8:	200000a4 	.word	0x200000a4
 80044dc:	200000b4 	.word	0x200000b4

080044e0 <PWM_Control_1>:
/* USER CODE BEGIN 0 */

    volatile int duty = 36;
    volatile int duty_1 = 36;
    int pwm = 0;
	void PWM_Control_1(int duty){
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]

		if(duty > 0){
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	dd0c      	ble.n	8004508 <PWM_Control_1+0x28>

		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_SET);
 80044ee:	2201      	movs	r2, #1
 80044f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80044f4:	4811      	ldr	r0, [pc, #68]	; (800453c <PWM_Control_1+0x5c>)
 80044f6:	f7fd f8f3 	bl	80016e0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_11,GPIO_PIN_RESET);
 80044fa:	2200      	movs	r2, #0
 80044fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004500:	480e      	ldr	r0, [pc, #56]	; (800453c <PWM_Control_1+0x5c>)
 8004502:	f7fd f8ed 	bl	80016e0 <HAL_GPIO_WritePin>
 8004506:	e00e      	b.n	8004526 <PWM_Control_1+0x46>

		}
		else{
		  duty = -duty;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	425b      	negs	r3, r3
 800450c:	607b      	str	r3, [r7, #4]
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_10,GPIO_PIN_RESET);
 800450e:	2200      	movs	r2, #0
 8004510:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004514:	4809      	ldr	r0, [pc, #36]	; (800453c <PWM_Control_1+0x5c>)
 8004516:	f7fd f8e3 	bl	80016e0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_11,GPIO_PIN_SET);
 800451a:	2201      	movs	r2, #1
 800451c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004520:	4806      	ldr	r0, [pc, #24]	; (800453c <PWM_Control_1+0x5c>)
 8004522:	f7fd f8dd 	bl	80016e0 <HAL_GPIO_WritePin>
		}

		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty);
 8004526:	4b06      	ldr	r3, [pc, #24]	; (8004540 <PWM_Control_1+0x60>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	3334      	adds	r3, #52	; 0x34
 800452c:	3308      	adds	r3, #8
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	601a      	str	r2, [r3, #0]

	}
 8004532:	bf00      	nop
 8004534:	3708      	adds	r7, #8
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	40010c00 	.word	0x40010c00
 8004540:	200001fc 	.word	0x200001fc

08004544 <PWM_Control_2>:

	void PWM_Control_2(int duty){
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
		if(duty > 0){
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	dd0a      	ble.n	8004568 <PWM_Control_2+0x24>
			  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_SET);
 8004552:	2201      	movs	r2, #1
 8004554:	2102      	movs	r1, #2
 8004556:	4811      	ldr	r0, [pc, #68]	; (800459c <PWM_Control_2+0x58>)
 8004558:	f7fd f8c2 	bl	80016e0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,GPIO_PIN_RESET);
 800455c:	2200      	movs	r2, #0
 800455e:	2101      	movs	r1, #1
 8004560:	480e      	ldr	r0, [pc, #56]	; (800459c <PWM_Control_2+0x58>)
 8004562:	f7fd f8bd 	bl	80016e0 <HAL_GPIO_WritePin>
 8004566:	e00c      	b.n	8004582 <PWM_Control_2+0x3e>

		}
		else{
	      duty = -duty;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	425b      	negs	r3, r3
 800456c:	607b      	str	r3, [r7, #4]
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 800456e:	2200      	movs	r2, #0
 8004570:	2102      	movs	r1, #2
 8004572:	480a      	ldr	r0, [pc, #40]	; (800459c <PWM_Control_2+0x58>)
 8004574:	f7fd f8b4 	bl	80016e0 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,GPIO_PIN_SET);
 8004578:	2201      	movs	r2, #1
 800457a:	2101      	movs	r1, #1
 800457c:	4807      	ldr	r0, [pc, #28]	; (800459c <PWM_Control_2+0x58>)
 800457e:	f7fd f8af 	bl	80016e0 <HAL_GPIO_WritePin>
		}
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, duty + 50);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004588:	4b05      	ldr	r3, [pc, #20]	; (80045a0 <PWM_Control_2+0x5c>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	3334      	adds	r3, #52	; 0x34
 800458e:	330c      	adds	r3, #12
 8004590:	601a      	str	r2, [r3, #0]


	}
 8004592:	bf00      	nop
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	40010c00 	.word	0x40010c00
 80045a0:	200001fc 	.word	0x200001fc

080045a4 <HAL_TIM_PeriodElapsedCallback>:

	  void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	  {
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
	      if (__HAL_TIM_GET_IT_SOURCE(&htim1,TIM_IT_UPDATE)) {
 80045ac:	4b0b      	ldr	r3, [pc, #44]	; (80045dc <HAL_TIM_PeriodElapsedCallback+0x38>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d10b      	bne.n	80045d2 <HAL_TIM_PeriodElapsedCallback+0x2e>
	    	 // pre_com_angle = com_angle; // đạo hàm, lúc trước khi lấy mẫu cái hiện tại đã thành cái mới
	    	  process_MPU();
 80045ba:	f000 fc31 	bl	8004e20 <process_MPU>
	    	  duty = PID(0,com_angle);
 80045be:	4b08      	ldr	r3, [pc, #32]	; (80045e0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4619      	mov	r1, r3
 80045c4:	f04f 0000 	mov.w	r0, #0
 80045c8:	f7ff fe9c 	bl	8004304 <PID>
 80045cc:	4602      	mov	r2, r0
 80045ce:	4b05      	ldr	r3, [pc, #20]	; (80045e4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80045d0:	601a      	str	r2, [r3, #0]
	      }
	  }
 80045d2:	bf00      	nop
 80045d4:	3708      	adds	r7, #8
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	200001bc 	.word	0x200001bc
 80045e0:	200000cc 	.word	0x200000cc
 80045e4:	20000008 	.word	0x20000008

080045e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80045ec:	f7fc fdae 	bl	800114c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80045f0:	f000 f82a 	bl	8004648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80045f4:	f000 f9d2 	bl	800499c <MX_GPIO_Init>
  MX_TIM2_Init();
 80045f8:	f000 f8ea 	bl	80047d0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80045fc:	f000 f950 	bl	80048a0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8004600:	f000 f9a2 	bl	8004948 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8004604:	f000 f866 	bl	80046d4 <MX_I2C1_Init>
  MX_TIM1_Init();
 8004608:	f000 f892 	bl	8004730 <MX_TIM1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 800460c:	2108      	movs	r1, #8
 800460e:	480b      	ldr	r0, [pc, #44]	; (800463c <main+0x54>)
 8004610:	f7fe fd80 	bl	8003114 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_4);
 8004614:	210c      	movs	r1, #12
 8004616:	4809      	ldr	r0, [pc, #36]	; (800463c <main+0x54>)
 8004618:	f7fe fd7c 	bl	8003114 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 800461c:	4808      	ldr	r0, [pc, #32]	; (8004640 <main+0x58>)
 800461e:	f7fe fd34 	bl	800308a <HAL_TIM_Base_Start_IT>
  //HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
  //HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_2);
 init_MPU();
 8004622:	f000 fb65 	bl	8004cf0 <init_MPU>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  PWM_Control_1(duty);
 8004626:	4b07      	ldr	r3, [pc, #28]	; (8004644 <main+0x5c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f7ff ff58 	bl	80044e0 <PWM_Control_1>
	  PWM_Control_2(duty);
 8004630:	4b04      	ldr	r3, [pc, #16]	; (8004644 <main+0x5c>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4618      	mov	r0, r3
 8004636:	f7ff ff85 	bl	8004544 <PWM_Control_2>
	  PWM_Control_1(duty);
 800463a:	e7f4      	b.n	8004626 <main+0x3e>
 800463c:	200001fc 	.word	0x200001fc
 8004640:	200001bc 	.word	0x200001bc
 8004644:	20000008 	.word	0x20000008

08004648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b090      	sub	sp, #64	; 0x40
 800464c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800464e:	f107 0318 	add.w	r3, r7, #24
 8004652:	2228      	movs	r2, #40	; 0x28
 8004654:	2100      	movs	r1, #0
 8004656:	4618      	mov	r0, r3
 8004658:	f001 fb14 	bl	8005c84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800465c:	1d3b      	adds	r3, r7, #4
 800465e:	2200      	movs	r2, #0
 8004660:	601a      	str	r2, [r3, #0]
 8004662:	605a      	str	r2, [r3, #4]
 8004664:	609a      	str	r2, [r3, #8]
 8004666:	60da      	str	r2, [r3, #12]
 8004668:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800466a:	2301      	movs	r3, #1
 800466c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800466e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004672:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004674:	2300      	movs	r3, #0
 8004676:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004678:	2301      	movs	r3, #1
 800467a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800467c:	2302      	movs	r3, #2
 800467e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004680:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004684:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004686:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800468a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800468c:	f107 0318 	add.w	r3, r7, #24
 8004690:	4618      	mov	r0, r3
 8004692:	f7fe f8ad 	bl	80027f0 <HAL_RCC_OscConfig>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800469c:	f000 f9ec 	bl	8004a78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80046a0:	230f      	movs	r3, #15
 80046a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80046a4:	2302      	movs	r3, #2
 80046a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80046a8:	2300      	movs	r3, #0
 80046aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80046ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80046b2:	2300      	movs	r3, #0
 80046b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80046b6:	1d3b      	adds	r3, r7, #4
 80046b8:	2102      	movs	r1, #2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7fe fafc 	bl	8002cb8 <HAL_RCC_ClockConfig>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <SystemClock_Config+0x82>
  {
    Error_Handler();
 80046c6:	f000 f9d7 	bl	8004a78 <Error_Handler>
  }
}
 80046ca:	bf00      	nop
 80046cc:	3740      	adds	r7, #64	; 0x40
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
	...

080046d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80046d8:	4b12      	ldr	r3, [pc, #72]	; (8004724 <MX_I2C1_Init+0x50>)
 80046da:	4a13      	ldr	r2, [pc, #76]	; (8004728 <MX_I2C1_Init+0x54>)
 80046dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80046de:	4b11      	ldr	r3, [pc, #68]	; (8004724 <MX_I2C1_Init+0x50>)
 80046e0:	4a12      	ldr	r2, [pc, #72]	; (800472c <MX_I2C1_Init+0x58>)
 80046e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80046e4:	4b0f      	ldr	r3, [pc, #60]	; (8004724 <MX_I2C1_Init+0x50>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80046ea:	4b0e      	ldr	r3, [pc, #56]	; (8004724 <MX_I2C1_Init+0x50>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80046f0:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <MX_I2C1_Init+0x50>)
 80046f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80046f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80046f8:	4b0a      	ldr	r3, [pc, #40]	; (8004724 <MX_I2C1_Init+0x50>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80046fe:	4b09      	ldr	r3, [pc, #36]	; (8004724 <MX_I2C1_Init+0x50>)
 8004700:	2200      	movs	r2, #0
 8004702:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004704:	4b07      	ldr	r3, [pc, #28]	; (8004724 <MX_I2C1_Init+0x50>)
 8004706:	2200      	movs	r2, #0
 8004708:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800470a:	4b06      	ldr	r3, [pc, #24]	; (8004724 <MX_I2C1_Init+0x50>)
 800470c:	2200      	movs	r2, #0
 800470e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004710:	4804      	ldr	r0, [pc, #16]	; (8004724 <MX_I2C1_Init+0x50>)
 8004712:	f7fc fffd 	bl	8001710 <HAL_I2C_Init>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d001      	beq.n	8004720 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800471c:	f000 f9ac 	bl	8004a78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004720:	bf00      	nop
 8004722:	bd80      	pop	{r7, pc}
 8004724:	200000d0 	.word	0x200000d0
 8004728:	40005400 	.word	0x40005400
 800472c:	00061a80 	.word	0x00061a80

08004730 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004736:	f107 0308 	add.w	r3, r7, #8
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]
 800473e:	605a      	str	r2, [r3, #4]
 8004740:	609a      	str	r2, [r3, #8]
 8004742:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004744:	463b      	mov	r3, r7
 8004746:	2200      	movs	r2, #0
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800474c:	4b1e      	ldr	r3, [pc, #120]	; (80047c8 <MX_TIM1_Init+0x98>)
 800474e:	4a1f      	ldr	r2, [pc, #124]	; (80047cc <MX_TIM1_Init+0x9c>)
 8004750:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8004752:	4b1d      	ldr	r3, [pc, #116]	; (80047c8 <MX_TIM1_Init+0x98>)
 8004754:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8004758:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800475a:	4b1b      	ldr	r3, [pc, #108]	; (80047c8 <MX_TIM1_Init+0x98>)
 800475c:	2200      	movs	r2, #0
 800475e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8004760:	4b19      	ldr	r3, [pc, #100]	; (80047c8 <MX_TIM1_Init+0x98>)
 8004762:	2264      	movs	r2, #100	; 0x64
 8004764:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004766:	4b18      	ldr	r3, [pc, #96]	; (80047c8 <MX_TIM1_Init+0x98>)
 8004768:	2200      	movs	r2, #0
 800476a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800476c:	4b16      	ldr	r3, [pc, #88]	; (80047c8 <MX_TIM1_Init+0x98>)
 800476e:	2200      	movs	r2, #0
 8004770:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004772:	4b15      	ldr	r3, [pc, #84]	; (80047c8 <MX_TIM1_Init+0x98>)
 8004774:	2200      	movs	r2, #0
 8004776:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004778:	4813      	ldr	r0, [pc, #76]	; (80047c8 <MX_TIM1_Init+0x98>)
 800477a:	f7fe fc5b 	bl	8003034 <HAL_TIM_Base_Init>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8004784:	f000 f978 	bl	8004a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004788:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800478c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800478e:	f107 0308 	add.w	r3, r7, #8
 8004792:	4619      	mov	r1, r3
 8004794:	480c      	ldr	r0, [pc, #48]	; (80047c8 <MX_TIM1_Init+0x98>)
 8004796:	f7fe ff49 	bl	800362c <HAL_TIM_ConfigClockSource>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80047a0:	f000 f96a 	bl	8004a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047a4:	2300      	movs	r3, #0
 80047a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047a8:	2300      	movs	r3, #0
 80047aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80047ac:	463b      	mov	r3, r7
 80047ae:	4619      	mov	r1, r3
 80047b0:	4805      	ldr	r0, [pc, #20]	; (80047c8 <MX_TIM1_Init+0x98>)
 80047b2:	f7ff fb08 	bl	8003dc6 <HAL_TIMEx_MasterConfigSynchronization>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80047bc:	f000 f95c 	bl	8004a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80047c0:	bf00      	nop
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	200001bc 	.word	0x200001bc
 80047cc:	40012c00 	.word	0x40012c00

080047d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b08a      	sub	sp, #40	; 0x28
 80047d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047d6:	f107 0320 	add.w	r3, r7, #32
 80047da:	2200      	movs	r2, #0
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80047e0:	1d3b      	adds	r3, r7, #4
 80047e2:	2200      	movs	r2, #0
 80047e4:	601a      	str	r2, [r3, #0]
 80047e6:	605a      	str	r2, [r3, #4]
 80047e8:	609a      	str	r2, [r3, #8]
 80047ea:	60da      	str	r2, [r3, #12]
 80047ec:	611a      	str	r2, [r3, #16]
 80047ee:	615a      	str	r2, [r3, #20]
 80047f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80047f2:	4b2a      	ldr	r3, [pc, #168]	; (800489c <MX_TIM2_Init+0xcc>)
 80047f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80047f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 80047fa:	4b28      	ldr	r3, [pc, #160]	; (800489c <MX_TIM2_Init+0xcc>)
 80047fc:	2203      	movs	r2, #3
 80047fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004800:	4b26      	ldr	r3, [pc, #152]	; (800489c <MX_TIM2_Init+0xcc>)
 8004802:	2200      	movs	r2, #0
 8004804:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8004806:	4b25      	ldr	r3, [pc, #148]	; (800489c <MX_TIM2_Init+0xcc>)
 8004808:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800480c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800480e:	4b23      	ldr	r3, [pc, #140]	; (800489c <MX_TIM2_Init+0xcc>)
 8004810:	2200      	movs	r2, #0
 8004812:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004814:	4b21      	ldr	r3, [pc, #132]	; (800489c <MX_TIM2_Init+0xcc>)
 8004816:	2200      	movs	r2, #0
 8004818:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800481a:	4820      	ldr	r0, [pc, #128]	; (800489c <MX_TIM2_Init+0xcc>)
 800481c:	f7fe fc4f 	bl	80030be <HAL_TIM_PWM_Init>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8004826:	f000 f927 	bl	8004a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800482a:	2300      	movs	r3, #0
 800482c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800482e:	2300      	movs	r3, #0
 8004830:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004832:	f107 0320 	add.w	r3, r7, #32
 8004836:	4619      	mov	r1, r3
 8004838:	4818      	ldr	r0, [pc, #96]	; (800489c <MX_TIM2_Init+0xcc>)
 800483a:	f7ff fac4 	bl	8003dc6 <HAL_TIMEx_MasterConfigSynchronization>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d001      	beq.n	8004848 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8004844:	f000 f918 	bl	8004a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004848:	2360      	movs	r3, #96	; 0x60
 800484a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 6000;
 800484c:	f241 7370 	movw	r3, #6000	; 0x1770
 8004850:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004856:	2304      	movs	r3, #4
 8004858:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800485a:	1d3b      	adds	r3, r7, #4
 800485c:	2208      	movs	r2, #8
 800485e:	4619      	mov	r1, r3
 8004860:	480e      	ldr	r0, [pc, #56]	; (800489c <MX_TIM2_Init+0xcc>)
 8004862:	f7fe fe1d 	bl	80034a0 <HAL_TIM_PWM_ConfigChannel>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800486c:	f000 f904 	bl	8004a78 <Error_Handler>
  }
  sConfigOC.Pulse = 5999;
 8004870:	f241 736f 	movw	r3, #5999	; 0x176f
 8004874:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004876:	1d3b      	adds	r3, r7, #4
 8004878:	220c      	movs	r2, #12
 800487a:	4619      	mov	r1, r3
 800487c:	4807      	ldr	r0, [pc, #28]	; (800489c <MX_TIM2_Init+0xcc>)
 800487e:	f7fe fe0f 	bl	80034a0 <HAL_TIM_PWM_ConfigChannel>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8004888:	f000 f8f6 	bl	8004a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800488c:	4803      	ldr	r0, [pc, #12]	; (800489c <MX_TIM2_Init+0xcc>)
 800488e:	f000 fd55 	bl	800533c <HAL_TIM_MspPostInit>

}
 8004892:	bf00      	nop
 8004894:	3728      	adds	r7, #40	; 0x28
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	200001fc 	.word	0x200001fc

080048a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08c      	sub	sp, #48	; 0x30
 80048a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80048a6:	f107 030c 	add.w	r3, r7, #12
 80048aa:	2224      	movs	r2, #36	; 0x24
 80048ac:	2100      	movs	r1, #0
 80048ae:	4618      	mov	r0, r3
 80048b0:	f001 f9e8 	bl	8005c84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048b4:	1d3b      	adds	r3, r7, #4
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80048bc:	4b20      	ldr	r3, [pc, #128]	; (8004940 <MX_TIM3_Init+0xa0>)
 80048be:	4a21      	ldr	r2, [pc, #132]	; (8004944 <MX_TIM3_Init+0xa4>)
 80048c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80048c2:	4b1f      	ldr	r3, [pc, #124]	; (8004940 <MX_TIM3_Init+0xa0>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048c8:	4b1d      	ldr	r3, [pc, #116]	; (8004940 <MX_TIM3_Init+0xa0>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 80048ce:	4b1c      	ldr	r3, [pc, #112]	; (8004940 <MX_TIM3_Init+0xa0>)
 80048d0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80048d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048d6:	4b1a      	ldr	r3, [pc, #104]	; (8004940 <MX_TIM3_Init+0xa0>)
 80048d8:	2200      	movs	r2, #0
 80048da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048dc:	4b18      	ldr	r3, [pc, #96]	; (8004940 <MX_TIM3_Init+0xa0>)
 80048de:	2200      	movs	r2, #0
 80048e0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80048e2:	2301      	movs	r3, #1
 80048e4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80048e6:	2300      	movs	r3, #0
 80048e8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80048ea:	2301      	movs	r3, #1
 80048ec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80048ee:	2300      	movs	r3, #0
 80048f0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80048f2:	2300      	movs	r3, #0
 80048f4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80048f6:	2300      	movs	r3, #0
 80048f8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80048fa:	2301      	movs	r3, #1
 80048fc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80048fe:	2300      	movs	r3, #0
 8004900:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004902:	2300      	movs	r3, #0
 8004904:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004906:	f107 030c 	add.w	r3, r7, #12
 800490a:	4619      	mov	r1, r3
 800490c:	480c      	ldr	r0, [pc, #48]	; (8004940 <MX_TIM3_Init+0xa0>)
 800490e:	f7fe fc29 	bl	8003164 <HAL_TIM_Encoder_Init>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8004918:	f000 f8ae 	bl	8004a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800491c:	2300      	movs	r3, #0
 800491e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004920:	2300      	movs	r3, #0
 8004922:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004924:	1d3b      	adds	r3, r7, #4
 8004926:	4619      	mov	r1, r3
 8004928:	4805      	ldr	r0, [pc, #20]	; (8004940 <MX_TIM3_Init+0xa0>)
 800492a:	f7ff fa4c 	bl	8003dc6 <HAL_TIMEx_MasterConfigSynchronization>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d001      	beq.n	8004938 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8004934:	f000 f8a0 	bl	8004a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004938:	bf00      	nop
 800493a:	3730      	adds	r7, #48	; 0x30
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	20000138 	.word	0x20000138
 8004944:	40000400 	.word	0x40000400

08004948 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800494c:	4b11      	ldr	r3, [pc, #68]	; (8004994 <MX_USART1_UART_Init+0x4c>)
 800494e:	4a12      	ldr	r2, [pc, #72]	; (8004998 <MX_USART1_UART_Init+0x50>)
 8004950:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004952:	4b10      	ldr	r3, [pc, #64]	; (8004994 <MX_USART1_UART_Init+0x4c>)
 8004954:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004958:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800495a:	4b0e      	ldr	r3, [pc, #56]	; (8004994 <MX_USART1_UART_Init+0x4c>)
 800495c:	2200      	movs	r2, #0
 800495e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004960:	4b0c      	ldr	r3, [pc, #48]	; (8004994 <MX_USART1_UART_Init+0x4c>)
 8004962:	2200      	movs	r2, #0
 8004964:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004966:	4b0b      	ldr	r3, [pc, #44]	; (8004994 <MX_USART1_UART_Init+0x4c>)
 8004968:	2200      	movs	r2, #0
 800496a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800496c:	4b09      	ldr	r3, [pc, #36]	; (8004994 <MX_USART1_UART_Init+0x4c>)
 800496e:	220c      	movs	r2, #12
 8004970:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004972:	4b08      	ldr	r3, [pc, #32]	; (8004994 <MX_USART1_UART_Init+0x4c>)
 8004974:	2200      	movs	r2, #0
 8004976:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004978:	4b06      	ldr	r3, [pc, #24]	; (8004994 <MX_USART1_UART_Init+0x4c>)
 800497a:	2200      	movs	r2, #0
 800497c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800497e:	4805      	ldr	r0, [pc, #20]	; (8004994 <MX_USART1_UART_Init+0x4c>)
 8004980:	f7ff fa77 	bl	8003e72 <HAL_UART_Init>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800498a:	f000 f875 	bl	8004a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800498e:	bf00      	nop
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	20000178 	.word	0x20000178
 8004998:	40013800 	.word	0x40013800

0800499c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b088      	sub	sp, #32
 80049a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a2:	f107 0310 	add.w	r3, r7, #16
 80049a6:	2200      	movs	r2, #0
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	605a      	str	r2, [r3, #4]
 80049ac:	609a      	str	r2, [r3, #8]
 80049ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80049b0:	4b2e      	ldr	r3, [pc, #184]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	4a2d      	ldr	r2, [pc, #180]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049b6:	f043 0310 	orr.w	r3, r3, #16
 80049ba:	6193      	str	r3, [r2, #24]
 80049bc:	4b2b      	ldr	r3, [pc, #172]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049be:	699b      	ldr	r3, [r3, #24]
 80049c0:	f003 0310 	and.w	r3, r3, #16
 80049c4:	60fb      	str	r3, [r7, #12]
 80049c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80049c8:	4b28      	ldr	r3, [pc, #160]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	4a27      	ldr	r2, [pc, #156]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049ce:	f043 0320 	orr.w	r3, r3, #32
 80049d2:	6193      	str	r3, [r2, #24]
 80049d4:	4b25      	ldr	r3, [pc, #148]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	f003 0320 	and.w	r3, r3, #32
 80049dc:	60bb      	str	r3, [r7, #8]
 80049de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80049e0:	4b22      	ldr	r3, [pc, #136]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	4a21      	ldr	r2, [pc, #132]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049e6:	f043 0304 	orr.w	r3, r3, #4
 80049ea:	6193      	str	r3, [r2, #24]
 80049ec:	4b1f      	ldr	r3, [pc, #124]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049ee:	699b      	ldr	r3, [r3, #24]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	607b      	str	r3, [r7, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80049f8:	4b1c      	ldr	r3, [pc, #112]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	4a1b      	ldr	r2, [pc, #108]	; (8004a6c <MX_GPIO_Init+0xd0>)
 80049fe:	f043 0308 	orr.w	r3, r3, #8
 8004a02:	6193      	str	r3, [r2, #24]
 8004a04:	4b19      	ldr	r3, [pc, #100]	; (8004a6c <MX_GPIO_Init+0xd0>)
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	f003 0308 	and.w	r3, r3, #8
 8004a0c:	603b      	str	r3, [r7, #0]
 8004a0e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8004a10:	2200      	movs	r2, #0
 8004a12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004a16:	4816      	ldr	r0, [pc, #88]	; (8004a70 <MX_GPIO_Init+0xd4>)
 8004a18:	f7fc fe62 	bl	80016e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f640 4103 	movw	r1, #3075	; 0xc03
 8004a22:	4814      	ldr	r0, [pc, #80]	; (8004a74 <MX_GPIO_Init+0xd8>)
 8004a24:	f7fc fe5c 	bl	80016e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004a28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a32:	2300      	movs	r3, #0
 8004a34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a36:	2302      	movs	r3, #2
 8004a38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a3a:	f107 0310 	add.w	r3, r7, #16
 8004a3e:	4619      	mov	r1, r3
 8004a40:	480b      	ldr	r0, [pc, #44]	; (8004a70 <MX_GPIO_Init+0xd4>)
 8004a42:	f7fc fcef 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11;
 8004a46:	f640 4303 	movw	r3, #3075	; 0xc03
 8004a4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a50:	2300      	movs	r3, #0
 8004a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a54:	2302      	movs	r3, #2
 8004a56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a58:	f107 0310 	add.w	r3, r7, #16
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4805      	ldr	r0, [pc, #20]	; (8004a74 <MX_GPIO_Init+0xd8>)
 8004a60:	f7fc fce0 	bl	8001424 <HAL_GPIO_Init>

}
 8004a64:	bf00      	nop
 8004a66:	3720      	adds	r7, #32
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	40021000 	.word	0x40021000
 8004a70:	40011000 	.word	0x40011000
 8004a74:	40010c00 	.word	0x40010c00

08004a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004a7c:	bf00      	nop
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bc80      	pop	{r7}
 8004a82:	4770      	bx	lr
 8004a84:	0000      	movs	r0, r0
	...

08004a88 <ftoa>:
	0.00000005,			// 7
	0.000000005,		// 8
	0.0000000005,		// 9
	0.00000000005		// 10
};
char * ftoa(double f, char * buf, int precision)
 8004a88:	b590      	push	{r4, r7, lr}
 8004a8a:	b08b      	sub	sp, #44	; 0x2c
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
 8004a94:	603b      	str	r3, [r7, #0]
{
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	627b      	str	r3, [r7, #36]	; 0x24
	char * ptr = buf;
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9c:	623b      	str	r3, [r7, #32]
	char * p = ptr;
	char * p1;
	char c;
	long intPart;

	// check precision bounds
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	2b0a      	cmp	r3, #10
 8004aa2:	dd01      	ble.n	8004aa8 <ftoa+0x20>
	if (precision > MAX_PRECISION)
 8004aa4:	230a      	movs	r3, #10
 8004aa6:	603b      	str	r3, [r7, #0]
		precision = MAX_PRECISION;

	// sign stuff
 8004aa8:	f04f 0200 	mov.w	r2, #0
 8004aac:	f04f 0300 	mov.w	r3, #0
 8004ab0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ab4:	f7fb ff7a 	bl	80009ac <__aeabi_dcmplt>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d00a      	beq.n	8004ad4 <ftoa+0x4c>
	if (f < 0)
	{
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	60bb      	str	r3, [r7, #8]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004ac8:	60fb      	str	r3, [r7, #12]
		f = -f;
 8004aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	627a      	str	r2, [r7, #36]	; 0x24
 8004ad0:	222d      	movs	r2, #45	; 0x2d
 8004ad2:	701a      	strb	r2, [r3, #0]
		*ptr++ = '-';
	}

 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	da4f      	bge.n	8004b7a <ftoa+0xf2>
	if (precision < 0)  // negative precision == automatic precision guess
	{
 8004ada:	f04f 0200 	mov.w	r2, #0
 8004ade:	4b7e      	ldr	r3, [pc, #504]	; (8004cd8 <ftoa+0x250>)
 8004ae0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ae4:	f7fb ff62 	bl	80009ac <__aeabi_dcmplt>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d002      	beq.n	8004af4 <ftoa+0x6c>
 8004aee:	2306      	movs	r3, #6
 8004af0:	603b      	str	r3, [r7, #0]
 8004af2:	e042      	b.n	8004b7a <ftoa+0xf2>
		if (f < 1.0) precision = 6;
 8004af4:	f04f 0200 	mov.w	r2, #0
 8004af8:	4b78      	ldr	r3, [pc, #480]	; (8004cdc <ftoa+0x254>)
 8004afa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004afe:	f7fb ff55 	bl	80009ac <__aeabi_dcmplt>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d002      	beq.n	8004b0e <ftoa+0x86>
 8004b08:	2305      	movs	r3, #5
 8004b0a:	603b      	str	r3, [r7, #0]
 8004b0c:	e035      	b.n	8004b7a <ftoa+0xf2>
		else if (f < 10.0) precision = 5;
 8004b0e:	f04f 0200 	mov.w	r2, #0
 8004b12:	4b73      	ldr	r3, [pc, #460]	; (8004ce0 <ftoa+0x258>)
 8004b14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b18:	f7fb ff48 	bl	80009ac <__aeabi_dcmplt>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d002      	beq.n	8004b28 <ftoa+0xa0>
 8004b22:	2304      	movs	r3, #4
 8004b24:	603b      	str	r3, [r7, #0]
 8004b26:	e028      	b.n	8004b7a <ftoa+0xf2>
		else if (f < 100.0) precision = 4;
 8004b28:	f04f 0200 	mov.w	r2, #0
 8004b2c:	4b6d      	ldr	r3, [pc, #436]	; (8004ce4 <ftoa+0x25c>)
 8004b2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b32:	f7fb ff3b 	bl	80009ac <__aeabi_dcmplt>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d002      	beq.n	8004b42 <ftoa+0xba>
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	603b      	str	r3, [r7, #0]
 8004b40:	e01b      	b.n	8004b7a <ftoa+0xf2>
		else if (f < 1000.0) precision = 3;
 8004b42:	a361      	add	r3, pc, #388	; (adr r3, 8004cc8 <ftoa+0x240>)
 8004b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b48:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b4c:	f7fb ff2e 	bl	80009ac <__aeabi_dcmplt>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d002      	beq.n	8004b5c <ftoa+0xd4>
 8004b56:	2302      	movs	r3, #2
 8004b58:	603b      	str	r3, [r7, #0]
 8004b5a:	e00e      	b.n	8004b7a <ftoa+0xf2>
		else if (f < 10000.0) precision = 2;
 8004b5c:	a35c      	add	r3, pc, #368	; (adr r3, 8004cd0 <ftoa+0x248>)
 8004b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b62:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b66:	f7fb ff21 	bl	80009ac <__aeabi_dcmplt>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d002      	beq.n	8004b76 <ftoa+0xee>
 8004b70:	2301      	movs	r3, #1
 8004b72:	603b      	str	r3, [r7, #0]
 8004b74:	e001      	b.n	8004b7a <ftoa+0xf2>
		else if (f < 100000.0) precision = 1;
 8004b76:	2300      	movs	r3, #0
 8004b78:	603b      	str	r3, [r7, #0]
		else precision = 0;
	}

	// round value according the precision
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00e      	beq.n	8004b9e <ftoa+0x116>
	if (precision)
 8004b80:	4a59      	ldr	r2, [pc, #356]	; (8004ce8 <ftoa+0x260>)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	00db      	lsls	r3, r3, #3
 8004b86:	4413      	add	r3, r2
 8004b88:	cb18      	ldmia	r3, {r3, r4}
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	4623      	mov	r3, r4
 8004b8e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b92:	f7fb fae3 	bl	800015c <__adddf3>
 8004b96:	4603      	mov	r3, r0
 8004b98:	460c      	mov	r4, r1
 8004b9a:	e9c7 3402 	strd	r3, r4, [r7, #8]
		f += rounders[precision];

	// integer part...
 8004b9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ba2:	f7fb ff41 	bl	8000a28 <__aeabi_d2iz>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	61fb      	str	r3, [r7, #28]
	intPart = f;
 8004baa:	69f8      	ldr	r0, [r7, #28]
 8004bac:	f7fb fc22 	bl	80003f4 <__aeabi_i2d>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	460c      	mov	r4, r1
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	4623      	mov	r3, r4
 8004bb8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004bbc:	f7fb facc 	bl	8000158 <__aeabi_dsub>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	460c      	mov	r4, r1
 8004bc4:	e9c7 3402 	strd	r3, r4, [r7, #8]
	f -= intPart;

 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d105      	bne.n	8004bda <ftoa+0x152>
	if (!intPart)
 8004bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	627a      	str	r2, [r7, #36]	; 0x24
 8004bd4:	2230      	movs	r2, #48	; 0x30
 8004bd6:	701a      	strb	r2, [r3, #0]
 8004bd8:	e038      	b.n	8004c4c <ftoa+0x1c4>
		*ptr++ = '0';
	else
	{
		// save start pointer
 8004bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bdc:	623b      	str	r3, [r7, #32]
		p = ptr;

		// convert (reverse order)
 8004bde:	e01a      	b.n	8004c16 <ftoa+0x18e>
		while (intPart)
		{
 8004be0:	69fa      	ldr	r2, [r7, #28]
 8004be2:	4b42      	ldr	r3, [pc, #264]	; (8004cec <ftoa+0x264>)
 8004be4:	fb83 1302 	smull	r1, r3, r3, r2
 8004be8:	1099      	asrs	r1, r3, #2
 8004bea:	17d3      	asrs	r3, r2, #31
 8004bec:	1ac9      	subs	r1, r1, r3
 8004bee:	460b      	mov	r3, r1
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	440b      	add	r3, r1
 8004bf4:	005b      	lsls	r3, r3, #1
 8004bf6:	1ad1      	subs	r1, r2, r3
 8004bf8:	b2ca      	uxtb	r2, r1
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	1c59      	adds	r1, r3, #1
 8004bfe:	6239      	str	r1, [r7, #32]
 8004c00:	3230      	adds	r2, #48	; 0x30
 8004c02:	b2d2      	uxtb	r2, r2
 8004c04:	701a      	strb	r2, [r3, #0]
			*p++ = '0' + intPart % 10;
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	4a38      	ldr	r2, [pc, #224]	; (8004cec <ftoa+0x264>)
 8004c0a:	fb82 1203 	smull	r1, r2, r2, r3
 8004c0e:	1092      	asrs	r2, r2, #2
 8004c10:	17db      	asrs	r3, r3, #31
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	61fb      	str	r3, [r7, #28]
		// convert (reverse order)
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1e1      	bne.n	8004be0 <ftoa+0x158>
			intPart /= 10;
		}

		// save end pos
 8004c1c:	6a3b      	ldr	r3, [r7, #32]
 8004c1e:	61bb      	str	r3, [r7, #24]
		p1 = p;

		// reverse result
 8004c20:	e00e      	b.n	8004c40 <ftoa+0x1b8>
		while (p > ptr)
		{
 8004c22:	6a3b      	ldr	r3, [r7, #32]
 8004c24:	3b01      	subs	r3, #1
 8004c26:	623b      	str	r3, [r7, #32]
 8004c28:	6a3b      	ldr	r3, [r7, #32]
 8004c2a:	781b      	ldrb	r3, [r3, #0]
 8004c2c:	75fb      	strb	r3, [r7, #23]
			c = *--p;
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c30:	781a      	ldrb	r2, [r3, #0]
 8004c32:	6a3b      	ldr	r3, [r7, #32]
 8004c34:	701a      	strb	r2, [r3, #0]
			*p = *ptr;
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	1c5a      	adds	r2, r3, #1
 8004c3a:	627a      	str	r2, [r7, #36]	; 0x24
 8004c3c:	7dfa      	ldrb	r2, [r7, #23]
 8004c3e:	701a      	strb	r2, [r3, #0]
		// reverse result
 8004c40:	6a3a      	ldr	r2, [r7, #32]
 8004c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d8ec      	bhi.n	8004c22 <ftoa+0x19a>
			*ptr++ = c;
		}

		// restore end pos
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	627b      	str	r3, [r7, #36]	; 0x24
		ptr = p1;
	}

	// decimal part
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d032      	beq.n	8004cb8 <ftoa+0x230>
	if (precision)
	{
		// place decimal point
 8004c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c54:	1c5a      	adds	r2, r3, #1
 8004c56:	627a      	str	r2, [r7, #36]	; 0x24
 8004c58:	222e      	movs	r2, #46	; 0x2e
 8004c5a:	701a      	strb	r2, [r3, #0]
		*ptr++ = '.';

		// convert
 8004c5c:	e027      	b.n	8004cae <ftoa+0x226>
		while (precision--)
		{
 8004c5e:	f04f 0200 	mov.w	r2, #0
 8004c62:	4b1e      	ldr	r3, [pc, #120]	; (8004cdc <ftoa+0x254>)
 8004c64:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c68:	f7fb fc2e 	bl	80004c8 <__aeabi_dmul>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	460c      	mov	r4, r1
 8004c70:	e9c7 3402 	strd	r3, r4, [r7, #8]
			f *= 10.0;
 8004c74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c78:	f7fb fefe 	bl	8000a78 <__aeabi_d2uiz>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	75fb      	strb	r3, [r7, #23]
			c = f;
 8004c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c82:	1c5a      	adds	r2, r3, #1
 8004c84:	627a      	str	r2, [r7, #36]	; 0x24
 8004c86:	7dfa      	ldrb	r2, [r7, #23]
 8004c88:	3230      	adds	r2, #48	; 0x30
 8004c8a:	b2d2      	uxtb	r2, r2
 8004c8c:	701a      	strb	r2, [r3, #0]
			*ptr++ = '0' + c;
 8004c8e:	7dfb      	ldrb	r3, [r7, #23]
 8004c90:	4618      	mov	r0, r3
 8004c92:	f7fb fbaf 	bl	80003f4 <__aeabi_i2d>
 8004c96:	4603      	mov	r3, r0
 8004c98:	460c      	mov	r4, r1
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	4623      	mov	r3, r4
 8004c9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ca2:	f7fb fa59 	bl	8000158 <__aeabi_dsub>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	460c      	mov	r4, r1
 8004caa:	e9c7 3402 	strd	r3, r4, [r7, #8]
		// convert
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	1e5a      	subs	r2, r3, #1
 8004cb2:	603a      	str	r2, [r7, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1d2      	bne.n	8004c5e <ftoa+0x1d6>
			f -= c;
		}
	}

	// terminating zero
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cba:	2200      	movs	r2, #0
 8004cbc:	701a      	strb	r2, [r3, #0]
	*ptr = 0;

 8004cbe:	687b      	ldr	r3, [r7, #4]
	return buf;
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	372c      	adds	r7, #44	; 0x2c
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd90      	pop	{r4, r7, pc}
 8004cc8:	00000000 	.word	0x00000000
 8004ccc:	40c38800 	.word	0x40c38800
 8004cd0:	00000000 	.word	0x00000000
 8004cd4:	40f86a00 	.word	0x40f86a00
 8004cd8:	3ff00000 	.word	0x3ff00000
 8004cdc:	40240000 	.word	0x40240000
 8004ce0:	40590000 	.word	0x40590000
 8004ce4:	408f4000 	.word	0x408f4000
 8004ce8:	08005ce8 	.word	0x08005ce8
 8004cec:	66666667 	.word	0x66666667

08004cf0 <init_MPU>:
}

 8004cf0:	b5b0      	push	{r4, r5, r7, lr}
 8004cf2:	b08a      	sub	sp, #40	; 0x28
 8004cf4:	af02      	add	r7, sp, #8
char init_MPU(){
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	77fb      	strb	r3, [r7, #31]
    char status = 1;
    uint8_t d[2];
 8004cfa:	23d0      	movs	r3, #208	; 0xd0
 8004cfc:	77bb      	strb	r3, [r7, #30]
    uint8_t device_address = MPU_ADDRESS;

    char rx_data[25];
 8004cfe:	7fbb      	ldrb	r3, [r7, #30]
 8004d00:	b299      	uxth	r1, r3
 8004d02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d06:	2203      	movs	r2, #3
 8004d08:	4840      	ldr	r0, [pc, #256]	; (8004e0c <init_MPU+0x11c>)
 8004d0a:	f7fd f94d 	bl	8001fa8 <HAL_I2C_IsDeviceReady>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d007      	beq.n	8004d24 <init_MPU+0x34>
    if (HAL_I2C_IsDeviceReady(&hi2c1, device_address, 3, 1000) != HAL_OK) {
 8004d14:	463b      	mov	r3, r7
 8004d16:	4a3e      	ldr	r2, [pc, #248]	; (8004e10 <init_MPU+0x120>)
 8004d18:	461c      	mov	r4, r3
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004d1e:	c407      	stmia	r4!, {r0, r1, r2}
 8004d20:	8023      	strh	r3, [r4, #0]
 8004d22:	e007      	b.n	8004d34 <init_MPU+0x44>
    	strcpy( rx_data, "No Device \r \n");
      }
      else{
 8004d24:	463b      	mov	r3, r7
 8004d26:	4a3b      	ldr	r2, [pc, #236]	; (8004e14 <init_MPU+0x124>)
 8004d28:	461c      	mov	r4, r3
 8004d2a:	4615      	mov	r5, r2
 8004d2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d30:	682b      	ldr	r3, [r5, #0]
 8004d32:	7023      	strb	r3, [r4, #0]
    	  strcpy( rx_data, "Device found \r \n");
      }
 8004d34:	4639      	mov	r1, r7
 8004d36:	2364      	movs	r3, #100	; 0x64
 8004d38:	2219      	movs	r2, #25
 8004d3a:	4837      	ldr	r0, [pc, #220]	; (8004e18 <init_MPU+0x128>)
 8004d3c:	f7ff f8e6 	bl	8003f0c <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t *)&rx_data, 25, 100);
	/* Try to transmit via I2C */
 8004d40:	236b      	movs	r3, #107	; 0x6b
 8004d42:	773b      	strb	r3, [r7, #28]
	d[0] = PWR_MGMT_1;
 8004d44:	2300      	movs	r3, #0
 8004d46:	777b      	strb	r3, [r7, #29]
    d[1] = 0;
 8004d48:	7fbb      	ldrb	r3, [r7, #30]
 8004d4a:	b299      	uxth	r1, r3
 8004d4c:	f107 021c 	add.w	r2, r7, #28
 8004d50:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	2302      	movs	r3, #2
 8004d58:	482c      	ldr	r0, [pc, #176]	; (8004e0c <init_MPU+0x11c>)
 8004d5a:	f7fc fddd 	bl	8001918 <HAL_I2C_Master_Transmit>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <init_MPU+0x78>
	if(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)device_address , (uint8_t *)d, 2, 1000) != HAL_OK)
	{
 8004d64:	2300      	movs	r3, #0
 8004d66:	77fb      	strb	r3, [r7, #31]
		status = 0;
	}
	/* Set data sample rate */
 8004d68:	2319      	movs	r3, #25
 8004d6a:	773b      	strb	r3, [r7, #28]
	d[0] = SAMPLE_RATE;
 8004d6c:	2307      	movs	r3, #7
 8004d6e:	777b      	strb	r3, [r7, #29]
	d[1] = sample_1khz;
 8004d70:	bf00      	nop
 8004d72:	7fbb      	ldrb	r3, [r7, #30]
 8004d74:	b299      	uxth	r1, r3
 8004d76:	f107 021c 	add.w	r2, r7, #28
 8004d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	2302      	movs	r3, #2
 8004d82:	4822      	ldr	r0, [pc, #136]	; (8004e0c <init_MPU+0x11c>)
 8004d84:	f7fc fdc8 	bl	8001918 <HAL_I2C_Master_Transmit>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1f1      	bne.n	8004d72 <init_MPU+0x82>
	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)device_address,(uint8_t *)d,2,1000)!=HAL_OK);

 8004d8e:	231b      	movs	r3, #27
 8004d90:	773b      	strb	r3, [r7, #28]
	d[0] = GYRO_CONFIG;
 8004d92:	2318      	movs	r3, #24
 8004d94:	777b      	strb	r3, [r7, #29]
	d[1] = gyro_con;
 8004d96:	bf00      	nop
 8004d98:	7fbb      	ldrb	r3, [r7, #30]
 8004d9a:	b299      	uxth	r1, r3
 8004d9c:	f107 021c 	add.w	r2, r7, #28
 8004da0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004da4:	9300      	str	r3, [sp, #0]
 8004da6:	2302      	movs	r3, #2
 8004da8:	4818      	ldr	r0, [pc, #96]	; (8004e0c <init_MPU+0x11c>)
 8004daa:	f7fc fdb5 	bl	8001918 <HAL_I2C_Master_Transmit>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1f1      	bne.n	8004d98 <init_MPU+0xa8>
	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)device_address,(uint8_t *)d,2,1000)!=HAL_OK);

 8004db4:	231c      	movs	r3, #28
 8004db6:	773b      	strb	r3, [r7, #28]
	d[0] = ACCEL_CONFIG;
 8004db8:	2300      	movs	r3, #0
 8004dba:	777b      	strb	r3, [r7, #29]
	d[1] = 0x00;
 8004dbc:	bf00      	nop
 8004dbe:	7fbb      	ldrb	r3, [r7, #30]
 8004dc0:	b299      	uxth	r1, r3
 8004dc2:	f107 021c 	add.w	r2, r7, #28
 8004dc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	2302      	movs	r3, #2
 8004dce:	480f      	ldr	r0, [pc, #60]	; (8004e0c <init_MPU+0x11c>)
 8004dd0:	f7fc fda2 	bl	8001918 <HAL_I2C_Master_Transmit>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1f1      	bne.n	8004dbe <init_MPU+0xce>
	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)device_address,(uint8_t *)d,2,1000)!=HAL_OK);

 8004dda:	2338      	movs	r3, #56	; 0x38
 8004ddc:	773b      	strb	r3, [r7, #28]
	d[0] = INIT_ENB;
 8004dde:	2301      	movs	r3, #1
 8004de0:	777b      	strb	r3, [r7, #29]
	d[1] = inter;
 8004de2:	bf00      	nop
 8004de4:	7fbb      	ldrb	r3, [r7, #30]
 8004de6:	b299      	uxth	r1, r3
 8004de8:	f107 021c 	add.w	r2, r7, #28
 8004dec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	2302      	movs	r3, #2
 8004df4:	4805      	ldr	r0, [pc, #20]	; (8004e0c <init_MPU+0x11c>)
 8004df6:	f7fc fd8f 	bl	8001918 <HAL_I2C_Master_Transmit>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d1f1      	bne.n	8004de4 <init_MPU+0xf4>
	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)device_address,(uint8_t *)d,2,1000)!=HAL_OK);

 8004e00:	7ffb      	ldrb	r3, [r7, #31]
  return status;
 8004e02:	4618      	mov	r0, r3
 8004e04:	3720      	adds	r7, #32
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bdb0      	pop	{r4, r5, r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	200000d0 	.word	0x200000d0
 8004e10:	08005cc4 	.word	0x08005cc4
 8004e14:	08005cd4 	.word	0x08005cd4
 8004e18:	20000178 	.word	0x20000178
 8004e1c:	00000000 	.word	0x00000000

08004e20 <process_MPU>:
	raw.Gyroscope_Y = (int16_t)(data[10] << 8 | data[11]);
	raw.Gyroscope_Z = (int16_t)(data[12] << 8 | data[13]);
	raw.Temperature = (float)(temp)/340.0 + (float)36.5;
    return raw;
}

 8004e20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e22:	b09b      	sub	sp, #108	; 0x6c
 8004e24:	af02      	add	r7, sp, #8
void process_MPU(){

	float Acc_x,Acc_y,Acc_z,Gyro_x,Gyro_y,Gyro_z,roll,pitch,roll_com;

	uint8_t data[13];
 8004e26:	233b      	movs	r3, #59	; 0x3b
 8004e28:	73fb      	strb	r3, [r7, #15]
	uint8_t reg = ACCEL_XOUT_H;
 8004e2a:	23d0      	movs	r3, #208	; 0xd0
 8004e2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t device_address = MPU_ADDRESS;

 8004e30:	bf00      	nop
 8004e32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e36:	b299      	uxth	r1, r3
 8004e38:	f107 020f 	add.w	r2, r7, #15
 8004e3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	2301      	movs	r3, #1
 8004e44:	489c      	ldr	r0, [pc, #624]	; (80050b8 <process_MPU+0x298>)
 8004e46:	f7fc fd67 	bl	8001918 <HAL_I2C_Master_Transmit>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1f0      	bne.n	8004e32 <process_MPU+0x12>
	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)device_address, &reg, 1, 1000) != HAL_OK);
 8004e50:	bf00      	nop
 8004e52:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e56:	b299      	uxth	r1, r3
 8004e58:	f107 0210 	add.w	r2, r7, #16
 8004e5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e60:	9300      	str	r3, [sp, #0]
 8004e62:	230e      	movs	r3, #14
 8004e64:	4894      	ldr	r0, [pc, #592]	; (80050b8 <process_MPU+0x298>)
 8004e66:	f7fc fe65 	bl	8001b34 <HAL_I2C_Master_Receive>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1f0      	bne.n	8004e52 <process_MPU+0x32>
	while(HAL_I2C_Master_Receive(&hi2c1,(uint16_t)device_address, data,14, 1000) != HAL_OK);

 8004e70:	7c3b      	ldrb	r3, [r7, #16]
 8004e72:	021b      	lsls	r3, r3, #8
 8004e74:	b21a      	sxth	r2, r3
 8004e76:	7c7b      	ldrb	r3, [r7, #17]
 8004e78:	b21b      	sxth	r3, r3
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	b21b      	sxth	r3, r3
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fb ff24 	bl	8000ccc <__aeabi_i2f>
 8004e84:	4603      	mov	r3, r0
 8004e86:	65bb      	str	r3, [r7, #88]	; 0x58
	Acc_x = (int16_t)(data[0] << 8 | data[1]);
 8004e88:	7cbb      	ldrb	r3, [r7, #18]
 8004e8a:	021b      	lsls	r3, r3, #8
 8004e8c:	b21a      	sxth	r2, r3
 8004e8e:	7cfb      	ldrb	r3, [r7, #19]
 8004e90:	b21b      	sxth	r3, r3
 8004e92:	4313      	orrs	r3, r2
 8004e94:	b21b      	sxth	r3, r3
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7fb ff18 	bl	8000ccc <__aeabi_i2f>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	657b      	str	r3, [r7, #84]	; 0x54
	Acc_y = (int16_t)(data[2] << 8 | data[3]);
 8004ea0:	7d3b      	ldrb	r3, [r7, #20]
 8004ea2:	021b      	lsls	r3, r3, #8
 8004ea4:	b21a      	sxth	r2, r3
 8004ea6:	7d7b      	ldrb	r3, [r7, #21]
 8004ea8:	b21b      	sxth	r3, r3
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	b21b      	sxth	r3, r3
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fb ff0c 	bl	8000ccc <__aeabi_i2f>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	653b      	str	r3, [r7, #80]	; 0x50
	Acc_z = (int16_t)(data[4] << 8 | data[5]);

 8004eb8:	7dbb      	ldrb	r3, [r7, #22]
 8004eba:	021b      	lsls	r3, r3, #8
 8004ebc:	b21a      	sxth	r2, r3
 8004ebe:	7dfb      	ldrb	r3, [r7, #23]
 8004ec0:	b21b      	sxth	r3, r3
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	b21b      	sxth	r3, r3
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7fb ff00 	bl	8000ccc <__aeabi_i2f>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	4b7b      	ldr	r3, [pc, #492]	; (80050bc <process_MPU+0x29c>)
 8004ed0:	601a      	str	r2, [r3, #0]
    temp = (int16_t)(data[6] << 8 | data[7]);

 8004ed2:	7e3b      	ldrb	r3, [r7, #24]
 8004ed4:	021b      	lsls	r3, r3, #8
 8004ed6:	b21a      	sxth	r2, r3
 8004ed8:	7e7b      	ldrb	r3, [r7, #25]
 8004eda:	b21b      	sxth	r3, r3
 8004edc:	4313      	orrs	r3, r2
 8004ede:	b21b      	sxth	r3, r3
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f7fb fef3 	bl	8000ccc <__aeabi_i2f>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	64fb      	str	r3, [r7, #76]	; 0x4c
    Gyro_x = (int16_t)(data[8] << 8 | data[9]);
 8004eea:	7ebb      	ldrb	r3, [r7, #26]
 8004eec:	021b      	lsls	r3, r3, #8
 8004eee:	b21a      	sxth	r2, r3
 8004ef0:	7efb      	ldrb	r3, [r7, #27]
 8004ef2:	b21b      	sxth	r3, r3
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	b21b      	sxth	r3, r3
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7fb fee7 	bl	8000ccc <__aeabi_i2f>
 8004efe:	4603      	mov	r3, r0
 8004f00:	64bb      	str	r3, [r7, #72]	; 0x48
    Gyro_y = (int16_t)(data[10] << 8 | data[11]);
 8004f02:	7f3b      	ldrb	r3, [r7, #28]
 8004f04:	021b      	lsls	r3, r3, #8
 8004f06:	b21a      	sxth	r2, r3
 8004f08:	7f7b      	ldrb	r3, [r7, #29]
 8004f0a:	b21b      	sxth	r3, r3
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	b21b      	sxth	r3, r3
 8004f10:	4618      	mov	r0, r3
 8004f12:	f7fb fedb 	bl	8000ccc <__aeabi_i2f>
 8004f16:	4603      	mov	r3, r0
 8004f18:	647b      	str	r3, [r7, #68]	; 0x44
    Gyro_z = (int16_t)(data[12] << 8 | data[13]);

 8004f1a:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8004f1e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004f20:	f7fb ffdc 	bl	8000edc <__aeabi_fdiv>
 8004f24:	4603      	mov	r3, r0
 8004f26:	65bb      	str	r3, [r7, #88]	; 0x58
	Acc_x = (Acc_x - bAx)/((float)accel_factor);
 8004f28:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8004f2c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004f2e:	f7fb ffd5 	bl	8000edc <__aeabi_fdiv>
 8004f32:	4603      	mov	r3, r0
 8004f34:	657b      	str	r3, [r7, #84]	; 0x54
	Acc_y = (Acc_y - bAy)/((float)accel_factor);
 8004f36:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8004f3a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004f3c:	f7fb ffce 	bl	8000edc <__aeabi_fdiv>
 8004f40:	4603      	mov	r3, r0
 8004f42:	653b      	str	r3, [r7, #80]	; 0x50
	Acc_z = (Acc_z - bAz)/((float)accel_factor);

 8004f44:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004f46:	f7fb fa67 	bl	8000418 <__aeabi_f2d>
 8004f4a:	a357      	add	r3, pc, #348	; (adr r3, 80050a8 <process_MPU+0x288>)
 8004f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f50:	f7fb fbe4 	bl	800071c <__aeabi_ddiv>
 8004f54:	4603      	mov	r3, r0
 8004f56:	460c      	mov	r4, r1
 8004f58:	4618      	mov	r0, r3
 8004f5a:	4621      	mov	r1, r4
 8004f5c:	f7fb fdac 	bl	8000ab8 <__aeabi_d2f>
 8004f60:	4603      	mov	r3, r0
 8004f62:	64fb      	str	r3, [r7, #76]	; 0x4c
	Gyro_x = (Gyro_x - bGx)/gyro_factor;
 8004f64:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004f66:	f7fb fa57 	bl	8000418 <__aeabi_f2d>
 8004f6a:	a34f      	add	r3, pc, #316	; (adr r3, 80050a8 <process_MPU+0x288>)
 8004f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f70:	f7fb fbd4 	bl	800071c <__aeabi_ddiv>
 8004f74:	4603      	mov	r3, r0
 8004f76:	460c      	mov	r4, r1
 8004f78:	4618      	mov	r0, r3
 8004f7a:	4621      	mov	r1, r4
 8004f7c:	f7fb fd9c 	bl	8000ab8 <__aeabi_d2f>
 8004f80:	4603      	mov	r3, r0
 8004f82:	64bb      	str	r3, [r7, #72]	; 0x48
	Gyro_y = (Gyro_y - bGy)/gyro_factor;
 8004f84:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8004f86:	f7fb fa47 	bl	8000418 <__aeabi_f2d>
 8004f8a:	a347      	add	r3, pc, #284	; (adr r3, 80050a8 <process_MPU+0x288>)
 8004f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f90:	f7fb fbc4 	bl	800071c <__aeabi_ddiv>
 8004f94:	4603      	mov	r3, r0
 8004f96:	460c      	mov	r4, r1
 8004f98:	4618      	mov	r0, r3
 8004f9a:	4621      	mov	r1, r4
 8004f9c:	f7fb fd8c 	bl	8000ab8 <__aeabi_d2f>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	647b      	str	r3, [r7, #68]	; 0x44
	Gyro_z = (Gyro_z - bGz)/gyro_factor;


	char buffer[7];
 8004fa4:	2320      	movs	r3, #32
 8004fa6:	71fb      	strb	r3, [r7, #7]
	char n = ' ';
 8004fa8:	230a      	movs	r3, #10
 8004faa:	71bb      	strb	r3, [r7, #6]
	char r = '\n';
 8004fac:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004fae:	f7fb fa33 	bl	8000418 <__aeabi_f2d>
 8004fb2:	4604      	mov	r4, r0
 8004fb4:	460d      	mov	r5, r1
 8004fb6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004fb8:	f7fb fa2e 	bl	8000418 <__aeabi_f2d>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	4629      	mov	r1, r5
 8004fc4:	f000 fc52 	bl	800586c <atan2>
 8004fc8:	a339      	add	r3, pc, #228	; (adr r3, 80050b0 <process_MPU+0x290>)
 8004fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fce:	f7fb fa7b 	bl	80004c8 <__aeabi_dmul>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	460c      	mov	r4, r1
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	4621      	mov	r1, r4
 8004fda:	f7fb fd6d 	bl	8000ab8 <__aeabi_d2f>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	643b      	str	r3, [r7, #64]	; 0x40
	roll = atan2(Acc_y,Acc_z)*RAD2DEC;
	//roll = atan2(Acc_y,Acc_z)*RAD2DEC;
 8004fe2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004fe4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7fb fa15 	bl	8000418 <__aeabi_f2d>
 8004fee:	4604      	mov	r4, r0
 8004ff0:	460d      	mov	r5, r1
 8004ff2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004ff4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004ff6:	f7fb febd 	bl	8000d74 <__aeabi_fmul>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	461e      	mov	r6, r3
 8004ffe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005000:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005002:	f7fb feb7 	bl	8000d74 <__aeabi_fmul>
 8005006:	4603      	mov	r3, r0
 8005008:	4619      	mov	r1, r3
 800500a:	4630      	mov	r0, r6
 800500c:	f7fb fdaa 	bl	8000b64 <__addsf3>
 8005010:	4603      	mov	r3, r0
 8005012:	4618      	mov	r0, r3
 8005014:	f7fb fa00 	bl	8000418 <__aeabi_f2d>
 8005018:	4602      	mov	r2, r0
 800501a:	460b      	mov	r3, r1
 800501c:	4610      	mov	r0, r2
 800501e:	4619      	mov	r1, r3
 8005020:	f000 fc26 	bl	8005870 <sqrt>
 8005024:	4602      	mov	r2, r0
 8005026:	460b      	mov	r3, r1
 8005028:	4620      	mov	r0, r4
 800502a:	4629      	mov	r1, r5
 800502c:	f7fb fb76 	bl	800071c <__aeabi_ddiv>
 8005030:	4603      	mov	r3, r0
 8005032:	460c      	mov	r4, r1
 8005034:	4618      	mov	r0, r3
 8005036:	4621      	mov	r1, r4
 8005038:	f000 fa8a 	bl	8005550 <atan>
 800503c:	a31c      	add	r3, pc, #112	; (adr r3, 80050b0 <process_MPU+0x290>)
 800503e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005042:	f7fb fa41 	bl	80004c8 <__aeabi_dmul>
 8005046:	4603      	mov	r3, r0
 8005048:	460c      	mov	r4, r1
 800504a:	4618      	mov	r0, r3
 800504c:	4621      	mov	r1, r4
 800504e:	f7fb fd33 	bl	8000ab8 <__aeabi_d2f>
 8005052:	4603      	mov	r3, r0
 8005054:	63fb      	str	r3, [r7, #60]	; 0x3c
	pitch = atan(-Acc_x/sqrt(Acc_y*Acc_y+Acc_z*Acc_z))*RAD2DEC;


 8005056:	4a1a      	ldr	r2, [pc, #104]	; (80050c0 <process_MPU+0x2a0>)
 8005058:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800505a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800505c:	f000 f838 	bl	80050d0 <complementary_filter>
	complementary_filter(pitch,Gyro_x,0.01);

 8005060:	4b18      	ldr	r3, [pc, #96]	; (80050c4 <process_MPU+0x2a4>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4618      	mov	r0, r3
 8005066:	f7fb f9d7 	bl	8000418 <__aeabi_f2d>
 800506a:	f107 0208 	add.w	r2, r7, #8
 800506e:	2302      	movs	r3, #2
 8005070:	f7ff fd0a 	bl	8004a88 <ftoa>
    ftoa(com_angle, buffer, 2);
 8005074:	f107 0108 	add.w	r1, r7, #8
 8005078:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800507c:	2207      	movs	r2, #7
 800507e:	4812      	ldr	r0, [pc, #72]	; (80050c8 <process_MPU+0x2a8>)
 8005080:	f7fe ff44 	bl	8003f0c <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, buffer, 5, 1000);
 8005084:	1df9      	adds	r1, r7, #7
 8005086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800508a:	2201      	movs	r2, #1
 800508c:	480e      	ldr	r0, [pc, #56]	; (80050c8 <process_MPU+0x2a8>)
 800508e:	f7fe ff3d 	bl	8003f0c <HAL_UART_Transmit>

	float Acc_x,Acc_y,Acc_z,Gyro_x,Gyro_y,Gyro_z,roll,pitch;

		uint8_t data[13];
		uint8_t reg = ACCEL_XOUT_H;
		uint8_t device_address = MPU_ADDRESS;
 8005092:	1db9      	adds	r1, r7, #6
 8005094:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005098:	2201      	movs	r2, #1
 800509a:	480b      	ldr	r0, [pc, #44]	; (80050c8 <process_MPU+0x2a8>)
 800509c:	f7fe ff36 	bl	8003f0c <HAL_UART_Transmit>
	    uint8_t register_address = WHO_AM_I_REG;
 80050a0:	bf00      	nop
 80050a2:	3764      	adds	r7, #100	; 0x64
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050a8:	66666666 	.word	0x66666666
 80050ac:	40306666 	.word	0x40306666
 80050b0:	1a5d2372 	.word	0x1a5d2372
 80050b4:	404ca5dc 	.word	0x404ca5dc
 80050b8:	200000d0 	.word	0x200000d0
 80050bc:	20000134 	.word	0x20000134
 80050c0:	3c23d70a 	.word	0x3c23d70a
 80050c4:	200000cc 	.word	0x200000cc
 80050c8:	20000178 	.word	0x20000178
 80050cc:	00000000 	.word	0x00000000

080050d0 <complementary_filter>:
     for(int i = 0; i<100;i++){
 80050d0:	b5b0      	push	{r4, r5, r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
		while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)device_address, &reg, 1, 1000) != HAL_OK);
 80050dc:	68b9      	ldr	r1, [r7, #8]
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f7fb fe48 	bl	8000d74 <__aeabi_fmul>
 80050e4:	4603      	mov	r3, r0
 80050e6:	461a      	mov	r2, r3
 80050e8:	4b1b      	ldr	r3, [pc, #108]	; (8005158 <complementary_filter+0x88>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4619      	mov	r1, r3
 80050ee:	4610      	mov	r0, r2
 80050f0:	f7fb fd38 	bl	8000b64 <__addsf3>
 80050f4:	4603      	mov	r3, r0
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7fb f98e 	bl	8000418 <__aeabi_f2d>
 80050fc:	a312      	add	r3, pc, #72	; (adr r3, 8005148 <complementary_filter+0x78>)
 80050fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005102:	f7fb f9e1 	bl	80004c8 <__aeabi_dmul>
 8005106:	4603      	mov	r3, r0
 8005108:	460c      	mov	r4, r1
 800510a:	4625      	mov	r5, r4
 800510c:	461c      	mov	r4, r3
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f7fb f982 	bl	8000418 <__aeabi_f2d>
 8005114:	a30e      	add	r3, pc, #56	; (adr r3, 8005150 <complementary_filter+0x80>)
 8005116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511a:	f7fb f9d5 	bl	80004c8 <__aeabi_dmul>
 800511e:	4602      	mov	r2, r0
 8005120:	460b      	mov	r3, r1
 8005122:	4620      	mov	r0, r4
 8005124:	4629      	mov	r1, r5
 8005126:	f7fb f819 	bl	800015c <__adddf3>
 800512a:	4603      	mov	r3, r0
 800512c:	460c      	mov	r4, r1
 800512e:	4618      	mov	r0, r3
 8005130:	4621      	mov	r1, r4
 8005132:	f7fb fcc1 	bl	8000ab8 <__aeabi_d2f>
 8005136:	4602      	mov	r2, r0
 8005138:	4b07      	ldr	r3, [pc, #28]	; (8005158 <complementary_filter+0x88>)
 800513a:	601a      	str	r2, [r3, #0]
		while(HAL_I2C_Master_Receive(&hi2c1,(uint16_t)device_address, data,14, 1000) != HAL_OK);
 800513c:	bf00      	nop
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bdb0      	pop	{r4, r5, r7, pc}
 8005144:	f3af 8000 	nop.w
 8005148:	eb851eb8 	.word	0xeb851eb8
 800514c:	3feeb851 	.word	0x3feeb851
 8005150:	47ae1480 	.word	0x47ae1480
 8005154:	3fa47ae1 	.word	0x3fa47ae1
 8005158:	200000cc 	.word	0x200000cc

0800515c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800515c:	b480      	push	{r7}
 800515e:	b085      	sub	sp, #20
 8005160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005162:	4b15      	ldr	r3, [pc, #84]	; (80051b8 <HAL_MspInit+0x5c>)
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	4a14      	ldr	r2, [pc, #80]	; (80051b8 <HAL_MspInit+0x5c>)
 8005168:	f043 0301 	orr.w	r3, r3, #1
 800516c:	6193      	str	r3, [r2, #24]
 800516e:	4b12      	ldr	r3, [pc, #72]	; (80051b8 <HAL_MspInit+0x5c>)
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	60bb      	str	r3, [r7, #8]
 8005178:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800517a:	4b0f      	ldr	r3, [pc, #60]	; (80051b8 <HAL_MspInit+0x5c>)
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	4a0e      	ldr	r2, [pc, #56]	; (80051b8 <HAL_MspInit+0x5c>)
 8005180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005184:	61d3      	str	r3, [r2, #28]
 8005186:	4b0c      	ldr	r3, [pc, #48]	; (80051b8 <HAL_MspInit+0x5c>)
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800518e:	607b      	str	r3, [r7, #4]
 8005190:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005192:	4b0a      	ldr	r3, [pc, #40]	; (80051bc <HAL_MspInit+0x60>)
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	60fb      	str	r3, [r7, #12]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80051a6:	60fb      	str	r3, [r7, #12]
 80051a8:	4a04      	ldr	r2, [pc, #16]	; (80051bc <HAL_MspInit+0x60>)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80051ae:	bf00      	nop
 80051b0:	3714      	adds	r7, #20
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bc80      	pop	{r7}
 80051b6:	4770      	bx	lr
 80051b8:	40021000 	.word	0x40021000
 80051bc:	40010000 	.word	0x40010000

080051c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b088      	sub	sp, #32
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051c8:	f107 0310 	add.w	r3, r7, #16
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	605a      	str	r2, [r3, #4]
 80051d2:	609a      	str	r2, [r3, #8]
 80051d4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a15      	ldr	r2, [pc, #84]	; (8005230 <HAL_I2C_MspInit+0x70>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d123      	bne.n	8005228 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051e0:	4b14      	ldr	r3, [pc, #80]	; (8005234 <HAL_I2C_MspInit+0x74>)
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	4a13      	ldr	r2, [pc, #76]	; (8005234 <HAL_I2C_MspInit+0x74>)
 80051e6:	f043 0308 	orr.w	r3, r3, #8
 80051ea:	6193      	str	r3, [r2, #24]
 80051ec:	4b11      	ldr	r3, [pc, #68]	; (8005234 <HAL_I2C_MspInit+0x74>)
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	f003 0308 	and.w	r3, r3, #8
 80051f4:	60fb      	str	r3, [r7, #12]
 80051f6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80051f8:	23c0      	movs	r3, #192	; 0xc0
 80051fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80051fc:	2312      	movs	r3, #18
 80051fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005200:	2303      	movs	r3, #3
 8005202:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005204:	f107 0310 	add.w	r3, r7, #16
 8005208:	4619      	mov	r1, r3
 800520a:	480b      	ldr	r0, [pc, #44]	; (8005238 <HAL_I2C_MspInit+0x78>)
 800520c:	f7fc f90a 	bl	8001424 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005210:	4b08      	ldr	r3, [pc, #32]	; (8005234 <HAL_I2C_MspInit+0x74>)
 8005212:	69db      	ldr	r3, [r3, #28]
 8005214:	4a07      	ldr	r2, [pc, #28]	; (8005234 <HAL_I2C_MspInit+0x74>)
 8005216:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800521a:	61d3      	str	r3, [r2, #28]
 800521c:	4b05      	ldr	r3, [pc, #20]	; (8005234 <HAL_I2C_MspInit+0x74>)
 800521e:	69db      	ldr	r3, [r3, #28]
 8005220:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005224:	60bb      	str	r3, [r7, #8]
 8005226:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005228:	bf00      	nop
 800522a:	3720      	adds	r7, #32
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	40005400 	.word	0x40005400
 8005234:	40021000 	.word	0x40021000
 8005238:	40010c00 	.word	0x40010c00

0800523c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a0d      	ldr	r2, [pc, #52]	; (8005280 <HAL_TIM_Base_MspInit+0x44>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d113      	bne.n	8005276 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800524e:	4b0d      	ldr	r3, [pc, #52]	; (8005284 <HAL_TIM_Base_MspInit+0x48>)
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	4a0c      	ldr	r2, [pc, #48]	; (8005284 <HAL_TIM_Base_MspInit+0x48>)
 8005254:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005258:	6193      	str	r3, [r2, #24]
 800525a:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <HAL_TIM_Base_MspInit+0x48>)
 800525c:	699b      	ldr	r3, [r3, #24]
 800525e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005262:	60fb      	str	r3, [r7, #12]
 8005264:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8005266:	2200      	movs	r2, #0
 8005268:	2100      	movs	r1, #0
 800526a:	2019      	movs	r0, #25
 800526c:	f7fc f8a3 	bl	80013b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8005270:	2019      	movs	r0, #25
 8005272:	f7fc f8bc 	bl	80013ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8005276:	bf00      	nop
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	40012c00 	.word	0x40012c00
 8005284:	40021000 	.word	0x40021000

08005288 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005298:	d10b      	bne.n	80052b2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800529a:	4b08      	ldr	r3, [pc, #32]	; (80052bc <HAL_TIM_PWM_MspInit+0x34>)
 800529c:	69db      	ldr	r3, [r3, #28]
 800529e:	4a07      	ldr	r2, [pc, #28]	; (80052bc <HAL_TIM_PWM_MspInit+0x34>)
 80052a0:	f043 0301 	orr.w	r3, r3, #1
 80052a4:	61d3      	str	r3, [r2, #28]
 80052a6:	4b05      	ldr	r3, [pc, #20]	; (80052bc <HAL_TIM_PWM_MspInit+0x34>)
 80052a8:	69db      	ldr	r3, [r3, #28]
 80052aa:	f003 0301 	and.w	r3, r3, #1
 80052ae:	60fb      	str	r3, [r7, #12]
 80052b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80052b2:	bf00      	nop
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bc80      	pop	{r7}
 80052ba:	4770      	bx	lr
 80052bc:	40021000 	.word	0x40021000

080052c0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b088      	sub	sp, #32
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052c8:	f107 0310 	add.w	r3, r7, #16
 80052cc:	2200      	movs	r2, #0
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	605a      	str	r2, [r3, #4]
 80052d2:	609a      	str	r2, [r3, #8]
 80052d4:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a15      	ldr	r2, [pc, #84]	; (8005330 <HAL_TIM_Encoder_MspInit+0x70>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d123      	bne.n	8005328 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80052e0:	4b14      	ldr	r3, [pc, #80]	; (8005334 <HAL_TIM_Encoder_MspInit+0x74>)
 80052e2:	69db      	ldr	r3, [r3, #28]
 80052e4:	4a13      	ldr	r2, [pc, #76]	; (8005334 <HAL_TIM_Encoder_MspInit+0x74>)
 80052e6:	f043 0302 	orr.w	r3, r3, #2
 80052ea:	61d3      	str	r3, [r2, #28]
 80052ec:	4b11      	ldr	r3, [pc, #68]	; (8005334 <HAL_TIM_Encoder_MspInit+0x74>)
 80052ee:	69db      	ldr	r3, [r3, #28]
 80052f0:	f003 0302 	and.w	r3, r3, #2
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052f8:	4b0e      	ldr	r3, [pc, #56]	; (8005334 <HAL_TIM_Encoder_MspInit+0x74>)
 80052fa:	699b      	ldr	r3, [r3, #24]
 80052fc:	4a0d      	ldr	r2, [pc, #52]	; (8005334 <HAL_TIM_Encoder_MspInit+0x74>)
 80052fe:	f043 0304 	orr.w	r3, r3, #4
 8005302:	6193      	str	r3, [r2, #24]
 8005304:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <HAL_TIM_Encoder_MspInit+0x74>)
 8005306:	699b      	ldr	r3, [r3, #24]
 8005308:	f003 0304 	and.w	r3, r3, #4
 800530c:	60bb      	str	r3, [r7, #8]
 800530e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005310:	23c0      	movs	r3, #192	; 0xc0
 8005312:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005314:	2300      	movs	r3, #0
 8005316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005318:	2300      	movs	r3, #0
 800531a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800531c:	f107 0310 	add.w	r3, r7, #16
 8005320:	4619      	mov	r1, r3
 8005322:	4805      	ldr	r0, [pc, #20]	; (8005338 <HAL_TIM_Encoder_MspInit+0x78>)
 8005324:	f7fc f87e 	bl	8001424 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005328:	bf00      	nop
 800532a:	3720      	adds	r7, #32
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40000400 	.word	0x40000400
 8005334:	40021000 	.word	0x40021000
 8005338:	40010800 	.word	0x40010800

0800533c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b088      	sub	sp, #32
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005344:	f107 0310 	add.w	r3, r7, #16
 8005348:	2200      	movs	r2, #0
 800534a:	601a      	str	r2, [r3, #0]
 800534c:	605a      	str	r2, [r3, #4]
 800534e:	609a      	str	r2, [r3, #8]
 8005350:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800535a:	d117      	bne.n	800538c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800535c:	4b0d      	ldr	r3, [pc, #52]	; (8005394 <HAL_TIM_MspPostInit+0x58>)
 800535e:	699b      	ldr	r3, [r3, #24]
 8005360:	4a0c      	ldr	r2, [pc, #48]	; (8005394 <HAL_TIM_MspPostInit+0x58>)
 8005362:	f043 0304 	orr.w	r3, r3, #4
 8005366:	6193      	str	r3, [r2, #24]
 8005368:	4b0a      	ldr	r3, [pc, #40]	; (8005394 <HAL_TIM_MspPostInit+0x58>)
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	f003 0304 	and.w	r3, r3, #4
 8005370:	60fb      	str	r3, [r7, #12]
 8005372:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005374:	230c      	movs	r3, #12
 8005376:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005378:	2302      	movs	r3, #2
 800537a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800537c:	2302      	movs	r3, #2
 800537e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005380:	f107 0310 	add.w	r3, r7, #16
 8005384:	4619      	mov	r1, r3
 8005386:	4804      	ldr	r0, [pc, #16]	; (8005398 <HAL_TIM_MspPostInit+0x5c>)
 8005388:	f7fc f84c 	bl	8001424 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800538c:	bf00      	nop
 800538e:	3720      	adds	r7, #32
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40021000 	.word	0x40021000
 8005398:	40010800 	.word	0x40010800

0800539c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b088      	sub	sp, #32
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053a4:	f107 0310 	add.w	r3, r7, #16
 80053a8:	2200      	movs	r2, #0
 80053aa:	601a      	str	r2, [r3, #0]
 80053ac:	605a      	str	r2, [r3, #4]
 80053ae:	609a      	str	r2, [r3, #8]
 80053b0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a1c      	ldr	r2, [pc, #112]	; (8005428 <HAL_UART_MspInit+0x8c>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d131      	bne.n	8005420 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80053bc:	4b1b      	ldr	r3, [pc, #108]	; (800542c <HAL_UART_MspInit+0x90>)
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	4a1a      	ldr	r2, [pc, #104]	; (800542c <HAL_UART_MspInit+0x90>)
 80053c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053c6:	6193      	str	r3, [r2, #24]
 80053c8:	4b18      	ldr	r3, [pc, #96]	; (800542c <HAL_UART_MspInit+0x90>)
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053d0:	60fb      	str	r3, [r7, #12]
 80053d2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053d4:	4b15      	ldr	r3, [pc, #84]	; (800542c <HAL_UART_MspInit+0x90>)
 80053d6:	699b      	ldr	r3, [r3, #24]
 80053d8:	4a14      	ldr	r2, [pc, #80]	; (800542c <HAL_UART_MspInit+0x90>)
 80053da:	f043 0304 	orr.w	r3, r3, #4
 80053de:	6193      	str	r3, [r2, #24]
 80053e0:	4b12      	ldr	r3, [pc, #72]	; (800542c <HAL_UART_MspInit+0x90>)
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	f003 0304 	and.w	r3, r3, #4
 80053e8:	60bb      	str	r3, [r7, #8]
 80053ea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80053ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053f2:	2302      	movs	r3, #2
 80053f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80053f6:	2303      	movs	r3, #3
 80053f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053fa:	f107 0310 	add.w	r3, r7, #16
 80053fe:	4619      	mov	r1, r3
 8005400:	480b      	ldr	r0, [pc, #44]	; (8005430 <HAL_UART_MspInit+0x94>)
 8005402:	f7fc f80f 	bl	8001424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800540a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800540c:	2300      	movs	r3, #0
 800540e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005410:	2300      	movs	r3, #0
 8005412:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005414:	f107 0310 	add.w	r3, r7, #16
 8005418:	4619      	mov	r1, r3
 800541a:	4805      	ldr	r0, [pc, #20]	; (8005430 <HAL_UART_MspInit+0x94>)
 800541c:	f7fc f802 	bl	8001424 <HAL_GPIO_Init>
    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
 8005420:	bf00      	nop
 8005422:	3720      	adds	r7, #32
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	40013800 	.word	0x40013800
 800542c:	40021000 	.word	0x40021000
 8005430:	40010800 	.word	0x40010800

08005434 <NMI_Handler>:
/*           Cortex-M3 Processor Interruption and Exception Handlers          */ 
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
 8005434:	b480      	push	{r7}
 8005436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
 8005438:	bf00      	nop
 800543a:	46bd      	mov	sp, r7
 800543c:	bc80      	pop	{r7}
 800543e:	4770      	bx	lr

08005440 <HardFault_Handler>:
}

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
 8005440:	b480      	push	{r7}
 8005442:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
 8005444:	e7fe      	b.n	8005444 <HardFault_Handler+0x4>

08005446 <MemManage_Handler>:
}

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
 8005446:	b480      	push	{r7}
 8005448:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
 800544a:	e7fe      	b.n	800544a <MemManage_Handler+0x4>

0800544c <BusFault_Handler>:
}

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
 8005450:	e7fe      	b.n	8005450 <BusFault_Handler+0x4>

08005452 <UsageFault_Handler>:
}

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
 8005452:	b480      	push	{r7}
 8005454:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
 8005456:	e7fe      	b.n	8005456 <UsageFault_Handler+0x4>

08005458 <SVC_Handler>:
}

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
 8005458:	b480      	push	{r7}
 800545a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
 800545c:	bf00      	nop
 800545e:	46bd      	mov	sp, r7
 8005460:	bc80      	pop	{r7}
 8005462:	4770      	bx	lr

08005464 <DebugMon_Handler>:
}

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8005464:	b480      	push	{r7}
 8005466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
 8005468:	bf00      	nop
 800546a:	46bd      	mov	sp, r7
 800546c:	bc80      	pop	{r7}
 800546e:	4770      	bx	lr

08005470 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
 8005474:	bf00      	nop
 8005476:	46bd      	mov	sp, r7
 8005478:	bc80      	pop	{r7}
 800547a:	4770      	bx	lr

0800547c <SysTick_Handler>:
}

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
 800547c:	b580      	push	{r7, lr}
 800547e:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
 8005480:	f7fb feaa 	bl	80011d8 <HAL_IncTick>
  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
 8005484:	bf00      	nop
 8005486:	bd80      	pop	{r7, pc}

08005488 <TIM1_UP_IRQHandler>:
/******************************************************************************/

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
 8005488:	b580      	push	{r7, lr}
 800548a:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
 800548c:	4802      	ldr	r0, [pc, #8]	; (8005498 <TIM1_UP_IRQHandler+0x10>)
 800548e:	f7fd feff 	bl	8003290 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
 8005492:	bf00      	nop
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	200001bc 	.word	0x200001bc

0800549c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800549c:	b480      	push	{r7}
 800549e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80054a0:	4b15      	ldr	r3, [pc, #84]	; (80054f8 <SystemInit+0x5c>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a14      	ldr	r2, [pc, #80]	; (80054f8 <SystemInit+0x5c>)
 80054a6:	f043 0301 	orr.w	r3, r3, #1
 80054aa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80054ac:	4b12      	ldr	r3, [pc, #72]	; (80054f8 <SystemInit+0x5c>)
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	4911      	ldr	r1, [pc, #68]	; (80054f8 <SystemInit+0x5c>)
 80054b2:	4b12      	ldr	r3, [pc, #72]	; (80054fc <SystemInit+0x60>)
 80054b4:	4013      	ands	r3, r2
 80054b6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80054b8:	4b0f      	ldr	r3, [pc, #60]	; (80054f8 <SystemInit+0x5c>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a0e      	ldr	r2, [pc, #56]	; (80054f8 <SystemInit+0x5c>)
 80054be:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80054c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054c6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80054c8:	4b0b      	ldr	r3, [pc, #44]	; (80054f8 <SystemInit+0x5c>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a0a      	ldr	r2, [pc, #40]	; (80054f8 <SystemInit+0x5c>)
 80054ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054d2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80054d4:	4b08      	ldr	r3, [pc, #32]	; (80054f8 <SystemInit+0x5c>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	4a07      	ldr	r2, [pc, #28]	; (80054f8 <SystemInit+0x5c>)
 80054da:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80054de:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80054e0:	4b05      	ldr	r3, [pc, #20]	; (80054f8 <SystemInit+0x5c>)
 80054e2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80054e6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80054e8:	4b05      	ldr	r3, [pc, #20]	; (8005500 <SystemInit+0x64>)
 80054ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80054ee:	609a      	str	r2, [r3, #8]
#endif 
}
 80054f0:	bf00      	nop
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bc80      	pop	{r7}
 80054f6:	4770      	bx	lr
 80054f8:	40021000 	.word	0x40021000
 80054fc:	f8ff0000 	.word	0xf8ff0000
 8005500:	e000ed00 	.word	0xe000ed00

08005504 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005504:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005506:	e003      	b.n	8005510 <LoopCopyDataInit>

08005508 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005508:	4b0b      	ldr	r3, [pc, #44]	; (8005538 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800550a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800550c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800550e:	3104      	adds	r1, #4

08005510 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005510:	480a      	ldr	r0, [pc, #40]	; (800553c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8005512:	4b0b      	ldr	r3, [pc, #44]	; (8005540 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005514:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005516:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005518:	d3f6      	bcc.n	8005508 <CopyDataInit>
  ldr r2, =_sbss
 800551a:	4a0a      	ldr	r2, [pc, #40]	; (8005544 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800551c:	e002      	b.n	8005524 <LoopFillZerobss>

0800551e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800551e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005520:	f842 3b04 	str.w	r3, [r2], #4

08005524 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005524:	4b08      	ldr	r3, [pc, #32]	; (8005548 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005526:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005528:	d3f9      	bcc.n	800551e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800552a:	f7ff ffb7 	bl	800549c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800552e:	f000 fb85 	bl	8005c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005532:	f7ff f859 	bl	80045e8 <main>
  bx lr
 8005536:	4770      	bx	lr
  ldr r3, =_sidata
 8005538:	08005da8 	.word	0x08005da8
  ldr r0, =_sdata
 800553c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005540:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8005544:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8005548:	20000248 	.word	0x20000248

0800554c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800554c:	e7fe      	b.n	800554c <ADC1_2_IRQHandler>
	...

08005550 <atan>:
 8005550:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005554:	4bb6      	ldr	r3, [pc, #728]	; (8005830 <atan+0x2e0>)
 8005556:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800555a:	429e      	cmp	r6, r3
 800555c:	4604      	mov	r4, r0
 800555e:	460d      	mov	r5, r1
 8005560:	468b      	mov	fp, r1
 8005562:	dd17      	ble.n	8005594 <atan+0x44>
 8005564:	4bb3      	ldr	r3, [pc, #716]	; (8005834 <atan+0x2e4>)
 8005566:	429e      	cmp	r6, r3
 8005568:	dc01      	bgt.n	800556e <atan+0x1e>
 800556a:	d109      	bne.n	8005580 <atan+0x30>
 800556c:	b140      	cbz	r0, 8005580 <atan+0x30>
 800556e:	4622      	mov	r2, r4
 8005570:	462b      	mov	r3, r5
 8005572:	4620      	mov	r0, r4
 8005574:	4629      	mov	r1, r5
 8005576:	f7fa fdf1 	bl	800015c <__adddf3>
 800557a:	4604      	mov	r4, r0
 800557c:	460d      	mov	r5, r1
 800557e:	e005      	b.n	800558c <atan+0x3c>
 8005580:	f1bb 0f00 	cmp.w	fp, #0
 8005584:	4cac      	ldr	r4, [pc, #688]	; (8005838 <atan+0x2e8>)
 8005586:	f340 8121 	ble.w	80057cc <atan+0x27c>
 800558a:	4dac      	ldr	r5, [pc, #688]	; (800583c <atan+0x2ec>)
 800558c:	4620      	mov	r0, r4
 800558e:	4629      	mov	r1, r5
 8005590:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005594:	4baa      	ldr	r3, [pc, #680]	; (8005840 <atan+0x2f0>)
 8005596:	429e      	cmp	r6, r3
 8005598:	dc11      	bgt.n	80055be <atan+0x6e>
 800559a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800559e:	429e      	cmp	r6, r3
 80055a0:	dc0a      	bgt.n	80055b8 <atan+0x68>
 80055a2:	a38b      	add	r3, pc, #556	; (adr r3, 80057d0 <atan+0x280>)
 80055a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a8:	f7fa fdd8 	bl	800015c <__adddf3>
 80055ac:	2200      	movs	r2, #0
 80055ae:	4ba5      	ldr	r3, [pc, #660]	; (8005844 <atan+0x2f4>)
 80055b0:	f7fb fa1a 	bl	80009e8 <__aeabi_dcmpgt>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	d1e9      	bne.n	800558c <atan+0x3c>
 80055b8:	f04f 3aff 	mov.w	sl, #4294967295
 80055bc:	e027      	b.n	800560e <atan+0xbe>
 80055be:	f000 f951 	bl	8005864 <fabs>
 80055c2:	4ba1      	ldr	r3, [pc, #644]	; (8005848 <atan+0x2f8>)
 80055c4:	4604      	mov	r4, r0
 80055c6:	429e      	cmp	r6, r3
 80055c8:	460d      	mov	r5, r1
 80055ca:	f300 80b8 	bgt.w	800573e <atan+0x1ee>
 80055ce:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80055d2:	429e      	cmp	r6, r3
 80055d4:	f300 809c 	bgt.w	8005710 <atan+0x1c0>
 80055d8:	4602      	mov	r2, r0
 80055da:	460b      	mov	r3, r1
 80055dc:	f7fa fdbe 	bl	800015c <__adddf3>
 80055e0:	2200      	movs	r2, #0
 80055e2:	4b98      	ldr	r3, [pc, #608]	; (8005844 <atan+0x2f4>)
 80055e4:	f7fa fdb8 	bl	8000158 <__aeabi_dsub>
 80055e8:	2200      	movs	r2, #0
 80055ea:	4606      	mov	r6, r0
 80055ec:	460f      	mov	r7, r1
 80055ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055f2:	4620      	mov	r0, r4
 80055f4:	4629      	mov	r1, r5
 80055f6:	f7fa fdb1 	bl	800015c <__adddf3>
 80055fa:	4602      	mov	r2, r0
 80055fc:	460b      	mov	r3, r1
 80055fe:	4630      	mov	r0, r6
 8005600:	4639      	mov	r1, r7
 8005602:	f7fb f88b 	bl	800071c <__aeabi_ddiv>
 8005606:	f04f 0a00 	mov.w	sl, #0
 800560a:	4604      	mov	r4, r0
 800560c:	460d      	mov	r5, r1
 800560e:	4622      	mov	r2, r4
 8005610:	462b      	mov	r3, r5
 8005612:	4620      	mov	r0, r4
 8005614:	4629      	mov	r1, r5
 8005616:	f7fa ff57 	bl	80004c8 <__aeabi_dmul>
 800561a:	4602      	mov	r2, r0
 800561c:	460b      	mov	r3, r1
 800561e:	4680      	mov	r8, r0
 8005620:	4689      	mov	r9, r1
 8005622:	f7fa ff51 	bl	80004c8 <__aeabi_dmul>
 8005626:	a36c      	add	r3, pc, #432	; (adr r3, 80057d8 <atan+0x288>)
 8005628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562c:	4606      	mov	r6, r0
 800562e:	460f      	mov	r7, r1
 8005630:	f7fa ff4a 	bl	80004c8 <__aeabi_dmul>
 8005634:	a36a      	add	r3, pc, #424	; (adr r3, 80057e0 <atan+0x290>)
 8005636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563a:	f7fa fd8f 	bl	800015c <__adddf3>
 800563e:	4632      	mov	r2, r6
 8005640:	463b      	mov	r3, r7
 8005642:	f7fa ff41 	bl	80004c8 <__aeabi_dmul>
 8005646:	a368      	add	r3, pc, #416	; (adr r3, 80057e8 <atan+0x298>)
 8005648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564c:	f7fa fd86 	bl	800015c <__adddf3>
 8005650:	4632      	mov	r2, r6
 8005652:	463b      	mov	r3, r7
 8005654:	f7fa ff38 	bl	80004c8 <__aeabi_dmul>
 8005658:	a365      	add	r3, pc, #404	; (adr r3, 80057f0 <atan+0x2a0>)
 800565a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565e:	f7fa fd7d 	bl	800015c <__adddf3>
 8005662:	4632      	mov	r2, r6
 8005664:	463b      	mov	r3, r7
 8005666:	f7fa ff2f 	bl	80004c8 <__aeabi_dmul>
 800566a:	a363      	add	r3, pc, #396	; (adr r3, 80057f8 <atan+0x2a8>)
 800566c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005670:	f7fa fd74 	bl	800015c <__adddf3>
 8005674:	4632      	mov	r2, r6
 8005676:	463b      	mov	r3, r7
 8005678:	f7fa ff26 	bl	80004c8 <__aeabi_dmul>
 800567c:	a360      	add	r3, pc, #384	; (adr r3, 8005800 <atan+0x2b0>)
 800567e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005682:	f7fa fd6b 	bl	800015c <__adddf3>
 8005686:	4642      	mov	r2, r8
 8005688:	464b      	mov	r3, r9
 800568a:	f7fa ff1d 	bl	80004c8 <__aeabi_dmul>
 800568e:	a35e      	add	r3, pc, #376	; (adr r3, 8005808 <atan+0x2b8>)
 8005690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005694:	4680      	mov	r8, r0
 8005696:	4689      	mov	r9, r1
 8005698:	4630      	mov	r0, r6
 800569a:	4639      	mov	r1, r7
 800569c:	f7fa ff14 	bl	80004c8 <__aeabi_dmul>
 80056a0:	a35b      	add	r3, pc, #364	; (adr r3, 8005810 <atan+0x2c0>)
 80056a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a6:	f7fa fd57 	bl	8000158 <__aeabi_dsub>
 80056aa:	4632      	mov	r2, r6
 80056ac:	463b      	mov	r3, r7
 80056ae:	f7fa ff0b 	bl	80004c8 <__aeabi_dmul>
 80056b2:	a359      	add	r3, pc, #356	; (adr r3, 8005818 <atan+0x2c8>)
 80056b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b8:	f7fa fd4e 	bl	8000158 <__aeabi_dsub>
 80056bc:	4632      	mov	r2, r6
 80056be:	463b      	mov	r3, r7
 80056c0:	f7fa ff02 	bl	80004c8 <__aeabi_dmul>
 80056c4:	a356      	add	r3, pc, #344	; (adr r3, 8005820 <atan+0x2d0>)
 80056c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ca:	f7fa fd45 	bl	8000158 <__aeabi_dsub>
 80056ce:	4632      	mov	r2, r6
 80056d0:	463b      	mov	r3, r7
 80056d2:	f7fa fef9 	bl	80004c8 <__aeabi_dmul>
 80056d6:	a354      	add	r3, pc, #336	; (adr r3, 8005828 <atan+0x2d8>)
 80056d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056dc:	f7fa fd3c 	bl	8000158 <__aeabi_dsub>
 80056e0:	4632      	mov	r2, r6
 80056e2:	463b      	mov	r3, r7
 80056e4:	f7fa fef0 	bl	80004c8 <__aeabi_dmul>
 80056e8:	4602      	mov	r2, r0
 80056ea:	460b      	mov	r3, r1
 80056ec:	4640      	mov	r0, r8
 80056ee:	4649      	mov	r1, r9
 80056f0:	f7fa fd34 	bl	800015c <__adddf3>
 80056f4:	4622      	mov	r2, r4
 80056f6:	462b      	mov	r3, r5
 80056f8:	f7fa fee6 	bl	80004c8 <__aeabi_dmul>
 80056fc:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005700:	4602      	mov	r2, r0
 8005702:	460b      	mov	r3, r1
 8005704:	d144      	bne.n	8005790 <atan+0x240>
 8005706:	4620      	mov	r0, r4
 8005708:	4629      	mov	r1, r5
 800570a:	f7fa fd25 	bl	8000158 <__aeabi_dsub>
 800570e:	e734      	b.n	800557a <atan+0x2a>
 8005710:	2200      	movs	r2, #0
 8005712:	4b4c      	ldr	r3, [pc, #304]	; (8005844 <atan+0x2f4>)
 8005714:	f7fa fd20 	bl	8000158 <__aeabi_dsub>
 8005718:	2200      	movs	r2, #0
 800571a:	4606      	mov	r6, r0
 800571c:	460f      	mov	r7, r1
 800571e:	4b49      	ldr	r3, [pc, #292]	; (8005844 <atan+0x2f4>)
 8005720:	4620      	mov	r0, r4
 8005722:	4629      	mov	r1, r5
 8005724:	f7fa fd1a 	bl	800015c <__adddf3>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	4630      	mov	r0, r6
 800572e:	4639      	mov	r1, r7
 8005730:	f7fa fff4 	bl	800071c <__aeabi_ddiv>
 8005734:	f04f 0a01 	mov.w	sl, #1
 8005738:	4604      	mov	r4, r0
 800573a:	460d      	mov	r5, r1
 800573c:	e767      	b.n	800560e <atan+0xbe>
 800573e:	4b43      	ldr	r3, [pc, #268]	; (800584c <atan+0x2fc>)
 8005740:	429e      	cmp	r6, r3
 8005742:	dc1a      	bgt.n	800577a <atan+0x22a>
 8005744:	2200      	movs	r2, #0
 8005746:	4b42      	ldr	r3, [pc, #264]	; (8005850 <atan+0x300>)
 8005748:	f7fa fd06 	bl	8000158 <__aeabi_dsub>
 800574c:	2200      	movs	r2, #0
 800574e:	4606      	mov	r6, r0
 8005750:	460f      	mov	r7, r1
 8005752:	4b3f      	ldr	r3, [pc, #252]	; (8005850 <atan+0x300>)
 8005754:	4620      	mov	r0, r4
 8005756:	4629      	mov	r1, r5
 8005758:	f7fa feb6 	bl	80004c8 <__aeabi_dmul>
 800575c:	2200      	movs	r2, #0
 800575e:	4b39      	ldr	r3, [pc, #228]	; (8005844 <atan+0x2f4>)
 8005760:	f7fa fcfc 	bl	800015c <__adddf3>
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	4630      	mov	r0, r6
 800576a:	4639      	mov	r1, r7
 800576c:	f7fa ffd6 	bl	800071c <__aeabi_ddiv>
 8005770:	f04f 0a02 	mov.w	sl, #2
 8005774:	4604      	mov	r4, r0
 8005776:	460d      	mov	r5, r1
 8005778:	e749      	b.n	800560e <atan+0xbe>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	2000      	movs	r0, #0
 8005780:	4934      	ldr	r1, [pc, #208]	; (8005854 <atan+0x304>)
 8005782:	f7fa ffcb 	bl	800071c <__aeabi_ddiv>
 8005786:	f04f 0a03 	mov.w	sl, #3
 800578a:	4604      	mov	r4, r0
 800578c:	460d      	mov	r5, r1
 800578e:	e73e      	b.n	800560e <atan+0xbe>
 8005790:	4b31      	ldr	r3, [pc, #196]	; (8005858 <atan+0x308>)
 8005792:	4e32      	ldr	r6, [pc, #200]	; (800585c <atan+0x30c>)
 8005794:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8005798:	4456      	add	r6, sl
 800579a:	449a      	add	sl, r3
 800579c:	e9da 2300 	ldrd	r2, r3, [sl]
 80057a0:	f7fa fcda 	bl	8000158 <__aeabi_dsub>
 80057a4:	4622      	mov	r2, r4
 80057a6:	462b      	mov	r3, r5
 80057a8:	f7fa fcd6 	bl	8000158 <__aeabi_dsub>
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	e9d6 0100 	ldrd	r0, r1, [r6]
 80057b4:	f7fa fcd0 	bl	8000158 <__aeabi_dsub>
 80057b8:	f1bb 0f00 	cmp.w	fp, #0
 80057bc:	4604      	mov	r4, r0
 80057be:	460d      	mov	r5, r1
 80057c0:	f6bf aee4 	bge.w	800558c <atan+0x3c>
 80057c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80057c8:	461d      	mov	r5, r3
 80057ca:	e6df      	b.n	800558c <atan+0x3c>
 80057cc:	4d24      	ldr	r5, [pc, #144]	; (8005860 <atan+0x310>)
 80057ce:	e6dd      	b.n	800558c <atan+0x3c>
 80057d0:	8800759c 	.word	0x8800759c
 80057d4:	7e37e43c 	.word	0x7e37e43c
 80057d8:	e322da11 	.word	0xe322da11
 80057dc:	3f90ad3a 	.word	0x3f90ad3a
 80057e0:	24760deb 	.word	0x24760deb
 80057e4:	3fa97b4b 	.word	0x3fa97b4b
 80057e8:	a0d03d51 	.word	0xa0d03d51
 80057ec:	3fb10d66 	.word	0x3fb10d66
 80057f0:	c54c206e 	.word	0xc54c206e
 80057f4:	3fb745cd 	.word	0x3fb745cd
 80057f8:	920083ff 	.word	0x920083ff
 80057fc:	3fc24924 	.word	0x3fc24924
 8005800:	5555550d 	.word	0x5555550d
 8005804:	3fd55555 	.word	0x3fd55555
 8005808:	2c6a6c2f 	.word	0x2c6a6c2f
 800580c:	bfa2b444 	.word	0xbfa2b444
 8005810:	52defd9a 	.word	0x52defd9a
 8005814:	3fadde2d 	.word	0x3fadde2d
 8005818:	af749a6d 	.word	0xaf749a6d
 800581c:	3fb3b0f2 	.word	0x3fb3b0f2
 8005820:	fe231671 	.word	0xfe231671
 8005824:	3fbc71c6 	.word	0x3fbc71c6
 8005828:	9998ebc4 	.word	0x9998ebc4
 800582c:	3fc99999 	.word	0x3fc99999
 8005830:	440fffff 	.word	0x440fffff
 8005834:	7ff00000 	.word	0x7ff00000
 8005838:	54442d18 	.word	0x54442d18
 800583c:	3ff921fb 	.word	0x3ff921fb
 8005840:	3fdbffff 	.word	0x3fdbffff
 8005844:	3ff00000 	.word	0x3ff00000
 8005848:	3ff2ffff 	.word	0x3ff2ffff
 800584c:	40037fff 	.word	0x40037fff
 8005850:	3ff80000 	.word	0x3ff80000
 8005854:	bff00000 	.word	0xbff00000
 8005858:	08005d78 	.word	0x08005d78
 800585c:	08005d58 	.word	0x08005d58
 8005860:	bff921fb 	.word	0xbff921fb

08005864 <fabs>:
 8005864:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005868:	4619      	mov	r1, r3
 800586a:	4770      	bx	lr

0800586c <atan2>:
 800586c:	f000 b854 	b.w	8005918 <__ieee754_atan2>

08005870 <sqrt>:
 8005870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005874:	b08b      	sub	sp, #44	; 0x2c
 8005876:	4604      	mov	r4, r0
 8005878:	460d      	mov	r5, r1
 800587a:	f000 f92b 	bl	8005ad4 <__ieee754_sqrt>
 800587e:	4b24      	ldr	r3, [pc, #144]	; (8005910 <sqrt+0xa0>)
 8005880:	4680      	mov	r8, r0
 8005882:	f993 a000 	ldrsb.w	sl, [r3]
 8005886:	4689      	mov	r9, r1
 8005888:	f1ba 3fff 	cmp.w	sl, #4294967295
 800588c:	d02b      	beq.n	80058e6 <sqrt+0x76>
 800588e:	4622      	mov	r2, r4
 8005890:	462b      	mov	r3, r5
 8005892:	4620      	mov	r0, r4
 8005894:	4629      	mov	r1, r5
 8005896:	f7fb f8b1 	bl	80009fc <__aeabi_dcmpun>
 800589a:	4683      	mov	fp, r0
 800589c:	bb18      	cbnz	r0, 80058e6 <sqrt+0x76>
 800589e:	2600      	movs	r6, #0
 80058a0:	2700      	movs	r7, #0
 80058a2:	4632      	mov	r2, r6
 80058a4:	463b      	mov	r3, r7
 80058a6:	4620      	mov	r0, r4
 80058a8:	4629      	mov	r1, r5
 80058aa:	f7fb f87f 	bl	80009ac <__aeabi_dcmplt>
 80058ae:	b1d0      	cbz	r0, 80058e6 <sqrt+0x76>
 80058b0:	2301      	movs	r3, #1
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	4b17      	ldr	r3, [pc, #92]	; (8005914 <sqrt+0xa4>)
 80058b6:	f8cd b020 	str.w	fp, [sp, #32]
 80058ba:	9301      	str	r3, [sp, #4]
 80058bc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80058c0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80058c4:	f1ba 0f00 	cmp.w	sl, #0
 80058c8:	d112      	bne.n	80058f0 <sqrt+0x80>
 80058ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80058ce:	4668      	mov	r0, sp
 80058d0:	f000 f9ac 	bl	8005c2c <matherr>
 80058d4:	b1b8      	cbz	r0, 8005906 <sqrt+0x96>
 80058d6:	9b08      	ldr	r3, [sp, #32]
 80058d8:	b11b      	cbz	r3, 80058e2 <sqrt+0x72>
 80058da:	f000 f9a9 	bl	8005c30 <__errno>
 80058de:	9b08      	ldr	r3, [sp, #32]
 80058e0:	6003      	str	r3, [r0, #0]
 80058e2:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 80058e6:	4640      	mov	r0, r8
 80058e8:	4649      	mov	r1, r9
 80058ea:	b00b      	add	sp, #44	; 0x2c
 80058ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058f0:	4632      	mov	r2, r6
 80058f2:	463b      	mov	r3, r7
 80058f4:	4630      	mov	r0, r6
 80058f6:	4639      	mov	r1, r7
 80058f8:	f7fa ff10 	bl	800071c <__aeabi_ddiv>
 80058fc:	f1ba 0f02 	cmp.w	sl, #2
 8005900:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005904:	d1e3      	bne.n	80058ce <sqrt+0x5e>
 8005906:	f000 f993 	bl	8005c30 <__errno>
 800590a:	2321      	movs	r3, #33	; 0x21
 800590c:	6003      	str	r3, [r0, #0]
 800590e:	e7e2      	b.n	80058d6 <sqrt+0x66>
 8005910:	20000010 	.word	0x20000010
 8005914:	08005d98 	.word	0x08005d98

08005918 <__ieee754_atan2>:
 8005918:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800591c:	4256      	negs	r6, r2
 800591e:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 8005922:	4316      	orrs	r6, r2
 8005924:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8005ad0 <__ieee754_atan2+0x1b8>
 8005928:	ea4c 76d6 	orr.w	r6, ip, r6, lsr #31
 800592c:	454e      	cmp	r6, r9
 800592e:	4604      	mov	r4, r0
 8005930:	460d      	mov	r5, r1
 8005932:	469e      	mov	lr, r3
 8005934:	d808      	bhi.n	8005948 <__ieee754_atan2+0x30>
 8005936:	4246      	negs	r6, r0
 8005938:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800593c:	4306      	orrs	r6, r0
 800593e:	ea47 76d6 	orr.w	r6, r7, r6, lsr #31
 8005942:	454e      	cmp	r6, r9
 8005944:	4688      	mov	r8, r1
 8005946:	d906      	bls.n	8005956 <__ieee754_atan2+0x3e>
 8005948:	4620      	mov	r0, r4
 800594a:	4629      	mov	r1, r5
 800594c:	f7fa fc06 	bl	800015c <__adddf3>
 8005950:	4604      	mov	r4, r0
 8005952:	460d      	mov	r5, r1
 8005954:	e030      	b.n	80059b8 <__ieee754_atan2+0xa0>
 8005956:	f103 4640 	add.w	r6, r3, #3221225472	; 0xc0000000
 800595a:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800595e:	4316      	orrs	r6, r2
 8005960:	d103      	bne.n	800596a <__ieee754_atan2+0x52>
 8005962:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005966:	f7ff bdf3 	b.w	8005550 <atan>
 800596a:	179e      	asrs	r6, r3, #30
 800596c:	f006 0602 	and.w	r6, r6, #2
 8005970:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8005974:	ea57 0100 	orrs.w	r1, r7, r0
 8005978:	d107      	bne.n	800598a <__ieee754_atan2+0x72>
 800597a:	2e02      	cmp	r6, #2
 800597c:	d079      	beq.n	8005a72 <__ieee754_atan2+0x15a>
 800597e:	2e03      	cmp	r6, #3
 8005980:	d11a      	bne.n	80059b8 <__ieee754_atan2+0xa0>
 8005982:	a541      	add	r5, pc, #260	; (adr r5, 8005a88 <__ieee754_atan2+0x170>)
 8005984:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005988:	e016      	b.n	80059b8 <__ieee754_atan2+0xa0>
 800598a:	ea5c 0102 	orrs.w	r1, ip, r2
 800598e:	d106      	bne.n	800599e <__ieee754_atan2+0x86>
 8005990:	f1b8 0f00 	cmp.w	r8, #0
 8005994:	da71      	bge.n	8005a7a <__ieee754_atan2+0x162>
 8005996:	a53e      	add	r5, pc, #248	; (adr r5, 8005a90 <__ieee754_atan2+0x178>)
 8005998:	e9d5 4500 	ldrd	r4, r5, [r5]
 800599c:	e00c      	b.n	80059b8 <__ieee754_atan2+0xa0>
 800599e:	45cc      	cmp	ip, r9
 80059a0:	d123      	bne.n	80059ea <__ieee754_atan2+0xd2>
 80059a2:	4567      	cmp	r7, ip
 80059a4:	d114      	bne.n	80059d0 <__ieee754_atan2+0xb8>
 80059a6:	2e02      	cmp	r6, #2
 80059a8:	d00a      	beq.n	80059c0 <__ieee754_atan2+0xa8>
 80059aa:	2e03      	cmp	r6, #3
 80059ac:	d00c      	beq.n	80059c8 <__ieee754_atan2+0xb0>
 80059ae:	2e01      	cmp	r6, #1
 80059b0:	d15b      	bne.n	8005a6a <__ieee754_atan2+0x152>
 80059b2:	a539      	add	r5, pc, #228	; (adr r5, 8005a98 <__ieee754_atan2+0x180>)
 80059b4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80059b8:	4620      	mov	r0, r4
 80059ba:	4629      	mov	r1, r5
 80059bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059c0:	a537      	add	r5, pc, #220	; (adr r5, 8005aa0 <__ieee754_atan2+0x188>)
 80059c2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80059c6:	e7f7      	b.n	80059b8 <__ieee754_atan2+0xa0>
 80059c8:	a537      	add	r5, pc, #220	; (adr r5, 8005aa8 <__ieee754_atan2+0x190>)
 80059ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80059ce:	e7f3      	b.n	80059b8 <__ieee754_atan2+0xa0>
 80059d0:	2e02      	cmp	r6, #2
 80059d2:	d04e      	beq.n	8005a72 <__ieee754_atan2+0x15a>
 80059d4:	2e03      	cmp	r6, #3
 80059d6:	d0d4      	beq.n	8005982 <__ieee754_atan2+0x6a>
 80059d8:	2e01      	cmp	r6, #1
 80059da:	f04f 0400 	mov.w	r4, #0
 80059de:	d102      	bne.n	80059e6 <__ieee754_atan2+0xce>
 80059e0:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 80059e4:	e7e8      	b.n	80059b8 <__ieee754_atan2+0xa0>
 80059e6:	2500      	movs	r5, #0
 80059e8:	e7e6      	b.n	80059b8 <__ieee754_atan2+0xa0>
 80059ea:	454f      	cmp	r7, r9
 80059ec:	d0d0      	beq.n	8005990 <__ieee754_atan2+0x78>
 80059ee:	eba7 070c 	sub.w	r7, r7, ip
 80059f2:	153f      	asrs	r7, r7, #20
 80059f4:	2f3c      	cmp	r7, #60	; 0x3c
 80059f6:	dc1e      	bgt.n	8005a36 <__ieee754_atan2+0x11e>
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	da01      	bge.n	8005a00 <__ieee754_atan2+0xe8>
 80059fc:	373c      	adds	r7, #60	; 0x3c
 80059fe:	db1e      	blt.n	8005a3e <__ieee754_atan2+0x126>
 8005a00:	4620      	mov	r0, r4
 8005a02:	4629      	mov	r1, r5
 8005a04:	f7fa fe8a 	bl	800071c <__aeabi_ddiv>
 8005a08:	f7ff ff2c 	bl	8005864 <fabs>
 8005a0c:	f7ff fda0 	bl	8005550 <atan>
 8005a10:	4604      	mov	r4, r0
 8005a12:	460d      	mov	r5, r1
 8005a14:	2e01      	cmp	r6, #1
 8005a16:	d015      	beq.n	8005a44 <__ieee754_atan2+0x12c>
 8005a18:	2e02      	cmp	r6, #2
 8005a1a:	d017      	beq.n	8005a4c <__ieee754_atan2+0x134>
 8005a1c:	2e00      	cmp	r6, #0
 8005a1e:	d0cb      	beq.n	80059b8 <__ieee754_atan2+0xa0>
 8005a20:	a323      	add	r3, pc, #140	; (adr r3, 8005ab0 <__ieee754_atan2+0x198>)
 8005a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a26:	4620      	mov	r0, r4
 8005a28:	4629      	mov	r1, r5
 8005a2a:	f7fa fb95 	bl	8000158 <__aeabi_dsub>
 8005a2e:	a322      	add	r3, pc, #136	; (adr r3, 8005ab8 <__ieee754_atan2+0x1a0>)
 8005a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a34:	e016      	b.n	8005a64 <__ieee754_atan2+0x14c>
 8005a36:	a522      	add	r5, pc, #136	; (adr r5, 8005ac0 <__ieee754_atan2+0x1a8>)
 8005a38:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005a3c:	e7ea      	b.n	8005a14 <__ieee754_atan2+0xfc>
 8005a3e:	2400      	movs	r4, #0
 8005a40:	2500      	movs	r5, #0
 8005a42:	e7e7      	b.n	8005a14 <__ieee754_atan2+0xfc>
 8005a44:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005a48:	461d      	mov	r5, r3
 8005a4a:	e7b5      	b.n	80059b8 <__ieee754_atan2+0xa0>
 8005a4c:	a318      	add	r3, pc, #96	; (adr r3, 8005ab0 <__ieee754_atan2+0x198>)
 8005a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a52:	4620      	mov	r0, r4
 8005a54:	4629      	mov	r1, r5
 8005a56:	f7fa fb7f 	bl	8000158 <__aeabi_dsub>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	a116      	add	r1, pc, #88	; (adr r1, 8005ab8 <__ieee754_atan2+0x1a0>)
 8005a60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a64:	f7fa fb78 	bl	8000158 <__aeabi_dsub>
 8005a68:	e772      	b.n	8005950 <__ieee754_atan2+0x38>
 8005a6a:	a517      	add	r5, pc, #92	; (adr r5, 8005ac8 <__ieee754_atan2+0x1b0>)
 8005a6c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005a70:	e7a2      	b.n	80059b8 <__ieee754_atan2+0xa0>
 8005a72:	a511      	add	r5, pc, #68	; (adr r5, 8005ab8 <__ieee754_atan2+0x1a0>)
 8005a74:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005a78:	e79e      	b.n	80059b8 <__ieee754_atan2+0xa0>
 8005a7a:	a511      	add	r5, pc, #68	; (adr r5, 8005ac0 <__ieee754_atan2+0x1a8>)
 8005a7c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005a80:	e79a      	b.n	80059b8 <__ieee754_atan2+0xa0>
 8005a82:	bf00      	nop
 8005a84:	f3af 8000 	nop.w
 8005a88:	54442d18 	.word	0x54442d18
 8005a8c:	c00921fb 	.word	0xc00921fb
 8005a90:	54442d18 	.word	0x54442d18
 8005a94:	bff921fb 	.word	0xbff921fb
 8005a98:	54442d18 	.word	0x54442d18
 8005a9c:	bfe921fb 	.word	0xbfe921fb
 8005aa0:	7f3321d2 	.word	0x7f3321d2
 8005aa4:	4002d97c 	.word	0x4002d97c
 8005aa8:	7f3321d2 	.word	0x7f3321d2
 8005aac:	c002d97c 	.word	0xc002d97c
 8005ab0:	33145c07 	.word	0x33145c07
 8005ab4:	3ca1a626 	.word	0x3ca1a626
 8005ab8:	54442d18 	.word	0x54442d18
 8005abc:	400921fb 	.word	0x400921fb
 8005ac0:	54442d18 	.word	0x54442d18
 8005ac4:	3ff921fb 	.word	0x3ff921fb
 8005ac8:	54442d18 	.word	0x54442d18
 8005acc:	3fe921fb 	.word	0x3fe921fb
 8005ad0:	7ff00000 	.word	0x7ff00000

08005ad4 <__ieee754_sqrt>:
 8005ad4:	4b54      	ldr	r3, [pc, #336]	; (8005c28 <__ieee754_sqrt+0x154>)
 8005ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ada:	438b      	bics	r3, r1
 8005adc:	4606      	mov	r6, r0
 8005ade:	460d      	mov	r5, r1
 8005ae0:	460a      	mov	r2, r1
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	d10f      	bne.n	8005b06 <__ieee754_sqrt+0x32>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	f7fa fced 	bl	80004c8 <__aeabi_dmul>
 8005aee:	4602      	mov	r2, r0
 8005af0:	460b      	mov	r3, r1
 8005af2:	4630      	mov	r0, r6
 8005af4:	4629      	mov	r1, r5
 8005af6:	f7fa fb31 	bl	800015c <__adddf3>
 8005afa:	4606      	mov	r6, r0
 8005afc:	460d      	mov	r5, r1
 8005afe:	4630      	mov	r0, r6
 8005b00:	4629      	mov	r1, r5
 8005b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b06:	2900      	cmp	r1, #0
 8005b08:	4607      	mov	r7, r0
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	dc0e      	bgt.n	8005b2c <__ieee754_sqrt+0x58>
 8005b0e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005b12:	ea5c 0707 	orrs.w	r7, ip, r7
 8005b16:	d0f2      	beq.n	8005afe <__ieee754_sqrt+0x2a>
 8005b18:	b141      	cbz	r1, 8005b2c <__ieee754_sqrt+0x58>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	f7fa fb1b 	bl	8000158 <__aeabi_dsub>
 8005b22:	4602      	mov	r2, r0
 8005b24:	460b      	mov	r3, r1
 8005b26:	f7fa fdf9 	bl	800071c <__aeabi_ddiv>
 8005b2a:	e7e6      	b.n	8005afa <__ieee754_sqrt+0x26>
 8005b2c:	1512      	asrs	r2, r2, #20
 8005b2e:	d074      	beq.n	8005c1a <__ieee754_sqrt+0x146>
 8005b30:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005b34:	07d5      	lsls	r5, r2, #31
 8005b36:	f04f 0500 	mov.w	r5, #0
 8005b3a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005b3e:	bf48      	it	mi
 8005b40:	0fd9      	lsrmi	r1, r3, #31
 8005b42:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8005b46:	bf44      	itt	mi
 8005b48:	005b      	lslmi	r3, r3, #1
 8005b4a:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8005b4e:	1051      	asrs	r1, r2, #1
 8005b50:	0fda      	lsrs	r2, r3, #31
 8005b52:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8005b56:	4628      	mov	r0, r5
 8005b58:	2216      	movs	r2, #22
 8005b5a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005b5e:	005b      	lsls	r3, r3, #1
 8005b60:	1987      	adds	r7, r0, r6
 8005b62:	42a7      	cmp	r7, r4
 8005b64:	bfde      	ittt	le
 8005b66:	19b8      	addle	r0, r7, r6
 8005b68:	1be4      	suble	r4, r4, r7
 8005b6a:	19ad      	addle	r5, r5, r6
 8005b6c:	0fdf      	lsrs	r7, r3, #31
 8005b6e:	3a01      	subs	r2, #1
 8005b70:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8005b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005b78:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005b7c:	d1f0      	bne.n	8005b60 <__ieee754_sqrt+0x8c>
 8005b7e:	f04f 0c20 	mov.w	ip, #32
 8005b82:	4696      	mov	lr, r2
 8005b84:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005b88:	4284      	cmp	r4, r0
 8005b8a:	eb06 070e 	add.w	r7, r6, lr
 8005b8e:	dc02      	bgt.n	8005b96 <__ieee754_sqrt+0xc2>
 8005b90:	d112      	bne.n	8005bb8 <__ieee754_sqrt+0xe4>
 8005b92:	429f      	cmp	r7, r3
 8005b94:	d810      	bhi.n	8005bb8 <__ieee754_sqrt+0xe4>
 8005b96:	2f00      	cmp	r7, #0
 8005b98:	eb07 0e06 	add.w	lr, r7, r6
 8005b9c:	da42      	bge.n	8005c24 <__ieee754_sqrt+0x150>
 8005b9e:	f1be 0f00 	cmp.w	lr, #0
 8005ba2:	db3f      	blt.n	8005c24 <__ieee754_sqrt+0x150>
 8005ba4:	f100 0801 	add.w	r8, r0, #1
 8005ba8:	1a24      	subs	r4, r4, r0
 8005baa:	4640      	mov	r0, r8
 8005bac:	429f      	cmp	r7, r3
 8005bae:	bf88      	it	hi
 8005bb0:	f104 34ff 	addhi.w	r4, r4, #4294967295
 8005bb4:	1bdb      	subs	r3, r3, r7
 8005bb6:	4432      	add	r2, r6
 8005bb8:	0064      	lsls	r4, r4, #1
 8005bba:	f1bc 0c01 	subs.w	ip, ip, #1
 8005bbe:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8005bc2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005bc6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005bca:	d1dd      	bne.n	8005b88 <__ieee754_sqrt+0xb4>
 8005bcc:	4323      	orrs	r3, r4
 8005bce:	d006      	beq.n	8005bde <__ieee754_sqrt+0x10a>
 8005bd0:	1c54      	adds	r4, r2, #1
 8005bd2:	bf0b      	itete	eq
 8005bd4:	4662      	moveq	r2, ip
 8005bd6:	3201      	addne	r2, #1
 8005bd8:	3501      	addeq	r5, #1
 8005bda:	f022 0201 	bicne.w	r2, r2, #1
 8005bde:	106b      	asrs	r3, r5, #1
 8005be0:	0852      	lsrs	r2, r2, #1
 8005be2:	07e8      	lsls	r0, r5, #31
 8005be4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005be8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005bec:	bf48      	it	mi
 8005bee:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005bf2:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8005bf6:	4616      	mov	r6, r2
 8005bf8:	e781      	b.n	8005afe <__ieee754_sqrt+0x2a>
 8005bfa:	0adc      	lsrs	r4, r3, #11
 8005bfc:	3915      	subs	r1, #21
 8005bfe:	055b      	lsls	r3, r3, #21
 8005c00:	2c00      	cmp	r4, #0
 8005c02:	d0fa      	beq.n	8005bfa <__ieee754_sqrt+0x126>
 8005c04:	02e6      	lsls	r6, r4, #11
 8005c06:	d50a      	bpl.n	8005c1e <__ieee754_sqrt+0x14a>
 8005c08:	f1c2 0020 	rsb	r0, r2, #32
 8005c0c:	fa23 f000 	lsr.w	r0, r3, r0
 8005c10:	1e55      	subs	r5, r2, #1
 8005c12:	4093      	lsls	r3, r2
 8005c14:	4304      	orrs	r4, r0
 8005c16:	1b4a      	subs	r2, r1, r5
 8005c18:	e78a      	b.n	8005b30 <__ieee754_sqrt+0x5c>
 8005c1a:	4611      	mov	r1, r2
 8005c1c:	e7f0      	b.n	8005c00 <__ieee754_sqrt+0x12c>
 8005c1e:	0064      	lsls	r4, r4, #1
 8005c20:	3201      	adds	r2, #1
 8005c22:	e7ef      	b.n	8005c04 <__ieee754_sqrt+0x130>
 8005c24:	4680      	mov	r8, r0
 8005c26:	e7bf      	b.n	8005ba8 <__ieee754_sqrt+0xd4>
 8005c28:	7ff00000 	.word	0x7ff00000

08005c2c <matherr>:
 8005c2c:	2000      	movs	r0, #0
 8005c2e:	4770      	bx	lr

08005c30 <__errno>:
 8005c30:	4b01      	ldr	r3, [pc, #4]	; (8005c38 <__errno+0x8>)
 8005c32:	6818      	ldr	r0, [r3, #0]
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	20000014 	.word	0x20000014

08005c3c <__libc_init_array>:
 8005c3c:	b570      	push	{r4, r5, r6, lr}
 8005c3e:	2500      	movs	r5, #0
 8005c40:	4e0c      	ldr	r6, [pc, #48]	; (8005c74 <__libc_init_array+0x38>)
 8005c42:	4c0d      	ldr	r4, [pc, #52]	; (8005c78 <__libc_init_array+0x3c>)
 8005c44:	1ba4      	subs	r4, r4, r6
 8005c46:	10a4      	asrs	r4, r4, #2
 8005c48:	42a5      	cmp	r5, r4
 8005c4a:	d109      	bne.n	8005c60 <__libc_init_array+0x24>
 8005c4c:	f000 f822 	bl	8005c94 <_init>
 8005c50:	2500      	movs	r5, #0
 8005c52:	4e0a      	ldr	r6, [pc, #40]	; (8005c7c <__libc_init_array+0x40>)
 8005c54:	4c0a      	ldr	r4, [pc, #40]	; (8005c80 <__libc_init_array+0x44>)
 8005c56:	1ba4      	subs	r4, r4, r6
 8005c58:	10a4      	asrs	r4, r4, #2
 8005c5a:	42a5      	cmp	r5, r4
 8005c5c:	d105      	bne.n	8005c6a <__libc_init_array+0x2e>
 8005c5e:	bd70      	pop	{r4, r5, r6, pc}
 8005c60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c64:	4798      	blx	r3
 8005c66:	3501      	adds	r5, #1
 8005c68:	e7ee      	b.n	8005c48 <__libc_init_array+0xc>
 8005c6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c6e:	4798      	blx	r3
 8005c70:	3501      	adds	r5, #1
 8005c72:	e7f2      	b.n	8005c5a <__libc_init_array+0x1e>
 8005c74:	08005da0 	.word	0x08005da0
 8005c78:	08005da0 	.word	0x08005da0
 8005c7c:	08005da0 	.word	0x08005da0
 8005c80:	08005da4 	.word	0x08005da4

08005c84 <memset>:
 8005c84:	4603      	mov	r3, r0
 8005c86:	4402      	add	r2, r0
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d100      	bne.n	8005c8e <memset+0xa>
 8005c8c:	4770      	bx	lr
 8005c8e:	f803 1b01 	strb.w	r1, [r3], #1
 8005c92:	e7f9      	b.n	8005c88 <memset+0x4>

08005c94 <_init>:
 8005c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c96:	bf00      	nop
 8005c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c9a:	bc08      	pop	{r3}
 8005c9c:	469e      	mov	lr, r3
 8005c9e:	4770      	bx	lr

08005ca0 <_fini>:
 8005ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ca2:	bf00      	nop
 8005ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ca6:	bc08      	pop	{r3}
 8005ca8:	469e      	mov	lr, r3
 8005caa:	4770      	bx	lr
