Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Mon Oct  7 22:34:51 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Test_Implementaiton_wrapper_timing_summary_routed.rpt -pb Test_Implementaiton_wrapper_timing_summary_routed.pb -rpx Test_Implementaiton_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Test_Implementaiton_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    1           
TIMING-6   Critical Warning  No common primary clock between related clocks        5           
TIMING-7   Critical Warning  No common node between related clocks                 5           
TIMING-14  Critical Warning  LUT on the clock tree                                 1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             1           
LUTAR-1    Warning           LUT drives async reset alert                          4           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-10  Warning           Missing property on synchronizer                      1           
TIMING-16  Warning           Large setup violation                                 37          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.654     -250.493                     39                 9260        0.055        0.000                      0                 9260       12.000        0.000                       0                  3717  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                           ------------       ----------      --------------
SPW_Din                                         {0.000 25.000}     50.000          20.000          
SPW_Sin                                         {0.000 25.000}     50.000          20.000          
Test_Implementaiton_i/clk_wiz_0/inst/clk_in1    {0.000 25.000}     50.000          20.000          
  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          
  TX_clk_Test_Implementaiton_clk_wiz_0_0        {0.000 12.500}     25.000          40.000          
  clkfbout_Test_Implementaiton_clk_wiz_0_0      {0.000 25.000}     50.000          20.000          
VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0  {0.000 6.250}      12.500          80.000          
clk_fpga_0                                      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SPW_Din                                              15.957        0.000                      0                   36        0.195        0.000                      0                   36       24.500        0.000                       0                    39  
SPW_Sin                                              15.994        0.000                      0                   34        0.195        0.000                      0                   34       24.500        0.000                       0                    39  
Test_Implementaiton_i/clk_wiz_0/inst/clk_in1                                                                                                                                                     15.000        0.000                       0                     1  
  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0        4.474        0.000                      0                  490        0.091        0.000                      0                  490       24.500        0.000                       0                   305  
  TX_clk_Test_Implementaiton_clk_wiz_0_0              6.895        0.000                      0                  137        0.181        0.000                      0                  137       12.000        0.000                       0                   101  
  clkfbout_Test_Implementaiton_clk_wiz_0_0                                                                                                                                                       47.845        0.000                       0                     3  
clk_fpga_0                                           20.575        0.000                      0                 8046        0.055        0.000                      0                 8046       23.750        0.000                       0                  3268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                      To Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                      --------                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SPW_Din                                         SPW_core_clk_Test_Implementaiton_clk_wiz_0_0         -9.723      -72.940                      9                    9        0.301        0.000                      0                    9  
SPW_Sin                                         SPW_core_clk_Test_Implementaiton_clk_wiz_0_0         -5.835      -38.984                      9                    9        0.098        0.000                      0                    9  
TX_clk_Test_Implementaiton_clk_wiz_0_0          SPW_core_clk_Test_Implementaiton_clk_wiz_0_0         -2.545       -4.858                      2                    2        0.427        0.000                      0                    2  
clk_fpga_0                                      SPW_core_clk_Test_Implementaiton_clk_wiz_0_0         -8.533      -75.872                      9                   67        0.201        0.000                      0                   67  
SPW_core_clk_Test_Implementaiton_clk_wiz_0_0    TX_clk_Test_Implementaiton_clk_wiz_0_0               -3.686      -42.761                     15                   19        0.327        0.000                      0                   19  
TX_clk_Test_Implementaiton_clk_wiz_0_0          VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0      -18.654      -37.186                      2                    2        0.514        0.000                      0                    2  
SPW_core_clk_Test_Implementaiton_clk_wiz_0_0    clk_fpga_0                                           14.708        0.000                      0                   25        0.213        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                    From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    ----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                             SPW_Din                                       SPW_Din                                            21.634        0.000                      0                   36        0.696        0.000                      0                   36  
**async_default**                             SPW_Sin                                       SPW_Sin                                            21.634        0.000                      0                   36        0.696        0.000                      0                   36  
**async_default**                             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0       13.590        0.000                      0                  258        0.595        0.000                      0                  258  
**async_default**                             clk_fpga_0                                    SPW_core_clk_Test_Implementaiton_clk_wiz_0_0       20.333        0.000                      0                    1        0.695        0.000                      0                    1  
**async_default**                             TX_clk_Test_Implementaiton_clk_wiz_0_0        TX_clk_Test_Implementaiton_clk_wiz_0_0              5.368        0.000                      0                   97        0.720        0.000                      0                   97  
**async_default**                             clk_fpga_0                                    TX_clk_Test_Implementaiton_clk_wiz_0_0             -8.459      -16.875                      2                    2        7.200        0.000                      0                    2  
**async_default**                             clk_fpga_0                                    clk_fpga_0                                         45.977        0.000                      0                   96        0.486        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                    From Clock                                    To Clock                                    
----------                                    ----------                                    --------                                    
(none)                                        SPW_Sin                                       SPW_Din                                       
(none)                                        SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  SPW_Din                                       
(none)                                        SPW_Din                                       SPW_Sin                                       
(none)                                        SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  SPW_Sin                                       
(none)                                                                                      clk_fpga_0                                    
(none)                                        clk_fpga_0                                    clk_fpga_0                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                    clkfbout_Test_Implementaiton_clk_wiz_0_0                                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack       15.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        18.356ns  (logic 1.499ns (8.165%)  route 16.857ns (91.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        9.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 34.709 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)          16.857    18.356    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X1Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    34.709    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    34.709    
                         clock uncertainty           -0.332    34.377    
    SLICE_X1Y39          FDCE (Setup_fdce_C_D)       -0.064    34.313    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg
  -------------------------------------------------------------------
                         required time                         34.313    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             15.990ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        18.356ns  (logic 1.499ns (8.165%)  route 16.857ns (91.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        9.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 34.709 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)          16.857    18.356    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X0Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    34.709    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                         clock pessimism              0.000    34.709    
                         clock uncertainty           -0.332    34.377    
    SLICE_X0Y39          FDCE (Setup_fdce_C_D)       -0.031    34.346    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg
  -------------------------------------------------------------------
                         required time                         34.346    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                 15.990    

Slack (MET) :             15.994ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        8.705ns  (logic 0.580ns (6.663%)  route 8.125ns (93.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 59.699 - 50.000 ) 
    Source Clock Delay      (SCD):    11.051ns = ( 36.051 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.352ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    36.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456    36.507 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/Q
                         net (fo=2, routed)           8.125    44.633    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    44.757 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000    44.757    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    59.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              1.352    61.051    
                         clock uncertainty           -0.332    60.720    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.031    60.751    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         60.751    
                         arrival time                         -44.757    
  -------------------------------------------------------------------
                         slack                                 15.994    

Slack (MET) :             16.033ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        8.714ns  (logic 0.642ns (7.368%)  route 8.072ns (92.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 59.699 - 50.000 ) 
    Source Clock Delay      (SCD):    11.051ns = ( 36.051 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.352ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    36.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.518    36.569 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           8.072    44.641    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[0]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124    44.765 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000    44.765    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    59.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism              1.352    61.051    
                         clock uncertainty           -0.332    60.720    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    60.799    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         60.799    
                         arrival time                         -44.765    
  -------------------------------------------------------------------
                         slack                                 16.033    

Slack (MET) :             16.062ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.580ns (6.715%)  route 8.057ns (93.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 34.697 - 25.000 ) 
    Source Clock Delay      (SCD):    11.048ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    11.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456    11.504 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/Q
                         net (fo=2, routed)           8.057    19.561    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1/O
                         net (fo=1, routed)           0.000    19.685    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    34.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                         clock pessimism              1.351    36.048    
                         clock uncertainty           -0.332    35.717    
    SLICE_X1Y27          FDCE (Setup_fdce_C_D)        0.031    35.748    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         35.748    
                         arrival time                         -19.685    
  -------------------------------------------------------------------
                         slack                                 16.062    

Slack (MET) :             16.087ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        8.660ns  (logic 0.642ns (7.413%)  route 8.018ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.696ns = ( 59.696 - 50.000 ) 
    Source Clock Delay      (SCD):    11.047ns = ( 36.047 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    36.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.518    36.565 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/Q
                         net (fo=2, routed)           8.018    44.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124    44.708 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=1, routed)           0.000    44.708    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.641    59.696    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              1.351    61.047    
                         clock uncertainty           -0.332    60.716    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.079    60.795    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         60.795    
                         arrival time                         -44.708    
  -------------------------------------------------------------------
                         slack                                 16.087    

Slack (MET) :             16.200ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.642ns (7.510%)  route 7.907ns (92.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 34.697 - 25.000 ) 
    Source Clock Delay      (SCD):    11.048ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    11.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518    11.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/Q
                         net (fo=2, routed)           7.907    19.473    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1]_1[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.597 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000    19.597    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    34.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              1.351    36.048    
                         clock uncertainty           -0.332    35.717    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.081    35.798    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         35.798    
                         arrival time                         -19.597    
  -------------------------------------------------------------------
                         slack                                 16.200    

Slack (MET) :             16.210ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        8.489ns  (logic 0.580ns (6.833%)  route 7.909ns (93.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 59.699 - 50.000 ) 
    Source Clock Delay      (SCD):    11.051ns = ( 36.051 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.352ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    36.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456    36.507 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/Q
                         net (fo=2, routed)           7.909    44.416    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    44.540 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=1, routed)           0.000    44.540    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    59.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism              1.352    61.051    
                         clock uncertainty           -0.332    60.720    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.031    60.751    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         60.751    
                         arrival time                         -44.540    
  -------------------------------------------------------------------
                         slack                                 16.210    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        8.486ns  (logic 0.642ns (7.566%)  route 7.844ns (92.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 59.697 - 50.000 ) 
    Source Clock Delay      (SCD):    11.048ns = ( 36.048 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    36.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518    36.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/Q
                         net (fo=2, routed)           7.844    44.410    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_2[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    44.534 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000    44.534    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    59.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              1.351    61.048    
                         clock uncertainty           -0.332    60.717    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.079    60.796    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         60.796    
                         arrival time                         -44.534    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.580ns (6.922%)  route 7.799ns (93.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 34.697 - 25.000 ) 
    Source Clock Delay      (SCD):    11.048ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    11.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456    11.504 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           7.799    19.304    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.428 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    19.428    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    34.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              1.351    36.048    
                         clock uncertainty           -0.332    35.717    
    SLICE_X1Y27          FDCE (Setup_fdce_C_D)        0.031    35.748    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         35.748    
                         arrival time                         -19.428    
  -------------------------------------------------------------------
                         slack                                 16.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     3.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.164     4.048 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/Q
                         net (fo=1, routed)           0.110     4.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.891     4.853    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.953     3.900    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.063     3.963    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         -3.963    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.892%)  route 0.172ns (54.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     3.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.146     4.030 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/Q
                         net (fo=1, routed)           0.172     4.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.891     4.853    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism             -0.953     3.900    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.070     3.970    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -3.970    
                         arrival time                           4.202    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.188ns (52.566%)  route 0.170ns (47.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     3.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.146     4.028 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.170     4.197    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X3Y35          LUT3 (Prop_lut3_I1_O)        0.042     4.239 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000     4.239    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888     4.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.968     3.882    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.114     3.996    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     3.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     4.025 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.172     4.197    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888     4.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.953     3.897    
    SLICE_X0Y35          FDCE (Hold_fdce_C_D)         0.052     3.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.197    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.604%)  route 0.197ns (51.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611     3.874    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     4.015 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          0.197     4.211    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.045     4.256 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     4.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.953     3.887    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.121     4.008    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.477%)  route 0.198ns (51.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611     3.874    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     4.015 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          0.198     4.212    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.045     4.257 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1/O
                         net (fo=1, routed)           0.000     4.257    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism             -0.953     3.887    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.120     4.007    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -4.007    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.965%)  route 0.171ns (45.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.967ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     3.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.164     4.040 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=21, routed)          0.171     4.211    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.045     4.256 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq[headptr][0]_i_1/O
                         net (fo=1, routed)           0.000     4.256    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/vresrx[headptr][0]
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.881     4.843    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                         clock pessimism             -0.967     3.876    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     3.997    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
  -------------------------------------------------------------------
                         required time                         -3.997    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.677%)  route 0.212ns (53.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611     3.874    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     4.015 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          0.212     4.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.045     4.272 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     4.272    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.880     4.842    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.953     3.889    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.121     4.010    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -4.010    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.961%)  route 0.170ns (47.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.968ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     3.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.146     4.028 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.170     4.197    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.045     4.242 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[2]_i_1/O
                         net (fo=1, routed)           0.000     4.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[2]
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888     4.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.968     3.882    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.098     3.980    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.980    
                         arrival time                           4.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.774%)  route 0.129ns (36.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    0.967ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     3.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.128     4.004 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          0.129     4.133    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.099     4.232 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=1, routed)           0.000     4.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.881     4.843    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism             -0.967     3.876    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.091     3.967    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -3.967    
                         arrival time                           4.232    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Din
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SPW_Din }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X1Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y35    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y35    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X1Y32    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y31    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X1Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack       15.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.994ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 0.580ns (6.663%)  route 8.125ns (93.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    7.164ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821     7.164    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456     7.620 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/Q
                         net (fo=2, routed)           8.125    15.745    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.869 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000    15.869    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.776    32.164    
                         clock uncertainty           -0.332    31.832    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.031    31.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         31.863    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 15.994    

Slack (MET) :             16.033ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 0.642ns (7.368%)  route 8.072ns (92.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    7.164ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821     7.164    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.518     7.682 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           8.072    15.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[0]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.877 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000    15.877    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                         clock pessimism              0.776    32.164    
                         clock uncertainty           -0.332    31.832    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    31.911    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]
  -------------------------------------------------------------------
                         required time                         31.911    
                         arrival time                         -15.877    
  -------------------------------------------------------------------
                         slack                                 16.033    

Slack (MET) :             16.062ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.580ns (6.715%)  route 8.057ns (93.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818     7.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456     7.617 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/Q
                         net (fo=2, routed)           8.057    15.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124    15.797 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1/O
                         net (fo=1, routed)           0.000    15.797    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                         clock pessimism              0.775    32.161    
                         clock uncertainty           -0.332    31.829    
    SLICE_X1Y27          FDCE (Setup_fdce_C_D)        0.031    31.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         31.860    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                 16.062    

Slack (MET) :             16.087ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 0.642ns (7.413%)  route 8.018ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.384ns = ( 31.384 - 25.000 ) 
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817     7.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.518     7.678 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/Q
                         net (fo=2, routed)           8.018    15.696    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124    15.820 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=1, routed)           0.000    15.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.641    31.384    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.775    32.160    
                         clock uncertainty           -0.332    31.828    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.079    31.907    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         31.907    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                 16.087    

Slack (MET) :             16.200ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 0.642ns (7.510%)  route 7.907ns (92.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818     7.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518     7.679 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/Q
                         net (fo=2, routed)           7.907    15.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1]_1[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    15.710 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000    15.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.775    32.161    
                         clock uncertainty           -0.332    31.829    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.081    31.910    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         31.910    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                 16.200    

Slack (MET) :             16.210ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 0.580ns (6.833%)  route 7.909ns (93.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    7.164ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821     7.164    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456     7.620 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/Q
                         net (fo=2, routed)           7.909    15.528    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    15.652 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=1, routed)           0.000    15.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism              0.776    32.164    
                         clock uncertainty           -0.332    31.832    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.031    31.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         31.863    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 16.210    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 0.642ns (7.566%)  route 7.844ns (92.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818     7.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518     7.679 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/Q
                         net (fo=2, routed)           7.844    15.522    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_2[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    15.646 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000    15.646    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.775    32.161    
                         clock uncertainty           -0.332    31.829    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.079    31.908    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         31.908    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.580ns (6.922%)  route 7.799ns (93.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818     7.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456     7.617 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           7.799    15.416    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124    15.540 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    15.540    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism              0.775    32.161    
                         clock uncertainty           -0.332    31.829    
    SLICE_X1Y27          FDCE (Setup_fdce_C_D)        0.031    31.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         31.860    
                         arrival time                         -15.540    
  -------------------------------------------------------------------
                         slack                                 16.320    

Slack (MET) :             16.335ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.642ns (7.634%)  route 7.768ns (92.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818     7.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518     7.679 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=2, routed)           7.768    15.446    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    15.570 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1/O
                         net (fo=1, routed)           0.000    15.570    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.775    32.161    
                         clock uncertainty           -0.332    31.829    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.077    31.906    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         31.906    
                         arrival time                         -15.570    
  -------------------------------------------------------------------
                         slack                                 16.335    

Slack (MET) :             16.500ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 0.580ns (7.076%)  route 7.617ns (92.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.384ns = ( 31.384 - 25.000 ) 
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817     7.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     7.616 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=2, routed)           7.617    15.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=1, routed)           0.000    15.356    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.641    31.384    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.775    32.160    
                         clock uncertainty           -0.332    31.828    
    SLICE_X1Y26          FDCE (Setup_fdce_C_D)        0.029    31.857    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         31.857    
                         arrival time                         -15.356    
  -------------------------------------------------------------------
                         slack                                 16.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     2.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.164     2.737 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/Q
                         net (fo=1, routed)           0.110     2.847    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.891     3.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.675     2.589    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.063     2.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.892%)  route 0.172ns (54.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     2.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.146     2.719 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/Q
                         net (fo=1, routed)           0.172     2.891    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.891     3.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism             -0.675     2.589    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.070     2.659    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.188ns (52.566%)  route 0.170ns (47.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     2.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.146     2.717 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.170     2.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X3Y35          LUT3 (Prop_lut3_I1_O)        0.042     2.929 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000     2.929    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888     3.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.690     2.571    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.114     2.685    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 28.261 - 25.000 ) 
    Source Clock Delay      (SCD):    2.573ns = ( 27.573 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621    27.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141    27.714 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.172    27.886    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888    28.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                         clock pessimism             -0.675    27.586    
    SLICE_X0Y35          FDCE (Hold_fdce_C_D)         0.052    27.638    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg
  -------------------------------------------------------------------
                         required time                        -27.638    
                         arrival time                          27.886    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.604%)  route 0.197ns (51.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 28.251 - 25.000 ) 
    Source Clock Delay      (SCD):    2.563ns = ( 27.563 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611    27.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141    27.704 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          0.197    27.901    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.045    27.946 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000    27.946    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878    28.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.675    27.576    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.121    27.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                        -27.697    
                         arrival time                          27.946    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.477%)  route 0.198ns (51.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 28.251 - 25.000 ) 
    Source Clock Delay      (SCD):    2.563ns = ( 27.563 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611    27.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141    27.704 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          0.198    27.902    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.045    27.947 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1/O
                         net (fo=1, routed)           0.000    27.947    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878    28.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism             -0.675    27.576    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.120    27.696    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                        -27.696    
                         arrival time                          27.947    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.965%)  route 0.171ns (45.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     2.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.164     2.729 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=21, routed)          0.171     2.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
    SLICE_X0Y28          LUT2 (Prop_lut2_I0_O)        0.045     2.945 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq[headptr][0]_i_1/O
                         net (fo=1, routed)           0.000     2.945    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/vresrx[headptr][0]
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.881     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                         clock pessimism             -0.689     2.565    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     2.686    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.677%)  route 0.212ns (53.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 28.253 - 25.000 ) 
    Source Clock Delay      (SCD):    2.563ns = ( 27.563 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611    27.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141    27.704 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          0.212    27.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.045    27.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000    27.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.880    28.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.675    27.578    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.121    27.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                        -27.699    
                         arrival time                          27.962    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.961%)  route 0.170ns (47.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     2.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.146     2.717 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.170     2.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.045     2.932 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[2]_i_1/O
                         net (fo=1, routed)           0.000     2.932    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[2]
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888     3.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.690     2.571    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.098     2.669    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.774%)  route 0.129ns (36.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     2.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.128     2.693 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          0.129     2.822    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.099     2.921 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.921    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.881     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism             -0.689     2.565    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.091     2.656    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Sin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SPW_Sin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X1Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y35    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y35    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X1Y32    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X0Y31    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X1Y28    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y38    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X0Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X1Y39    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
  To Clock:  Test_Implementaiton_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Test_Implementaiton_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        12.337ns  (logic 0.857ns (6.947%)  route 11.480ns (93.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 51.565 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT3 (Prop_lut3_I2_O)        0.150    29.970 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           9.111    39.081    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.842    51.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]/C
                         clock pessimism              0.152    51.717    
                         clock uncertainty           -7.785    43.932    
    SLICE_X14Y26         FDRE (Setup_fdre_C_CE)      -0.377    43.555    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         43.555    
                         arrival time                         -39.081    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        12.337ns  (logic 0.857ns (6.947%)  route 11.480ns (93.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 51.565 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT3 (Prop_lut3_I2_O)        0.150    29.970 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           9.111    39.081    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.842    51.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]/C
                         clock pessimism              0.152    51.717    
                         clock uncertainty           -7.785    43.932    
    SLICE_X14Y26         FDRE (Setup_fdre_C_CE)      -0.377    43.555    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         43.555    
                         arrival time                         -39.081    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        12.337ns  (logic 0.857ns (6.947%)  route 11.480ns (93.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 51.565 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT3 (Prop_lut3_I2_O)        0.150    29.970 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           9.111    39.081    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.842    51.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]/C
                         clock pessimism              0.152    51.717    
                         clock uncertainty           -7.785    43.932    
    SLICE_X14Y26         FDRE (Setup_fdre_C_CE)      -0.377    43.555    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         43.555    
                         arrival time                         -39.081    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        12.337ns  (logic 0.857ns (6.947%)  route 11.480ns (93.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 51.565 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT3 (Prop_lut3_I2_O)        0.150    29.970 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           9.111    39.081    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.842    51.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]/C
                         clock pessimism              0.152    51.717    
                         clock uncertainty           -7.785    43.932    
    SLICE_X14Y26         FDRE (Setup_fdre_C_CE)      -0.377    43.555    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         43.555    
                         arrival time                         -39.081    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        12.337ns  (logic 0.857ns (6.947%)  route 11.480ns (93.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 51.565 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT3 (Prop_lut3_I2_O)        0.150    29.970 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           9.111    39.081    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.842    51.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]/C
                         clock pessimism              0.152    51.717    
                         clock uncertainty           -7.785    43.932    
    SLICE_X14Y26         FDRE (Setup_fdre_C_CE)      -0.377    43.555    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         43.555    
                         arrival time                         -39.081    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        12.236ns  (logic 0.857ns (7.004%)  route 11.379ns (92.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 51.563 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT3 (Prop_lut3_I2_O)        0.150    29.970 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           9.011    38.980    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X17Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.840    51.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X17Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]/C
                         clock pessimism              0.115    51.678    
                         clock uncertainty           -7.785    43.893    
    SLICE_X17Y25         FDRE (Setup_fdre_C_CE)      -0.413    43.480    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         43.480    
                         arrival time                         -38.980    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        12.236ns  (logic 0.857ns (7.004%)  route 11.379ns (92.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 51.563 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT3 (Prop_lut3_I2_O)        0.150    29.970 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           9.011    38.980    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X17Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.840    51.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X17Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]/C
                         clock pessimism              0.115    51.678    
                         clock uncertainty           -7.785    43.893    
    SLICE_X17Y25         FDRE (Setup_fdre_C_CE)      -0.413    43.480    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         43.480    
                         arrival time                         -38.980    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        12.118ns  (logic 0.857ns (7.072%)  route 11.261ns (92.928%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 51.566 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT3 (Prop_lut3_I2_O)        0.150    29.970 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo[7]_i_1/O
                         net (fo=8, routed)           8.892    38.862    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/E[0]
    SLICE_X15Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.843    51.566    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X15Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]/C
                         clock pessimism              0.152    51.718    
                         clock uncertainty           -7.785    43.933    
    SLICE_X15Y27         FDRE (Setup_fdre_C_CE)      -0.413    43.520    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         43.520    
                         arrival time                         -38.862    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        11.845ns  (logic 0.955ns (8.062%)  route 10.890ns (91.938%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 51.565 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT4 (Prop_lut4_I2_O)        0.124    29.944 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[7]_i_3/O
                         net (fo=2, routed)           8.521    38.465    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I5_O)        0.124    38.589 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000    38.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1_n_0
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.842    51.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/C
                         clock pessimism              0.115    51.680    
                         clock uncertainty           -7.785    43.895    
    SLICE_X16Y26         FDRE (Setup_fdre_C_D)        0.081    43.976    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         43.976    
                         arrival time                         -38.589    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        11.834ns  (logic 0.955ns (8.070%)  route 10.879ns (91.930%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 51.565 - 50.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 26.744 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.906    26.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.459    27.203 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/Q
                         net (fo=3, routed)           0.964    28.167    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.124    28.291 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3/O
                         net (fo=1, routed)           0.634    28.925    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.049 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/escape_fifo[7]_i_2/O
                         net (fo=10, routed)          0.770    29.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/escape_fifo_reg[0]
    SLICE_X17Y26         LUT4 (Prop_lut4_I2_O)        0.124    29.944 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[7]_i_3/O
                         net (fo=2, routed)           8.510    38.454    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I5_O)        0.124    38.578 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000    38.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1_n_0
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.842    51.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/C
                         clock pessimism              0.115    51.680    
                         clock uncertainty           -7.785    43.895    
    SLICE_X16Y26         FDRE (Setup_fdre_C_D)        0.077    43.972    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         43.972    
                         arrival time                         -38.578    
  -------------------------------------------------------------------
                         slack                                  5.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.307%)  route 0.169ns (50.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     0.748 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][1]/Q
                         net (fo=2, routed)           0.169     0.916    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[1]
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.542%)  route 0.167ns (50.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][5]/Q
                         net (fo=2, routed)           0.167     0.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[5]
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][6]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.245%)  route 0.169ns (50.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][6]/Q
                         net (fo=2, routed)           0.169     0.919    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][9]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.124%)  route 0.170ns (50.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][9]/Q
                         net (fo=2, routed)           0.170     0.919    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[9]
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[inact]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X5Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     0.762 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff2_reg/Q
                         net (fo=2, routed)           0.066     0.828    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/res_seq_reg[inact]_0[2]
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.045     0.873 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/res_seq[inact]_i_1/O
                         net (fo=1, routed)           0.000     0.873    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/vres[inact]1_out
    SLICE_X4Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[inact]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.553     0.888    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X4Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[inact]/C
                         clock pessimism             -0.254     0.634    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.121     0.755    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[inact]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][10]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.319%)  route 0.270ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X25Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfifo_waddr][10]/Q
                         net (fo=2, routed)           0.270     0.994    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/ADDRARDADDR[10]
    RAMB36_X1Y6          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.563     0.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/SPW_main_clk
    RAMB36_X1Y6          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.233     0.665    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.848    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][10]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.386%)  route 0.223ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][10]/Q
                         net (fo=2, routed)           0.223     0.973    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.081%)  route 0.226ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     0.748 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][3]/Q
                         net (fo=2, routed)           0.226     0.973    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[3]
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.735%)  route 0.229ns (58.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.292     0.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     0.748 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][0]/Q
                         net (fo=2, routed)           0.229     0.977    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[0]
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][11]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.351%)  route 0.233ns (58.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.294     0.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X8Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164     0.750 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_waddr][11]/Q
                         net (fo=2, routed)           0.233     0.982    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/ADDRARDADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.560     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/SPW_main_clk
    RAMB36_X0Y5          RAMB36E1                                     r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.825    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X0Y5      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y6      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y5      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RXMEM/s_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXMEM/s_mem_reg/CLKBWRCLK
Min Period        n/a     BUFH/I              n/a            2.155         50.000      47.845     BUFHCE_X0Y2      Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X6Y25      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X6Y27      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y25      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y25      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y27      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y27      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y27      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y27      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxeep]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X11Y28     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxemptydiscard]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y25      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y25      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y27      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y27      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y27      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y27      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.107ns  (logic 0.459ns (41.473%)  route 0.648ns (58.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 14.252 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.914    14.252    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X9Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.459    14.711 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/Q
                         net (fo=1, routed)           0.648    15.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.115    26.691    
                         clock uncertainty           -4.390    22.301    
    SLICE_X13Y37         FDCE (Setup_fdce_C_D)       -0.047    22.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         22.254    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.107ns  (logic 0.459ns (41.473%)  route 0.648ns (58.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 14.252 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.914    14.252    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X9Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.459    14.711 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/Q
                         net (fo=1, routed)           0.648    15.359    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg_n_0
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                         clock pessimism              0.115    26.691    
                         clock uncertainty           -4.390    22.301    
    SLICE_X13Y37         FDCE (Setup_fdce_C_D)       -0.043    22.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.129ns  (logic 0.524ns (46.423%)  route 0.605ns (53.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 26.655 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns = ( 14.333 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995    14.333    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X4Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.524    14.857 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/Q
                         net (fo=1, routed)           0.605    15.462    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_n_0
    SLICE_X7Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.932    26.655    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X7Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism              0.154    26.809    
                         clock uncertainty           -4.390    22.419    
    SLICE_X7Y38          FDCE (Setup_fdce_C_D)       -0.043    22.376    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         22.376    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C
                            (falling edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        0.963ns  (logic 0.459ns (47.661%)  route 0.504ns (52.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 14.252 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    14.262    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    11.804 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.206    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    13.338 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.914    14.252    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X9Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.459    14.711 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/Q
                         net (fo=1, routed)           0.504    15.215    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_n_0
    SLICE_X14Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X14Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.115    26.691    
                         clock uncertainty           -4.390    22.301    
    SLICE_X14Y37         FDCE (Setup_fdce_C_D)       -0.030    22.271    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         22.271    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             18.152ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/CE
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.742ns (36.635%)  route 1.283ns (63.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.419     2.172 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.948     3.120    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.323     3.443 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.335     3.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X13Y38         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.854    26.577    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y38         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
                         clock pessimism              0.152    26.729    
                         clock uncertainty           -4.390    22.339    
    SLICE_X13Y38         FDPE (Setup_fdpe_C_CE)      -0.409    21.930    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 18.152    

Slack (MET) :             18.152ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.742ns (36.635%)  route 1.283ns (63.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.419     2.172 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.948     3.120    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.323     3.443 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.335     3.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.854    26.577    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/C
                         clock pessimism              0.152    26.729    
                         clock uncertainty           -4.390    22.339    
    SLICE_X13Y38         FDCE (Setup_fdce_C_CE)      -0.409    21.930    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 18.152    

Slack (MET) :             18.152ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.742ns (36.635%)  route 1.283ns (63.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.419     2.172 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.948     3.120    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.323     3.443 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.335     3.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.854    26.577    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/C
                         clock pessimism              0.152    26.729    
                         clock uncertainty           -4.390    22.339    
    SLICE_X13Y38         FDCE (Setup_fdce_C_CE)      -0.409    21.930    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 18.152    

Slack (MET) :             18.152ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.742ns (36.635%)  route 1.283ns (63.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.419     2.172 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.948     3.120    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.323     3.443 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.335     3.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.854    26.577    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/C
                         clock pessimism              0.152    26.729    
                         clock uncertainty           -4.390    22.339    
    SLICE_X13Y38         FDCE (Setup_fdce_C_CE)      -0.409    21.930    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 18.152    

Slack (MET) :             18.152ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.742ns (36.635%)  route 1.283ns (63.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.419     2.172 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.948     3.120    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.323     3.443 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.335     3.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.854    26.577    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/C
                         clock pessimism              0.152    26.729    
                         clock uncertainty           -4.390    22.339    
    SLICE_X13Y38         FDCE (Setup_fdce_C_CE)      -0.409    21.930    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 18.152    

Slack (MET) :             18.188ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.742ns (36.635%)  route 1.283ns (63.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.419     2.172 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.948     3.120    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.323     3.443 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.335     3.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_1
    SLICE_X12Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.854    26.577    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X12Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
                         clock pessimism              0.152    26.729    
                         clock uncertainty           -4.390    22.339    
    SLICE_X12Y38         FDCE (Setup_fdce_C_CE)      -0.373    21.966    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]
  -------------------------------------------------------------------
                         required time                         21.966    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 18.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/D
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.629%)  route 0.137ns (49.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.300     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X17Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/Q
                         net (fo=8, routed)           0.137     0.870    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]__0
    SLICE_X14Y38         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X14Y38         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/C
                         clock pessimism             -0.233     0.630    
    SLICE_X14Y38         FDPE (Hold_fdpe_C_D)         0.059     0.689    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/D
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.244%)  route 0.108ns (36.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.331     0.623    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141     0.764 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/Q
                         net (fo=2, routed)           0.108     0.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv_n_0_][0]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.045     0.917 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkpre]/O
                         net (fo=1, routed)           0.000     0.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkpre]__0
    SLICE_X7Y38          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y38          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]/C
                         clock pessimism             -0.253     0.639    
    SLICE_X7Y38          FDPE (Hold_fdpe_C_D)         0.092     0.731    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkpre]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/C
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_cnt10]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.302     0.594    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X14Y38         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_fdpe_C_Q)         0.164     0.758 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][0]/Q
                         net (fo=2, routed)           0.094     0.852    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits_n_0_][0]
    SLICE_X15Y38         LUT4 (Prop_lut4_I1_O)        0.048     0.900 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/vtx[d_cnt10]/O
                         net (fo=1, routed)           0.000     0.900    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/vtx[d_cnt10]__0
    SLICE_X15Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_cnt10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_cnt10]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X15Y38         FDCE (Hold_fdce_C_D)         0.107     0.714    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_cnt10]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.302     0.594    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X12Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164     0.758 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/Q
                         net (fo=1, routed)           0.083     0.841    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count_n_0_][4]
    SLICE_X13Y38         LUT4 (Prop_lut4_I1_O)        0.045     0.886 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[e_count][3]_i_1/O
                         net (fo=1, routed)           0.000     0.886    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[e_count][3]
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X13Y38         FDCE (Hold_fdce_C_D)         0.092     0.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.629%)  route 0.145ns (43.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.302     0.594    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X9Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          0.145     0.879    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.048     0.927 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][1]_i_1/O
                         net (fo=1, routed)           0.000     0.927    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkcnt][1]
    SLICE_X8Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X8Y38          FDCE (Hold_fdce_C_D)         0.131     0.738    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][1]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][7]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][7]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.187%)  route 0.147ns (43.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.301     0.593    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][7]/Q
                         net (fo=1, routed)           0.147     0.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits_n_0_][7]
    SLICE_X14Y37         LUT4 (Prop_lut4_I2_O)        0.048     0.929 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[d_bits][7]_i_1/O
                         net (fo=1, routed)           0.000     0.929    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[d_bits][7]
    SLICE_X14Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.526     0.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X14Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][7]/C
                         clock pessimism             -0.255     0.606    
    SLICE_X14Y37         FDCE (Hold_fdce_C_D)         0.131     0.737    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][7]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.959%)  route 0.149ns (44.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.302     0.594    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X9Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     0.735 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          0.149     0.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.048     0.931 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][4]_i_1/O
                         net (fo=1, routed)           0.000     0.931    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][4]_i_1_n_0
    SLICE_X8Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X8Y38          FDCE (Hold_fdce_C_D)         0.131     0.738    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.302     0.594    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X9Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          0.145     0.879    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0
    SLICE_X8Y38          LUT3 (Prop_lut3_I1_O)        0.045     0.924 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_com[txclkcnt][0]
    SLICE_X8Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X8Y38          FDCE (Hold_fdce_C_D)         0.120     0.727    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][0]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_fct]/D
                            (rising edge-triggered cell FDPE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.899%)  route 0.141ns (43.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.301     0.593    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X17Y38         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.141     0.734 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_valid]/Q
                         net (fo=4, routed)           0.141     0.874    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq_reg[b_valid]__0
    SLICE_X15Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.919 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[c_fct]_i_1/O
                         net (fo=1, routed)           0.000     0.919    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_4
    SLICE_X15Y38         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y38         FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_fct]/C
                         clock pessimism             -0.233     0.630    
    SLICE_X15Y38         FDPE (Hold_fdpe_C_D)         0.092     0.722    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_fct]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.302     0.594    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X9Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     0.735 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          0.149     0.883    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0
    SLICE_X8Y38          LUT3 (Prop_lut3_I0_O)        0.045     0.928 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][2]_i_1/O
                         net (fo=1, routed)           0.000     0.928    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][2]_i_1_n_0
    SLICE_X8Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.528     0.863    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X8Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X8Y38          FDCE (Hold_fdce_C_D)         0.121     0.728    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_clk_Test_Implementaiton_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y37     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X17Y37     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y37     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y37     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y37     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y37     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y36     Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Test_Implementaiton_clk_wiz_0_0
  To Clock:  clkfbout_Test_Implementaiton_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Test_Implementaiton_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I               n/a            2.155         50.000      47.845     BUFHCE_X0Y0      Test_Implementaiton_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       20.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.575ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 fall@25.000ns)
  Data Path Delay:        3.621ns  (logic 0.843ns (23.281%)  route 2.778ns (76.719%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 52.745 - 50.000 ) 
    Source Clock Delay      (SCD):    3.033ns = ( 28.033 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.739    28.033    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X17Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.422    28.455 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=3, routed)           1.161    29.616    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y27         LUT5 (Prop_lut5_I1_O)        0.297    29.913 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__3/O
                         net (fo=1, routed)           0.845    30.758    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_s_ready_dup_reg
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    30.882 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_s_ready_dup_i_1__3/O
                         net (fo=2, routed)           0.772    31.654    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.566    52.745    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.265    53.011    
                         clock uncertainty           -0.751    52.260    
    SLICE_X18Y27         FDRE (Setup_fdre_C_D)       -0.031    52.229    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         52.229    
                         arrival time                         -31.654    
  -------------------------------------------------------------------
                         slack                                 20.575    

Slack (MET) :             20.630ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 fall@25.000ns)
  Data Path Delay:        3.493ns  (logic 0.843ns (24.137%)  route 2.650ns (75.863%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 52.743 - 50.000 ) 
    Source Clock Delay      (SCD):    3.033ns = ( 28.033 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.739    28.033    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X17Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.422    28.455 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=3, routed)           1.161    29.616    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y27         LUT5 (Prop_lut5_I1_O)        0.297    29.913 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__3/O
                         net (fo=1, routed)           0.845    30.758    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_s_ready_dup_reg
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    30.882 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_s_ready_dup_i_1__3/O
                         net (fo=2, routed)           0.644    31.526    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X23Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.564    52.743    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.229    52.973    
                         clock uncertainty           -0.751    52.222    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)       -0.067    52.155    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         52.155    
                         arrival time                         -31.526    
  -------------------------------------------------------------------
                         slack                                 20.630    

Slack (MET) :             21.545ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 fall@25.000ns)
  Data Path Delay:        2.593ns  (logic 0.719ns (27.728%)  route 1.874ns (72.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 52.740 - 50.000 ) 
    Source Clock Delay      (SCD):    3.033ns = ( 28.033 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.739    28.033    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X17Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.422    28.455 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=3, routed)           1.389    29.844    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y27         LUT5 (Prop_lut5_I1_O)        0.297    30.141 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__0/O
                         net (fo=2, routed)           0.485    30.626    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__0_n_0
    SLICE_X29Y29         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.560    52.740    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X29Y29         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.229    52.969    
                         clock uncertainty           -0.751    52.218    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)       -0.047    52.171    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         52.171    
                         arrival time                         -30.626    
  -------------------------------------------------------------------
                         slack                                 21.545    

Slack (MET) :             21.709ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 fall@25.000ns)
  Data Path Delay:        2.444ns  (logic 0.719ns (29.419%)  route 1.725ns (70.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 52.738 - 50.000 ) 
    Source Clock Delay      (SCD):    3.033ns = ( 28.033 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.739    28.033    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X17Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.422    28.455 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=3, routed)           1.389    29.844    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X29Y27         LUT5 (Prop_lut5_I1_O)        0.297    30.141 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__0/O
                         net (fo=2, routed)           0.336    30.477    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__0_n_0
    SLICE_X30Y28         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.559    52.738    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X30Y28         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.229    52.968    
                         clock uncertainty           -0.751    52.217    
    SLICE_X30Y28         FDRE (Setup_fdre_C_D)       -0.031    52.186    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         52.186    
                         arrival time                         -30.477    
  -------------------------------------------------------------------
                         slack                                 21.709    

Slack (MET) :             22.333ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 fall@25.000ns)
  Data Path Delay:        1.932ns  (logic 0.648ns (33.548%)  route 1.284ns (66.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 52.743 - 50.000 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 28.034 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.740    28.034    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X14Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.524    28.558 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=3, routed)           1.284    29.842    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[3]
    SLICE_X22Y26         LUT3 (Prop_lut3_I0_O)        0.124    29.966 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[3]_i_1__1/O
                         net (fo=1, routed)           0.000    29.966    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[3]
    SLICE_X22Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.563    52.743    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism              0.229    52.972    
                         clock uncertainty           -0.751    52.221    
    SLICE_X22Y26         FDRE (Setup_fdre_C_D)        0.077    52.298    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         52.298    
                         arrival time                         -29.966    
  -------------------------------------------------------------------
                         slack                                 22.333    

Slack (MET) :             22.603ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 fall@25.000ns)
  Data Path Delay:        1.615ns  (logic 0.648ns (40.129%)  route 0.967ns (59.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 52.744 - 50.000 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 28.034 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.740    28.034    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X14Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.524    28.558 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=3, routed)           0.967    29.525    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[4]
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.124    29.649 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000    29.649    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[4]
    SLICE_X19Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.565    52.744    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X19Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.229    52.974    
                         clock uncertainty           -0.751    52.223    
    SLICE_X19Y26         FDRE (Setup_fdre_C_D)        0.029    52.252    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         52.252    
                         arrival time                         -29.649    
  -------------------------------------------------------------------
                         slack                                 22.603    

Slack (MET) :             22.610ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 fall@25.000ns)
  Data Path Delay:        1.611ns  (logic 0.648ns (40.235%)  route 0.963ns (59.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 52.744 - 50.000 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 28.034 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.740    28.034    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X14Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.524    28.558 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=3, routed)           0.963    29.521    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[6]
    SLICE_X19Y26         LUT3 (Prop_lut3_I0_O)        0.124    29.645 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[6]_i_1__1/O
                         net (fo=1, routed)           0.000    29.645    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[6]
    SLICE_X19Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.565    52.744    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X19Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.229    52.974    
                         clock uncertainty           -0.751    52.223    
    SLICE_X19Y26         FDRE (Setup_fdre_C_D)        0.031    52.254    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         52.254    
                         arrival time                         -29.645    
  -------------------------------------------------------------------
                         slack                                 22.610    

Slack (MET) :             22.635ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.642ns (39.186%)  route 0.996ns (60.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.739     3.033    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X16Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.518     3.551 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/Q
                         net (fo=1, routed)           0.996     4.547    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
    SLICE_X14Y27         LUT4 (Prop_lut4_I3_O)        0.124     4.671 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     4.671    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X14Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.566    27.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X14Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism              0.230    27.975    
                         clock uncertainty           -0.751    27.224    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.082    27.306    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                         27.306    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 22.635    

Slack (MET) :             22.640ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.642ns (39.628%)  route 0.978ns (60.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 27.744 - 25.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.739     3.033    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.518     3.551 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          0.978     4.529    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X17Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.653 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000     4.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X17Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.565    27.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X17Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism              0.266    28.010    
                         clock uncertainty           -0.751    27.259    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.034    27.293    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                 22.640    

Slack (MET) :             22.771ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 fall@25.000ns)
  Data Path Delay:        1.495ns  (logic 0.583ns (39.004%)  route 0.912ns (60.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 52.743 - 50.000 ) 
    Source Clock Delay      (SCD):    3.033ns = ( 28.033 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    26.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    26.294 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.739    28.033    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X17Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.459    28.492 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/Q
                         net (fo=3, routed)           0.912    29.404    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[1]
    SLICE_X20Y26         LUT3 (Prop_lut3_I0_O)        0.124    29.528 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[1]_i_1__1/O
                         net (fo=1, routed)           0.000    29.528    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[1]
    SLICE_X20Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.564    52.743    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.229    52.973    
                         clock uncertainty           -0.751    52.222    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)        0.077    52.299    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         52.299    
                         arrival time                         -29.528    
  -------------------------------------------------------------------
                         slack                                 22.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.565     0.901    Test_Implementaiton_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y80         FDRE                                         r  Test_Implementaiton_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Test_Implementaiton_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.112     1.154    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y81         SRLC32E                                      r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.834     1.200    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y81         SRLC32E                                      r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X26Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.099    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.567     0.903    Test_Implementaiton_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y82         FDRE                                         r  Test_Implementaiton_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Test_Implementaiton_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.116     1.160    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X26Y84         SRLC32E                                      r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.837     1.203    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y84         SRLC32E                                      r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X26Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.695%)  route 0.229ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.559     0.895    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X32Y51         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[15]/Q
                         net (fo=1, routed)           0.229     1.288    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[15]
    SLICE_X32Y45         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.830     1.196    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X32Y45         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.060     1.226    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.096%)  route 0.326ns (60.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.558     0.894    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y93         FDRE                                         r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=10, routed)          0.326     1.383    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[7]
    SLICE_X36Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.428 r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.428    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__0_n_0
    SLICE_X36Y100        FDRE                                         r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.911     1.277    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y100        FDRE                                         r  Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.121     1.363    Test_Implementaiton_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.004%)  route 0.156ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.626     0.962    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y47          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.128     1.090 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.156     1.246    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.895     1.261    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X4Y47          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.176    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.004%)  route 0.156ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.626     0.962    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y47          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.128     1.090 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.156     1.246    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.895     1.261    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X4Y47          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.176    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.004%)  route 0.156ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.626     0.962    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y47          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.128     1.090 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.156     1.246    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.895     1.261    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X4Y47          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.176    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.004%)  route 0.156ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.626     0.962    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y47          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.128     1.090 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.156     1.246    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.895     1.261    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X4Y47          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.176    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.004%)  route 0.156ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.626     0.962    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y47          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.128     1.090 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.156     1.246    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.895     1.261    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X4Y47          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.176    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.004%)  route 0.156ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.626     0.962    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y47          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.128     1.090 r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.156     1.246    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.895     1.261    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X4Y47          RAMD32                                       r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X4Y47          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.176    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y6     Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y6     Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5     Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5     Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X16Y27    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X17Y27    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X16Y27    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X17Y27    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X16Y27    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y35    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            9  Failing Endpoints,  Worst Slack       -9.723ns,  Total Violation      -72.940ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.723ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        17.305ns  (logic 0.766ns (4.427%)  route 16.539ns (95.573%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -9.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 51.645 - 50.000 ) 
    Source Clock Delay      (SCD):    11.047ns = ( 36.047 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    36.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.518    36.565 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/Q
                         net (fo=2, routed)           8.503    45.069    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I3_O)        0.124    45.193 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3/O
                         net (fo=1, routed)           8.035    53.228    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I2_O)        0.124    53.352 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000    53.352    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.922    51.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    51.645    
                         clock uncertainty           -8.093    43.552    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.077    43.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         43.629    
                         arrival time                         -53.352    
  -------------------------------------------------------------------
                         slack                                 -9.723    

Slack (VIOLATED) :        -8.948ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 0.721ns (4.361%)  route 15.811ns (95.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -9.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    11.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.830    11.060    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.422    11.482 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)          15.811    27.294    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg_1[1]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.299    27.593 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    27.593    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.653    
                         clock uncertainty           -8.093    18.560    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.084    18.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -27.593    
  -------------------------------------------------------------------
                         slack                                 -8.948    

Slack (VIOLATED) :        -8.542ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        16.127ns  (logic 0.583ns (3.615%)  route 15.544ns (96.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -9.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    11.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.830    11.060    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.459    11.519 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)          15.544    27.064    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg_1[1]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124    27.188 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    27.188    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.653    
                         clock uncertainty           -8.093    18.560    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.086    18.646    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -27.188    
  -------------------------------------------------------------------
                         slack                                 -8.542    

Slack (VIOLATED) :        -8.499ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        16.031ns  (logic 0.721ns (4.497%)  route 15.310ns (95.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -9.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    11.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.830    11.060    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.422    11.482 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)          15.310    26.793    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.299    27.092 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    27.092    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X3Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X3Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.653    
                         clock uncertainty           -8.093    18.560    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)        0.032    18.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                         -27.092    
  -------------------------------------------------------------------
                         slack                                 -8.499    

Slack (VIOLATED) :        -8.367ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        15.947ns  (logic 0.704ns (4.415%)  route 15.243ns (95.585%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -9.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 51.645 - 50.000 ) 
    Source Clock Delay      (SCD):    11.051ns = ( 36.051 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    36.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456    36.507 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/Q
                         net (fo=2, routed)           7.674    44.181    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_2[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.124    44.305 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2/O
                         net (fo=1, routed)           7.569    51.874    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    51.998 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000    51.998    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.922    51.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    51.645    
                         clock uncertainty           -8.093    43.552    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.079    43.631    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         43.631    
                         arrival time                         -51.998    
  -------------------------------------------------------------------
                         slack                                 -8.367    

Slack (VIOLATED) :        -8.261ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        15.738ns  (logic 0.456ns (2.897%)  route 15.282ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -9.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 26.644 - 25.000 ) 
    Source Clock Delay      (SCD):    11.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    11.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456    11.503 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)         15.282    26.786    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X4Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.921    26.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X4Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.644    
                         clock uncertainty           -8.093    18.551    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)       -0.026    18.525    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -26.786    
  -------------------------------------------------------------------
                         slack                                 -8.261    

Slack (VIOLATED) :        -8.204ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        15.472ns  (logic 0.419ns (2.708%)  route 15.053ns (97.292%))
  Logic Levels:           0  
  Clock Path Skew:        -9.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 26.644 - 25.000 ) 
    Source Clock Delay      (SCD):    11.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    11.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    11.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)          15.053    26.519    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.921    26.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.644    
                         clock uncertainty           -8.093    18.551    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)       -0.236    18.315    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -26.519    
  -------------------------------------------------------------------
                         slack                                 -8.204    

Slack (VIOLATED) :        -6.587ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        14.171ns  (logic 0.580ns (4.093%)  route 13.591ns (95.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -9.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    11.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.828    11.058    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.456    11.514 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)          13.591    25.105    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/Q[0]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.124    25.229 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    25.229    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.653    
                         clock uncertainty           -8.093    18.560    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.082    18.642    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -25.229    
  -------------------------------------------------------------------
                         slack                                 -6.587    

Slack (VIOLATED) :        -5.810ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        13.062ns  (logic 0.419ns (3.208%)  route 12.643ns (96.792%))
  Logic Levels:           0  
  Clock Path Skew:        -9.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 26.644 - 25.000 ) 
    Source Clock Delay      (SCD):    11.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    11.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419    11.466 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)          12.643    24.110    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.921    26.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.644    
                         clock uncertainty           -8.093    18.551    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)       -0.251    18.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                         -24.110    
  -------------------------------------------------------------------
                         slack                                 -5.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        9.408ns  (logic 0.311ns (3.311%)  route 9.096ns (96.689%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 25.889 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266    25.266 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           9.096    34.363    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_Din
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.045    34.408 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    34.408    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.554    25.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.889    
                         clock uncertainty            8.093    33.982    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.125    34.107    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.107    
                         arrival time                          34.408    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        9.408ns  (logic 0.311ns (3.311%)  route 9.096ns (96.689%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 25.889 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266    25.266 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           9.096    34.363    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_Din
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.045    34.408 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    34.408    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X3Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.554    25.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X3Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.889    
                         clock uncertainty            8.093    33.982    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.098    34.080    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.080    
                         arrival time                          34.408    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        9.445ns  (logic 0.311ns (3.298%)  route 9.134ns (96.702%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 25.889 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266    25.266 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           9.134    34.400    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_Din
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.045    34.445 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    34.445    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.554    25.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.889    
                         clock uncertainty            8.093    33.982    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.125    34.107    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.107    
                         arrival time                          34.445    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        9.493ns  (logic 0.311ns (3.281%)  route 9.182ns (96.719%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 25.889 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266    25.266 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           9.182    34.448    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Din
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.045    34.493 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    34.493    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.554    25.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.889    
                         clock uncertainty            8.093    33.982    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.124    34.106    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.106    
                         arrival time                          34.493    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        6.804ns  (logic 0.128ns (1.881%)  route 6.676ns (98.119%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 25.880 - 25.000 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 28.874 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266    25.266 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704    27.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045    28.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    28.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611    28.874    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128    29.002 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           6.676    35.678    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.545    25.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.880    
                         clock uncertainty            8.093    33.973    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.020    33.993    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -33.993    
                         arrival time                          35.678    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        6.932ns  (logic 0.128ns (1.847%)  route 6.804ns (98.153%))
  Logic Levels:           0  
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 25.880 - 25.000 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 28.874 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266    25.266 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704    27.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045    28.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    28.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611    28.874    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128    29.002 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           6.804    35.806    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.545    25.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.880    
                         clock uncertainty            8.093    33.973    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.024    33.997    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -33.997    
                         arrival time                          35.806    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.938ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        7.101ns  (logic 0.141ns (1.986%)  route 6.960ns (98.014%))
  Logic Levels:           0  
  Clock Path Skew:        -2.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 25.881 - 25.000 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 28.874 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266    25.266 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704    27.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045    28.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    28.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    28.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611    28.874    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141    29.015 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          6.960    35.975    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X4Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.546    25.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X4Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.881    
                         clock uncertainty            8.093    33.974    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.063    34.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.037    
                         arrival time                          35.975    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             2.151ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.254ns (3.446%)  route 7.117ns (96.554%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     3.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.164     4.040 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=2, routed)           3.536     7.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.045     7.621 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2/O
                         net (fo=1, routed)           3.581    11.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.045    11.247 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000    11.247    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.547     0.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            8.093     8.975    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.120     9.095    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -9.095    
                         arrival time                          11.247    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.206ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.254ns (3.420%)  route 7.172ns (96.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     3.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.164     4.040 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/Q
                         net (fo=2, routed)           3.605     7.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.045     7.690 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3/O
                         net (fo=1, routed)           3.567    11.257    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I2_O)        0.045    11.302 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000    11.302    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.547     0.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            8.093     8.975    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.121     9.096    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -9.096    
                         arrival time                          11.302    
  -------------------------------------------------------------------
                         slack                                  2.206    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            9  Failing Endpoints,  Worst Slack       -5.835ns,  Total Violation      -38.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.835ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        17.305ns  (logic 0.766ns (4.427%)  route 16.539ns (95.573%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -5.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 51.645 - 50.000 ) 
    Source Clock Delay      (SCD):    7.160ns = ( 32.160 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    32.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.518    32.678 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/Q
                         net (fo=2, routed)           8.503    41.181    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I3_O)        0.124    41.305 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3/O
                         net (fo=1, routed)           8.035    49.340    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_3_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I2_O)        0.124    49.464 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000    49.464    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.922    51.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    51.645    
                         clock uncertainty           -8.093    43.552    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.077    43.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         43.629    
                         arrival time                         -49.464    
  -------------------------------------------------------------------
                         slack                                 -5.835    

Slack (VIOLATED) :        -5.061ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 0.721ns (4.361%)  route 15.811ns (95.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    7.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.830     7.173    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.422     7.595 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)          15.811    23.406    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg_1[1]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.299    23.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    23.705    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.653    
                         clock uncertainty           -8.093    18.560    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.084    18.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                 -5.061    

Slack (VIOLATED) :        -4.654ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        16.127ns  (logic 0.583ns (3.615%)  route 15.544ns (96.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    7.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.830     7.173    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.459     7.632 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)          15.544    23.176    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg_1[1]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124    23.300 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    23.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.653    
                         clock uncertainty           -8.093    18.560    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.086    18.646    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -23.300    
  -------------------------------------------------------------------
                         slack                                 -4.654    

Slack (VIOLATED) :        -4.612ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        16.031ns  (logic 0.721ns (4.497%)  route 15.310ns (95.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    7.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.830     7.173    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.422     7.595 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/Q
                         net (fo=3, routed)          15.310    22.905    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.299    23.204 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    23.204    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X3Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X3Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.653    
                         clock uncertainty           -8.093    18.560    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)        0.032    18.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                 -4.612    

Slack (VIOLATED) :        -4.479ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        15.947ns  (logic 0.704ns (4.415%)  route 15.243ns (95.585%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -5.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 51.645 - 50.000 ) 
    Source Clock Delay      (SCD):    7.164ns = ( 32.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    32.164    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456    32.620 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/Q
                         net (fo=2, routed)           7.674    40.293    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_2[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.124    40.417 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2/O
                         net (fo=1, routed)           7.569    47.986    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124    48.110 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000    48.110    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.922    51.645    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    51.645    
                         clock uncertainty           -8.093    43.552    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.079    43.631    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         43.631    
                         arrival time                         -48.110    
  -------------------------------------------------------------------
                         slack                                 -4.479    

Slack (VIOLATED) :        -4.373ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        15.738ns  (logic 0.456ns (2.897%)  route 15.282ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -5.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 26.644 - 25.000 ) 
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817     7.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456     7.616 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)         15.282    22.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X4Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.921    26.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X4Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.644    
                         clock uncertainty           -8.093    18.551    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)       -0.026    18.525    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -22.898    
  -------------------------------------------------------------------
                         slack                                 -4.373    

Slack (VIOLATED) :        -4.316ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        15.472ns  (logic 0.419ns (2.708%)  route 15.053ns (97.292%))
  Logic Levels:           0  
  Clock Path Skew:        -5.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 26.644 - 25.000 ) 
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817     7.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419     7.579 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)          15.053    22.632    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.921    26.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.644    
                         clock uncertainty           -8.093    18.551    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)       -0.236    18.315    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -22.632    
  -------------------------------------------------------------------
                         slack                                 -4.316    

Slack (VIOLATED) :        -3.732ns  (required time - arrival time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        22.375ns  (logic 1.707ns (7.628%)  route 20.668ns (92.372%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)          20.668    22.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Sin
    SLICE_X2Y34          LUT4 (Prop_lut4_I3_O)        0.124    22.375 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    22.375    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.653    
                         clock uncertainty           -8.093    18.560    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)        0.082    18.642    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -22.375    
  -------------------------------------------------------------------
                         slack                                 -3.732    

Slack (VIOLATED) :        -1.922ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        13.062ns  (logic 0.419ns (3.208%)  route 12.643ns (96.792%))
  Logic Levels:           0  
  Clock Path Skew:        -5.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 26.644 - 25.000 ) 
    Source Clock Delay      (SCD):    7.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817     7.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419     7.579 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)          12.643    20.222    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.921    26.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.644    
                         clock uncertainty           -8.093    18.551    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)       -0.251    18.300    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                         -20.222    
  -------------------------------------------------------------------
                         slack                                 -1.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        6.635ns  (logic 0.186ns (2.803%)  route 6.449ns (97.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 25.889 - 25.000 ) 
    Source Clock Delay      (SCD):    2.571ns = ( 27.571 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619    27.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141    27.712 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[2]/Q
                         net (fo=4, routed)           6.449    34.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045    34.206 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_i_1__0/O
                         net (fo=1, routed)           0.000    34.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.554    25.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.889    
                         clock uncertainty            8.093    33.982    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.125    34.107    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.107    
                         arrival time                          34.206    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        6.656ns  (logic 0.186ns (2.795%)  route 6.470ns (97.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 25.889 - 25.000 ) 
    Source Clock Delay      (SCD):    2.571ns = ( 27.571 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619    27.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141    27.712 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)           6.470    34.182    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/Q[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045    34.227 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_i_1/O
                         net (fo=1, routed)           0.000    34.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.554    25.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.889    
                         clock uncertainty            8.093    33.982    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.125    34.107    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.107    
                         arrival time                          34.227    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        6.710ns  (logic 0.191ns (2.846%)  route 6.519ns (97.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 25.889 - 25.000 ) 
    Source Clock Delay      (SCD):    2.571ns = ( 27.571 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619    27.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.146    27.717 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=5, routed)           6.519    34.236    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg_1[0]
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.045    34.281 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1/O
                         net (fo=1, routed)           0.000    34.281    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_i_1__1_n_0
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.554    25.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.889    
                         clock uncertainty            8.093    33.982    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.124    34.106    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.106    
                         arrival time                          34.281    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        6.802ns  (logic 0.227ns (3.337%)  route 6.575ns (96.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 25.889 - 25.000 ) 
    Source Clock Delay      (SCD):    2.571ns = ( 27.571 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619    27.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.128    27.699 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           6.575    34.274    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[3]
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.099    34.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    34.373    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X3Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.554    25.889    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X3Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.889    
                         clock uncertainty            8.093    33.982    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.098    34.080    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.080    
                         arrival time                          34.373    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        6.804ns  (logic 0.128ns (1.881%)  route 6.676ns (98.119%))
  Logic Levels:           0  
  Clock Path Skew:        -1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 25.880 - 25.000 ) 
    Source Clock Delay      (SCD):    2.563ns = ( 27.563 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611    27.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128    27.691 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           6.676    34.367    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.545    25.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.880    
                         clock uncertainty            8.093    33.973    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.020    33.993    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -33.993    
                         arrival time                          34.367    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        6.932ns  (logic 0.128ns (1.847%)  route 6.804ns (98.153%))
  Logic Levels:           0  
  Clock Path Skew:        -1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 25.880 - 25.000 ) 
    Source Clock Delay      (SCD):    2.563ns = ( 27.563 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611    27.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128    27.691 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           6.804    34.495    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.545    25.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.880    
                         clock uncertainty            8.093    33.973    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.024    33.997    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -33.997    
                         arrival time                          34.495    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        7.101ns  (logic 0.141ns (1.986%)  route 6.960ns (98.014%))
  Logic Levels:           0  
  Clock Path Skew:        -1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 25.881 - 25.000 ) 
    Source Clock Delay      (SCD):    2.563ns = ( 27.563 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.611    27.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141    27.704 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          6.960    34.664    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X4Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.546    25.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X4Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    25.881    
                         clock uncertainty            8.093    33.974    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.063    34.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -34.037    
                         arrival time                          34.664    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.254ns (3.446%)  route 7.117ns (96.554%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     2.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.164     2.729 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=2, routed)           3.536     6.265    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.045     6.310 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2/O
                         net (fo=1, routed)           3.581     9.891    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.045     9.936 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1/O
                         net (fo=1, routed)           0.000     9.936    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_0
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.547     0.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            8.093     8.975    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.120     9.095    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -9.095    
                         arrival time                           9.936    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.254ns (3.420%)  route 7.172ns (96.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     2.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.164     2.729 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/Q
                         net (fo=2, routed)           3.605     6.334    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.045     6.379 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3/O
                         net (fo=1, routed)           3.567     9.946    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I2_O)        0.045     9.991 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1/O
                         net (fo=1, routed)           0.000     9.991    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM_n_1
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.547     0.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SPW_main_clk
    SLICE_X2Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            8.093     8.975    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.121     9.096    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -9.096    
                         arrival time                           9.991    
  -------------------------------------------------------------------
                         slack                                  0.895    





---------------------------------------------------------------------------------------------------
From Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.545ns,  Total Violation       -4.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.347ns  (logic 0.456ns (2.357%)  route 18.891ns (97.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.456     2.209 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)          18.891    21.100    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_0
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism             -0.076    26.500    
                         clock uncertainty           -7.905    18.595    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)       -0.040    18.555    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                         -21.100    
  -------------------------------------------------------------------
                         slack                                 -2.545    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.129ns  (logic 0.456ns (2.384%)  route 18.673ns (97.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.915     1.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.456     2.209 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)          18.673    20.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_0
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism             -0.076    26.500    
                         clock uncertainty           -7.905    18.595    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)       -0.026    18.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                         -20.882    
  -------------------------------------------------------------------
                         slack                                 -2.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        8.687ns  (logic 0.141ns (1.623%)  route 8.546ns (98.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 25.861 - 25.000 ) 
    Source Clock Delay      (SCD):    0.593ns = ( 25.593 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580    25.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    24.874 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398    25.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    25.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.301    25.593    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.141    25.734 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           8.546    34.279    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_0
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.526    25.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.024    25.885    
                         clock uncertainty            7.905    33.790    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.063    33.853    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -33.853    
                         arrival time                          34.279    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        8.759ns  (logic 0.141ns (1.610%)  route 8.618ns (98.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 25.861 - 25.000 ) 
    Source Clock Delay      (SCD):    0.593ns = ( 25.593 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580    25.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    24.874 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398    25.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    25.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.301    25.593    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X13Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.141    25.734 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           8.618    34.352    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_0
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846    25.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    24.850 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442    25.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    25.335 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.526    25.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.024    25.885    
                         clock uncertainty            7.905    33.790    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.056    33.846    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                        -33.846    
                         arrival time                          34.352    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            9  Failing Endpoints,  Worst Slack       -8.533ns,  Total Violation      -75.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.533ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.263ns  (logic 0.637ns (2.738%)  route 22.626ns (97.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 26.563 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         21.708    25.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X15Y33         LUT1 (Prop_lut1_I0_O)        0.119    25.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.917    26.247    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.840    26.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    26.563    
                         clock uncertainty           -8.122    18.441    
    SLICE_X14Y25         FDRE (Setup_fdre_C_R)       -0.727    17.714    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         17.714    
                         arrival time                         -26.247    
  -------------------------------------------------------------------
                         slack                                 -8.533    

Slack (VIOLATED) :        -8.533ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.263ns  (logic 0.637ns (2.738%)  route 22.626ns (97.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 26.563 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         21.708    25.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X15Y33         LUT1 (Prop_lut1_I0_O)        0.119    25.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.917    26.247    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.840    26.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    26.563    
                         clock uncertainty           -8.122    18.441    
    SLICE_X14Y25         FDRE (Setup_fdre_C_R)       -0.727    17.714    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         17.714    
                         arrival time                         -26.247    
  -------------------------------------------------------------------
                         slack                                 -8.533    

Slack (VIOLATED) :        -8.533ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.263ns  (logic 0.637ns (2.738%)  route 22.626ns (97.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 26.563 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         21.708    25.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X15Y33         LUT1 (Prop_lut1_I0_O)        0.119    25.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.917    26.247    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.840    26.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    26.563    
                         clock uncertainty           -8.122    18.441    
    SLICE_X14Y25         FDRE (Setup_fdre_C_R)       -0.727    17.714    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         17.714    
                         arrival time                         -26.247    
  -------------------------------------------------------------------
                         slack                                 -8.533    

Slack (VIOLATED) :        -8.533ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.263ns  (logic 0.637ns (2.738%)  route 22.626ns (97.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 26.563 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         21.708    25.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X15Y33         LUT1 (Prop_lut1_I0_O)        0.119    25.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.917    26.247    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.840    26.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    26.563    
                         clock uncertainty           -8.122    18.441    
    SLICE_X14Y25         FDRE (Setup_fdre_C_R)       -0.727    17.714    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         17.714    
                         arrival time                         -26.247    
  -------------------------------------------------------------------
                         slack                                 -8.533    

Slack (VIOLATED) :        -8.440ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.263ns  (logic 0.637ns (2.738%)  route 22.626ns (97.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 26.563 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         21.708    25.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X15Y33         LUT1 (Prop_lut1_I0_O)        0.119    25.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.917    26.247    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.840    26.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X15Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    26.563    
                         clock uncertainty           -8.122    18.441    
    SLICE_X15Y25         FDRE (Setup_fdre_C_R)       -0.634    17.807    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         17.807    
                         arrival time                         -26.247    
  -------------------------------------------------------------------
                         slack                                 -8.440    

Slack (VIOLATED) :        -8.440ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.263ns  (logic 0.637ns (2.738%)  route 22.626ns (97.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 26.563 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         21.708    25.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X15Y33         LUT1 (Prop_lut1_I0_O)        0.119    25.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.917    26.247    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.840    26.563    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X15Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.563    
                         clock uncertainty           -8.122    18.441    
    SLICE_X15Y25         FDRE (Setup_fdre_C_R)       -0.634    17.807    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxflag_ff_reg
  -------------------------------------------------------------------
                         required time                         17.807    
                         arrival time                         -26.247    
  -------------------------------------------------------------------
                         slack                                 -8.440    

Slack (VIOLATED) :        -8.377ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.112ns  (logic 0.637ns (2.756%)  route 22.475ns (97.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 26.568 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         21.708    25.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X15Y33         LUT1 (Prop_lut1_I0_O)        0.119    25.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.767    26.096    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X14Y28         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.845    26.568    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X14Y28         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    26.568    
                         clock uncertainty           -8.122    18.446    
    SLICE_X14Y28         FDRE (Setup_fdre_C_R)       -0.727    17.719    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         17.719    
                         arrival time                         -26.096    
  -------------------------------------------------------------------
                         slack                                 -8.377    

Slack (VIOLATED) :        -8.243ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.072ns  (logic 0.637ns (2.761%)  route 22.435ns (97.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 26.569 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         21.708    25.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X15Y33         LUT1 (Prop_lut1_I0_O)        0.119    25.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.726    26.056    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.846    26.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    26.569    
                         clock uncertainty           -8.122    18.447    
    SLICE_X13Y29         FDRE (Setup_fdre_C_R)       -0.634    17.813    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         17.813    
                         arrival time                         -26.056    
  -------------------------------------------------------------------
                         slack                                 -8.243    

Slack (VIOLATED) :        -8.243ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.072ns  (logic 0.637ns (2.761%)  route 22.435ns (97.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 26.569 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         21.708    25.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn
    SLICE_X15Y33         LUT1 (Prop_lut1_I0_O)        0.119    25.329 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1/O
                         net (fo=31, routed)          0.726    26.056    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff[7]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.846    26.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X13Y29         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    26.569    
                         clock uncertainty           -8.122    18.447    
    SLICE_X13Y29         FDRE (Setup_fdre_C_R)       -0.634    17.813    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/rxfifo_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         17.813    
                         arrival time                         -26.056    
  -------------------------------------------------------------------
                         slack                                 -8.243    

Slack (MET) :             12.443ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.044ns  (logic 0.766ns (2.731%)  route 27.278ns (97.269%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 51.565 - 50.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.739     3.033    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.518     3.551 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)         17.474    21.025    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/axi_streamout_tready
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.149 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[7]_i_2/O
                         net (fo=2, routed)           9.804    30.953    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.124    31.077 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1/O
                         net (fo=1, routed)           0.000    31.077    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[7]_i_1_n_0
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.842    51.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]/C
                         clock pessimism              0.000    51.565    
                         clock uncertainty           -8.122    43.443    
    SLICE_X16Y26         FDRE (Setup_fdre_C_D)        0.077    43.520    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         43.520    
                         arrival time                         -31.077    
  -------------------------------------------------------------------
                         slack                                 12.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 0.254ns (3.033%)  route 8.120ns (96.967%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          7.944     9.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/axi_streamout_tready
    SLICE_X17Y26         LUT2 (Prop_lut2_I0_O)        0.045     9.074 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[7]_i_2/O
                         net (fo=2, routed)           0.176     9.249    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo0
    SLICE_X16Y26         LUT6 (Prop_lut6_I1_O)        0.045     9.294 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1/O
                         net (fo=1, routed)           0.000     9.294    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[1]_i_1_n_0
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.515     0.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            8.122     8.972    
    SLICE_X16Y26         FDRE (Hold_fdre_C_D)         0.121     9.093    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.093    
                         arrival time                           9.294    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 0.210ns (2.535%)  route 8.074ns (97.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          7.944     9.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/axi_streamout_tready
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.046     9.075 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[6]_i_1/O
                         net (fo=6, routed)           0.129     9.204    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]_0
    SLICE_X16Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.514     0.849    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X16Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            8.122     8.971    
    SLICE_X16Y25         FDRE (Hold_fdre_C_CE)       -0.078     8.893    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.893    
                         arrival time                           9.204    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 0.210ns (2.535%)  route 8.074ns (97.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          7.944     9.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/axi_streamout_tready
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.046     9.075 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[6]_i_1/O
                         net (fo=6, routed)           0.129     9.204    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]_0
    SLICE_X16Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.514     0.849    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X16Y25         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            8.122     8.971    
    SLICE_X16Y25         FDRE (Hold_fdre_C_CE)       -0.078     8.893    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.893    
                         arrival time                           9.204    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 0.210ns (2.533%)  route 8.079ns (97.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          7.944     9.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/axi_streamout_tready
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.046     9.075 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[6]_i_1/O
                         net (fo=6, routed)           0.135     9.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]_0
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.515     0.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            8.122     8.972    
    SLICE_X15Y26         FDRE (Hold_fdre_C_CE)       -0.101     8.871    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.871    
                         arrival time                           9.210    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 0.210ns (2.533%)  route 8.079ns (97.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          7.944     9.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/axi_streamout_tready
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.046     9.075 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[6]_i_1/O
                         net (fo=6, routed)           0.135     9.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]_0
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.515     0.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            8.122     8.972    
    SLICE_X15Y26         FDRE (Hold_fdre_C_CE)       -0.101     8.871    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.871    
                         arrival time                           9.210    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 0.210ns (2.533%)  route 8.079ns (97.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          7.944     9.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/axi_streamout_tready
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.046     9.075 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[6]_i_1/O
                         net (fo=6, routed)           0.135     9.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]_0
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.515     0.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            8.122     8.972    
    SLICE_X15Y26         FDRE (Hold_fdre_C_CE)       -0.101     8.871    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.871    
                         arrival time                           9.210    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 0.210ns (2.533%)  route 8.079ns (97.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          7.944     9.029    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/axi_streamout_tready
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.046     9.075 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/out_fifo[6]_i_1/O
                         net (fo=6, routed)           0.135     9.210    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]_0
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.515     0.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            8.122     8.972    
    SLICE_X15Y26         FDRE (Hold_fdre_C_CE)       -0.101     8.871    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.871    
                         arrival time                           9.210    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 0.209ns (2.445%)  route 8.338ns (97.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          8.338     9.423    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X18Y26         LUT5 (Prop_lut5_I2_O)        0.045     9.468 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.000     9.468    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_i_1_n_0
    SLICE_X18Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.515     0.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X18Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            8.122     8.972    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.120     9.092    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -9.092    
                         arrival time                           9.468    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.209ns (2.445%)  route 8.339ns (97.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          8.339     9.424    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X16Y26         LUT5 (Prop_lut5_I2_O)        0.045     9.469 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_i_1/O
                         net (fo=1, routed)           0.000     9.469    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_i_1_n_0
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.515     0.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X16Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_reg/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            8.122     8.972    
    SLICE_X16Y26         FDRE (Hold_fdre_C_D)         0.121     9.093    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/send_escape_reg
  -------------------------------------------------------------------
                         required time                         -9.093    
                         arrival time                           9.469    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 0.209ns (2.452%)  route 8.316ns (97.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.585     0.921    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=22, routed)          8.316     9.401    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.045     9.446 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[4]_i_1/O
                         net (fo=1, routed)           0.000     9.446    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo[4]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.515     0.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X15Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            8.122     8.972    
    SLICE_X15Y26         FDRE (Hold_fdre_C_D)         0.092     9.064    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/out_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.064    
                         arrival time                           9.446    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0

Setup :           15  Failing Endpoints,  Worst Slack       -3.686ns,  Total Violation      -42.761ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.496ns  (logic 0.456ns (2.225%)  route 20.040ns (97.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 26.655 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X5Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     2.289 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][1]/Q
                         net (fo=2, routed)          20.040    22.329    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][1]
    SLICE_X6Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.932    26.655    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/C
                         clock pessimism             -0.076    26.579    
                         clock uncertainty           -7.905    18.674    
    SLICE_X6Y38          FDCE (Setup_fdce_C_D)       -0.031    18.643    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.443ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.361ns  (logic 0.668ns (3.281%)  route 19.693ns (96.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 26.575 - 25.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.913     1.751    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X16Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDCE (Prop_fdce_C_Q)         0.518     2.269 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]/Q
                         net (fo=1, routed)          19.693    21.962    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.150    22.112 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1/O
                         net (fo=1, routed)           0.000    22.112    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.852    26.575    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
                         clock pessimism             -0.076    26.499    
                         clock uncertainty           -7.905    18.594    
    SLICE_X15Y36         FDCE (Setup_fdce_C_D)        0.075    18.669    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -22.112    
  -------------------------------------------------------------------
                         slack                                 -3.443    

Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.322ns  (logic 0.799ns (3.932%)  route 19.523ns (96.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 26.575 - 25.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.913     1.751    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X16Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy]/Q
                         net (fo=1, routed)          19.523    21.752    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy_n_0_]
    SLICE_X15Y36         LUT3 (Prop_lut3_I2_O)        0.321    22.073 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1/O
                         net (fo=1, routed)           0.000    22.073    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.852    26.575    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism             -0.076    26.499    
                         clock uncertainty           -7.905    18.594    
    SLICE_X15Y36         FDCE (Setup_fdce_C_D)        0.075    18.669    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -22.073    
  -------------------------------------------------------------------
                         slack                                 -3.404    

Slack (VIOLATED) :        -3.379ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.253ns  (logic 0.580ns (2.864%)  route 19.673ns (97.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 26.575 - 25.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.913     1.751    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X17Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDCE (Prop_fdce_C_Q)         0.456     2.207 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/Q
                         net (fo=1, routed)          19.673    21.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.124    22.004 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000    22.004    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.852    26.575    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism             -0.076    26.499    
                         clock uncertainty           -7.905    18.594    
    SLICE_X15Y36         FDCE (Setup_fdce_C_D)        0.031    18.625    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -22.004    
  -------------------------------------------------------------------
                         slack                                 -3.379    

Slack (VIOLATED) :        -3.160ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.759ns  (logic 0.419ns (2.121%)  route 19.340ns (97.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 26.655 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X5Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.419     2.252 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/Q
                         net (fo=2, routed)          19.340    21.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]
    SLICE_X5Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.932    26.655    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                         clock pessimism             -0.076    26.579    
                         clock uncertainty           -7.905    18.674    
    SLICE_X5Y38          FDCE (Setup_fdce_C_D)       -0.242    18.432    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                         -21.592    
  -------------------------------------------------------------------
                         slack                                 -3.160    

Slack (VIOLATED) :        -3.019ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.779ns  (logic 0.456ns (2.305%)  route 19.323ns (97.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 26.655 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X5Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     2.289 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/Q
                         net (fo=2, routed)          19.323    21.612    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]__0
    SLICE_X5Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.932    26.655    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/C
                         clock pessimism             -0.076    26.579    
                         clock uncertainty           -7.905    18.674    
    SLICE_X5Y38          FDCE (Setup_fdce_C_D)       -0.081    18.593    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                 -3.019    

Slack (VIOLATED) :        -2.972ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.846ns  (logic 0.580ns (2.923%)  route 19.266ns (97.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 26.575 - 25.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.913     1.751    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X17Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDCE (Prop_fdce_C_Q)         0.456     2.207 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]/Q
                         net (fo=1, routed)          19.266    21.473    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.124    21.597 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1/O
                         net (fo=1, routed)           0.000    21.597    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.852    26.575    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism             -0.076    26.499    
                         clock uncertainty           -7.905    18.594    
    SLICE_X15Y36         FDCE (Setup_fdce_C_D)        0.031    18.625    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -21.597    
  -------------------------------------------------------------------
                         slack                                 -2.972    

Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.797ns  (logic 0.776ns (3.920%)  route 19.021ns (96.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.913     1.751    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X16Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDCE (Prop_fdce_C_Q)         0.478     2.229 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag]/Q
                         net (fo=1, routed)          19.021    21.250    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][flag_n_0_]
    SLICE_X17Y37         LUT3 (Prop_lut3_I2_O)        0.298    21.548 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1/O
                         net (fo=1, routed)           0.000    21.548    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1_n_0
    SLICE_X17Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X17Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                         clock pessimism             -0.076    26.500    
                         clock uncertainty           -7.905    18.595    
    SLICE_X17Y37         FDCE (Setup_fdce_C_D)        0.031    18.626    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -21.548    
  -------------------------------------------------------------------
                         slack                                 -2.922    

Slack (VIOLATED) :        -2.880ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.753ns  (logic 0.642ns (3.250%)  route 19.111ns (96.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.913     1.751    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X18Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDCE (Prop_fdce_C_Q)         0.518     2.269 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/Q
                         net (fo=1, routed)          19.111    21.380    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.124    21.504 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000    21.504    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X17Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X17Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism             -0.076    26.500    
                         clock uncertainty           -7.905    18.595    
    SLICE_X17Y37         FDCE (Setup_fdce_C_D)        0.029    18.624    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -21.504    
  -------------------------------------------------------------------
                         slack                                 -2.880    

Slack (VIOLATED) :        -2.764ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.638ns  (logic 0.642ns (3.269%)  route 18.996ns (96.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 26.575 - 25.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.914     1.752    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X14Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.518     2.270 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/Q
                         net (fo=1, routed)          18.996    21.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct_n_0_]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.124    21.390 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1/O
                         net (fo=1, routed)           0.000    21.390    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.852    26.575    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism             -0.076    26.499    
                         clock uncertainty           -7.905    18.594    
    SLICE_X15Y36         FDCE (Setup_fdce_C_D)        0.032    18.626    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -21.390    
  -------------------------------------------------------------------
                         slack                                 -2.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 0.209ns (2.426%)  route 8.408ns (97.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.300     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X14Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.164     0.756 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/Q
                         net (fo=1, routed)           8.408     9.163    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct_n_0_]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.045     9.208 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1/O
                         net (fo=1, routed)           0.000     9.208    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.525     0.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism              0.024     0.884    
                         clock uncertainty            7.905     8.789    
    SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.092     8.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                         -8.881    
                         arrival time                           9.208    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 0.209ns (2.414%)  route 8.451ns (97.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.299     0.591    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X18Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/Q
                         net (fo=1, routed)           8.451     9.205    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.045     9.250 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     9.250    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X17Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.526     0.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X17Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.024     0.885    
                         clock uncertainty            7.905     8.790    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.091     8.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         -8.881    
                         arrival time                           9.250    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 0.209ns (2.409%)  route 8.466ns (97.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.299     0.591    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X16Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/Q
                         net (fo=1, routed)           8.466     9.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.045     9.266 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     9.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.525     0.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.024     0.884    
                         clock uncertainty            7.905     8.789    
    SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.091     8.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         -8.880    
                         arrival time                           9.266    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.227ns (2.610%)  route 8.470ns (97.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.299     0.591    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X17Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDCE (Prop_fdce_C_Q)         0.128     0.719 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/Q
                         net (fo=1, routed)           8.470     9.188    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.099     9.287 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1/O
                         net (fo=1, routed)           0.000     9.287    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.525     0.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism              0.024     0.884    
                         clock uncertainty            7.905     8.789    
    SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.107     8.896    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                         -8.896    
                         arrival time                           9.287    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 0.208ns (2.388%)  route 8.503ns (97.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.300     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X14Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.164     0.756 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy]/Q
                         net (fo=1, routed)           8.503     9.259    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fctpiggy_n_0_]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.044     9.303 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1/O
                         net (fo=1, routed)           0.000     9.303    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.525     0.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism              0.024     0.884    
                         clock uncertainty            7.905     8.789    
    SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.107     8.896    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                         -8.896    
                         arrival time                           9.303    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.189ns (2.161%)  route 8.556ns (97.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.299     0.591    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X17Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/Q
                         net (fo=1, routed)           8.556     9.288    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.048     9.336 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1/O
                         net (fo=1, routed)           0.000     9.336    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.525     0.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
                         clock pessimism              0.024     0.884    
                         clock uncertainty            7.905     8.789    
    SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.107     8.896    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]
  -------------------------------------------------------------------
                         required time                         -8.896    
                         arrival time                           9.336    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 0.209ns (2.383%)  route 8.560ns (97.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.299     0.591    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X18Y35         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]/Q
                         net (fo=1, routed)           8.560     9.315    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][3]
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.045     9.360 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     9.360    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.525     0.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.024     0.884    
                         clock uncertainty            7.905     8.789    
    SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.107     8.896    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         -8.896    
                         arrival time                           9.360    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 0.141ns (1.617%)  route 8.578ns (98.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.330     0.622    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X5Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     0.763 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]/Q
                         net (fo=2, routed)           8.578     9.340    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][3]
    SLICE_X6Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/C
                         clock pessimism              0.024     0.916    
                         clock uncertainty            7.905     8.821    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.052     8.873    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]
  -------------------------------------------------------------------
                         required time                         -8.873    
                         arrival time                           9.340    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 0.208ns (2.370%)  route 8.568ns (97.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.299     0.591    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X18Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]/Q
                         net (fo=1, routed)           8.568     9.323    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]
    SLICE_X17Y37         LUT3 (Prop_lut3_I0_O)        0.044     9.367 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1/O
                         net (fo=1, routed)           0.000     9.367    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1_n_0
    SLICE_X17Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.526     0.861    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X17Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.024     0.885    
                         clock uncertainty            7.905     8.790    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.107     8.897    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                         -8.897    
                         arrival time                           9.367    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 0.209ns (2.385%)  route 8.554ns (97.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      7.905ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.299     0.591    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_main_clk
    SLICE_X16Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]/Q
                         net (fo=1, routed)           8.554     9.309    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][6]
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.045     9.354 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     9.354    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.525     0.860    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y36         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.024     0.884    
                         clock uncertainty            7.905     8.789    
    SLICE_X15Y36         FDCE (Hold_fdce_C_D)         0.092     8.881    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                         -8.881    
                         arrival time                           9.354    
  -------------------------------------------------------------------
                         slack                                  0.473    





---------------------------------------------------------------------------------------------------
From Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack      -18.654ns,  Total Violation      -37.186ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.654ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_Sout
                            (output port clocked by VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.325ns  (logic 4.094ns (20.143%)  route 16.231ns (79.857%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.300ns
  Clock Path Skew:        -1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.691ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.000     1.838    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X1Y45          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.456     2.294 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)          16.231    18.525    SPW_Sout_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.638    22.163 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000    22.163    SPW_Sout
    V8                                                                r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty           -4.691     7.809    
                         output delay                -4.300     3.509    
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                         -22.163    
  -------------------------------------------------------------------
                         slack                                -18.654    

Slack (VIOLATED) :        -18.532ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_Dout
                            (output port clocked by VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            12.500ns  (VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.202ns  (logic 4.059ns (20.093%)  route 16.143ns (79.907%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.300ns
  Clock Path Skew:        -1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.500 - 12.500 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.691ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.001     1.839    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X0Y47          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.518     2.357 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)          16.143    18.500    SPW_Dout_OBUF
    V9                   OBUF (Prop_obuf_I_O)         3.541    22.041 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000    22.041    SPW_Dout
    V9                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
                         ideal clock network latency
                                                      0.000    12.500    
                         clock pessimism              0.000    12.500    
                         clock uncertainty           -4.691     7.809    
                         output delay                -4.300     3.509    
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                         -22.041    
  -------------------------------------------------------------------
                         slack                                -18.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_Sout
                            (output port clocked by VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 1.479ns (17.266%)  route 7.087ns (82.734%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.985ns
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      4.691ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.333     0.625    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X1Y45          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141     0.766 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           7.087     7.852    SPW_Sout_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.338     9.190 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000     9.190    SPW_Sout
    V8                                                                r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            4.691     4.691    
                         output delay                 3.985     8.676    
  -------------------------------------------------------------------
                         required time                         -8.676    
                         arrival time                           9.190    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPW_Dout
                            (output port clocked by VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 1.406ns (16.348%)  route 7.194ns (83.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.985ns
  Clock Path Skew:        -0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      4.691ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.334     0.626    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X0Y47          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.164     0.790 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           7.194     7.984    SPW_Dout_OBUF
    V9                   OBUF (Prop_obuf_I_O)         1.242     9.226 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000     9.226    SPW_Dout
    V9                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            4.691     4.691    
                         output delay                 3.985     8.676    
  -------------------------------------------------------------------
                         required time                         -8.676    
                         arrival time                           9.226    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.708ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.968ns  (logic 0.936ns (3.347%)  route 27.032ns (96.653%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 52.750 - 50.000 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.908     1.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     2.202 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)          10.921    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.153    13.276 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           6.511    19.787    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.327    20.114 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           9.600    29.714    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y31          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    52.750    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y31          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.000    52.750    
                         clock uncertainty           -8.122    44.627    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    44.422    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         44.422    
                         arrival time                         -29.714    
  -------------------------------------------------------------------
                         slack                                 14.708    

Slack (MET) :             14.708ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.968ns  (logic 0.936ns (3.347%)  route 27.032ns (96.653%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 52.750 - 50.000 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.908     1.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     2.202 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)          10.921    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.153    13.276 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           6.511    19.787    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.327    20.114 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           9.600    29.714    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y31          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    52.750    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y31          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.000    52.750    
                         clock uncertainty           -8.122    44.627    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    44.422    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         44.422    
                         arrival time                         -29.714    
  -------------------------------------------------------------------
                         slack                                 14.708    

Slack (MET) :             14.942ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.774ns  (logic 0.936ns (3.370%)  route 26.838ns (96.630%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 52.754 - 50.000 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.908     1.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     2.202 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)          10.921    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.153    13.276 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           6.511    19.787    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.327    20.114 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           9.405    29.520    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X8Y34          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.574    52.754    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X8Y34          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/C
                         clock pessimism              0.000    52.754    
                         clock uncertainty           -8.122    44.631    
    SLICE_X8Y34          FDRE (Setup_fdre_C_CE)      -0.169    44.462    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         44.462    
                         arrival time                         -29.520    
  -------------------------------------------------------------------
                         slack                                 14.942    

Slack (MET) :             14.950ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.765ns  (logic 0.936ns (3.371%)  route 26.829ns (96.629%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 52.751 - 50.000 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.908     1.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     2.202 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)          10.921    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.153    13.276 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           6.511    19.787    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.327    20.114 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           9.396    29.511    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X8Y32          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.572    52.751    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X8Y32          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.000    52.751    
                         clock uncertainty           -8.122    44.629    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.169    44.460    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         44.460    
                         arrival time                         -29.511    
  -------------------------------------------------------------------
                         slack                                 14.950    

Slack (MET) :             14.950ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.765ns  (logic 0.936ns (3.371%)  route 26.829ns (96.629%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 52.751 - 50.000 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.908     1.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     2.202 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)          10.921    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.153    13.276 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           6.511    19.787    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.327    20.114 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           9.396    29.511    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X8Y32          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.572    52.751    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X8Y32          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism              0.000    52.751    
                         clock uncertainty           -8.122    44.629    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.169    44.460    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         44.460    
                         arrival time                         -29.511    
  -------------------------------------------------------------------
                         slack                                 14.950    

Slack (MET) :             14.950ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.765ns  (logic 0.936ns (3.371%)  route 26.829ns (96.629%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 52.751 - 50.000 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.908     1.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     2.202 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)          10.921    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.153    13.276 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           6.511    19.787    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.327    20.114 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           9.396    29.511    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X8Y32          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.572    52.751    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X8Y32          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.000    52.751    
                         clock uncertainty           -8.122    44.629    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.169    44.460    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         44.460    
                         arrival time                         -29.511    
  -------------------------------------------------------------------
                         slack                                 14.950    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.665ns  (logic 0.936ns (3.383%)  route 26.729ns (96.617%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.908     1.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     2.202 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)          10.921    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.153    13.276 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           6.511    19.787    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.327    20.114 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           9.297    29.411    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y30          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.569    52.749    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y30          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.000    52.749    
                         clock uncertainty           -8.122    44.626    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    44.421    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         44.421    
                         arrival time                         -29.411    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.010ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.665ns  (logic 0.936ns (3.383%)  route 26.729ns (96.617%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.908     1.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     2.202 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)          10.921    13.123    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.153    13.276 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           6.511    19.787    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.327    20.114 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           9.297    29.411    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y30          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.569    52.749    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y30          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.000    52.749    
                         clock uncertainty           -8.122    44.626    
    SLICE_X9Y30          FDRE (Setup_fdre_C_CE)      -0.205    44.421    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         44.421    
                         arrival time                         -29.411    
  -------------------------------------------------------------------
                         slack                                 15.010    

Slack (MET) :             15.948ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.642ns (32.595%)  route 1.328ns (67.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.900     1.738    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X18Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.518     2.256 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          1.328     3.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X17Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.708 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1/O
                         net (fo=1, routed)           0.000     3.708    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[1]__0_i_1_n_0
    SLICE_X17Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.566    27.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X17Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    27.746    
                         clock uncertainty           -8.122    19.623    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.032    19.655    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[1]__0
  -------------------------------------------------------------------
                         required time                         19.655    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 15.948    

Slack (MET) :             15.948ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.642ns (32.562%)  route 1.330ns (67.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.900     1.738    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/SPW_main_clk
    SLICE_X18Y26         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.518     2.256 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full_reg/Q
                         net (fo=10, routed)          1.330     3.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/fifo_full
    SLICE_X17Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.710 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     3.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X17Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.566    27.746    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk
    SLICE_X17Y27         FDRE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism              0.000    27.746    
                         clock uncertainty           -8.122    19.623    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.034    19.657    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                         19.657    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                 15.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.296ns (3.266%)  route 8.767ns (96.734%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           5.711     6.441    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.045     6.486 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           3.056     9.542    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.110     9.652 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_i_1/O
                         net (fo=1, routed)           0.000     9.652    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.859     1.225    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X13Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            8.122     9.347    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.091     9.438    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg
  -------------------------------------------------------------------
                         required time                         -9.438    
                         arrival time                           9.652    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 0.209ns (2.219%)  route 9.211ns (97.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X14Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.164     0.753 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/Q
                         net (fo=17, routed)          9.211     9.964    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tlast
    SLICE_X19Y26         LUT4 (Prop_lut4_I0_O)        0.045    10.009 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_i_1__0/O
                         net (fo=1, routed)           0.000    10.009    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_mux_out
    SLICE_X19Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.850     1.216    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X19Y26         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_reg/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            8.122     9.338    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.092     9.430    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_reg_out_reg
  -------------------------------------------------------------------
                         required time                         -9.430    
                         arrival time                          10.009    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 0.209ns (2.162%)  route 9.457ns (97.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X14Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.164     0.753 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_rvalid]/Q
                         net (fo=17, routed)          9.457    10.210    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tlast
    SLICE_X19Y27         LUT2 (Prop_lut2_I0_O)        0.045    10.255 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_i_1__0/O
                         net (fo=1, routed)           0.000    10.255    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_slast_with_stop
    SLICE_X19Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.852     1.218    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X19Y27         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_reg/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            8.122     9.340    
    SLICE_X19Y27         FDRE (Hold_fdre_C_D)         0.091     9.431    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_last_skid_reg_reg
  -------------------------------------------------------------------
                         required time                         -9.431    
                         arrival time                          10.255    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 0.411ns (3.877%)  route 10.190ns (96.123%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           5.711     6.441    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.045     6.486 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           3.021     9.507    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT5 (Prop_lut5_I2_O)        0.114     9.621 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_3/O
                         net (fo=1, routed)           1.458    11.079    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_3_n_0
    SLICE_X12Y34         LUT5 (Prop_lut5_I4_O)        0.111    11.190 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.000    11.190    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.859     1.225    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X12Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            8.122     9.347    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.123     9.470    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         -9.470    
                         arrival time                          11.190    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.717ns  (logic 0.411ns (3.835%)  route 10.306ns (96.165%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           5.711     6.441    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.045     6.486 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           3.021     9.507    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT5 (Prop_lut5_I2_O)        0.114     9.621 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_3/O
                         net (fo=1, routed)           1.458    11.079    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_3_n_0
    SLICE_X12Y34         LUT5 (Prop_lut5_I4_O)        0.111    11.190 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.116    11.306    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.859     1.225    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X12Y34         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            8.122     9.347    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)        -0.014     9.333    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         -9.333    
                         arrival time                          11.306    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.123ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.943ns  (logic 0.341ns (3.116%)  route 10.602ns (96.884%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           5.711     6.441    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.045     6.486 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           0.486     6.972    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.110     7.082 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2/O
                         net (fo=1, routed)           0.344     7.426    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X13Y34         LUT5 (Prop_lut5_I4_O)        0.045     7.471 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           4.060    11.532    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X17Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.858     1.224    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X17Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            8.122     9.346    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.063     9.409    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         -9.409    
                         arrival time                          11.532    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.127ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.945ns  (logic 0.341ns (3.116%)  route 10.604ns (96.884%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           5.711     6.441    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.045     6.486 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           0.486     6.972    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.110     7.082 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2/O
                         net (fo=1, routed)           0.344     7.426    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X13Y34         LUT5 (Prop_lut5_I4_O)        0.045     7.471 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           4.062    11.534    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X17Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.858     1.224    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X17Y33         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            8.122     9.346    
    SLICE_X17Y33         FDRE (Hold_fdre_C_D)         0.061     9.407    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         -9.407    
                         arrival time                          11.534    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             4.402ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.117ns  (logic 0.296ns (2.257%)  route 12.821ns (97.743%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           5.711     6.441    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.045     6.486 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           3.021     9.507    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.110     9.617 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           4.089    13.706    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y30          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.855     1.221    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y30          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            8.122     9.343    
    SLICE_X9Y30          FDRE (Hold_fdre_C_CE)       -0.039     9.304    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.304    
                         arrival time                          13.706    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.402ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.117ns  (logic 0.296ns (2.257%)  route 12.821ns (97.743%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           5.711     6.441    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.045     6.486 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           3.021     9.507    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.110     9.617 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           4.089    13.706    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y30          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.855     1.221    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y30          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            8.122     9.343    
    SLICE_X9Y30          FDRE (Hold_fdre_C_CE)       -0.039     9.304    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.304    
                         arrival time                          13.706    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.447ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.188ns  (logic 0.296ns (2.245%)  route 12.892ns (97.755%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.297     0.589    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X15Y31         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=4, routed)           5.711     6.441    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.045     6.486 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_INST_0/O
                         net (fo=5, routed)           3.021     9.507    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X12Y34         LUT2 (Prop_lut2_I0_O)        0.110     9.617 r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2/O
                         net (fo=8, routed)           4.159    13.776    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X8Y32          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.857     1.223    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X8Y32          FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            8.122     9.345    
    SLICE_X8Y32          FDRE (Hold_fdre_C_CE)       -0.016     9.329    Test_Implementaiton_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.329    
                         arrival time                          13.776    
  -------------------------------------------------------------------
                         slack                                  4.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.634ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.642ns (24.919%)  route 1.934ns (75.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 34.709 - 25.000 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    11.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    11.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    12.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    12.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.276    13.632    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y39          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    34.709    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
                         clock pessimism              1.290    35.999    
                         clock uncertainty           -0.332    35.668    
    SLICE_X1Y39          FDCE (Recov_fdce_C_CLR)     -0.402    35.266    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg
  -------------------------------------------------------------------
                         required time                         35.266    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                 21.634    

Slack (MET) :             21.717ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.642ns (24.919%)  route 1.934ns (75.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.709ns = ( 34.709 - 25.000 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    11.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    11.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    12.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    12.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.276    13.632    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X0Y39          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    34.709    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                         clock pessimism              1.290    35.999    
                         clock uncertainty           -0.332    35.668    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319    35.349    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg
  -------------------------------------------------------------------
                         required time                         35.349    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                 21.717    

Slack (MET) :             21.776ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.414%)  route 1.789ns (73.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 59.708 - 50.000 ) 
    Source Clock Delay      (SCD):    11.055ns = ( 36.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    36.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    36.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    37.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    37.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.130    38.486    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.653    59.708    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              1.290    60.998    
                         clock uncertainty           -0.332    60.667    
    SLICE_X1Y38          FDCE (Recov_fdce_C_CLR)     -0.405    60.262    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         60.262    
                         arrival time                         -38.486    
  -------------------------------------------------------------------
                         slack                                 21.776    

Slack (MET) :             21.867ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.414%)  route 1.789ns (73.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 59.708 - 50.000 ) 
    Source Clock Delay      (SCD):    11.055ns = ( 36.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    36.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    36.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    37.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    37.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.130    38.486    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X0Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.653    59.708    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              1.290    60.998    
                         clock uncertainty           -0.332    60.667    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.314    60.353    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         60.353    
                         arrival time                         -38.486    
  -------------------------------------------------------------------
                         slack                                 21.867    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.070%)  route 1.566ns (70.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 59.699 - 50.000 ) 
    Source Clock Delay      (SCD):    11.055ns = ( 36.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    36.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    36.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    37.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    37.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908    38.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X1Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    59.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism              1.290    60.989    
                         clock uncertainty           -0.332    60.658    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.405    60.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         60.253    
                         arrival time                         -38.264    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.070%)  route 1.566ns (70.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 59.699 - 50.000 ) 
    Source Clock Delay      (SCD):    11.055ns = ( 36.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    36.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    36.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    37.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    37.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908    38.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X1Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    59.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism              1.290    60.989    
                         clock uncertainty           -0.332    60.658    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.405    60.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         60.253    
                         arrival time                         -38.264    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.070%)  route 1.566ns (70.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 59.699 - 50.000 ) 
    Source Clock Delay      (SCD):    11.055ns = ( 36.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    36.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    36.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    37.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    37.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908    38.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X1Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    59.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              1.290    60.989    
                         clock uncertainty           -0.332    60.658    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.405    60.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         60.253    
                         arrival time                         -38.264    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din rise@50.000ns - SPW_Din fall@25.000ns)
  Data Path Delay:        2.208ns  (logic 0.642ns (29.070%)  route 1.566ns (70.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 59.699 - 50.000 ) 
    Source Clock Delay      (SCD):    11.055ns = ( 36.055 - 25.000 ) 
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    36.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    36.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    37.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    37.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908    38.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)   50.000    50.000 r  
    V10                                               0.000    50.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000    50.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    51.428 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    57.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    57.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    57.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    59.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                         clock pessimism              1.290    60.989    
                         clock uncertainty           -0.332    60.658    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.405    60.253    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]
  -------------------------------------------------------------------
                         required time                         60.253    
                         arrival time                         -38.264    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             22.075ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.642ns (29.070%)  route 1.566ns (70.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 34.699 - 25.000 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    11.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    11.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    12.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    12.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908    13.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    34.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism              1.290    35.989    
                         clock uncertainty           -0.332    35.658    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.319    35.339    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         35.339    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                 22.075    

Slack (MET) :             22.075ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Din fall@25.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.642ns (29.070%)  route 1.566ns (70.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 34.699 - 25.000 ) 
    Source Clock Delay      (SCD):    11.055ns
    Clock Pessimism Removal (CPR):    1.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922     8.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     9.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825    11.055    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518    11.573 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658    12.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124    12.356 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908    13.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    34.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              1.290    35.989    
                         clock uncertainty           -0.332    35.658    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.319    35.339    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         35.339    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                 22.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.722%)  route 0.430ns (67.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.214     4.518    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.885     4.847    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.932     3.915    
    SLICE_X1Y32          FDCE (Remov_fdce_C_CLR)     -0.092     3.823    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     4.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism             -0.932     3.908    
    SLICE_X0Y26          FDCE (Remov_fdce_C_CLR)     -0.067     3.841    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -3.841    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     4.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.932     3.908    
    SLICE_X0Y26          FDCE (Remov_fdce_C_CLR)     -0.067     3.841    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -3.841    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     4.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism             -0.932     3.908    
    SLICE_X0Y26          FDCE (Remov_fdce_C_CLR)     -0.067     3.841    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -3.841    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.168%)  route 0.484ns (69.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.268     4.572    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X0Y31          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884     4.846    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.932     3.914    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.067     3.847    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -3.847    
                         arrival time                           4.572    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     4.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism             -0.932     3.908    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     3.816    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     4.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.932     3.908    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     3.816    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     4.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.932     3.908    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     3.816    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     4.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.932     3.908    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     3.816    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     4.260    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     4.305 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     4.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174     3.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056     3.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     3.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     4.840    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.932     3.908    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     3.816    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.749    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :            0  Failing Endpoints,  Worst Slack       21.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.634ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.642ns (24.919%)  route 1.934ns (75.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 31.397 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.276     9.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y39          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    31.397    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.714    32.112    
                         clock uncertainty           -0.332    31.780    
    SLICE_X1Y39          FDCE (Recov_fdce_C_CLR)     -0.402    31.378    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg
  -------------------------------------------------------------------
                         required time                         31.378    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 21.634    

Slack (MET) :             21.717ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.642ns (24.919%)  route 1.934ns (75.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 31.397 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.276     9.744    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X0Y39          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.654    31.397    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                         clock pessimism              0.714    32.112    
                         clock uncertainty           -0.332    31.780    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.319    31.461    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg
  -------------------------------------------------------------------
                         required time                         31.461    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 21.717    

Slack (MET) :             21.776ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.414%)  route 1.789ns (73.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 31.396 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.130     9.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.653    31.396    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.714    32.111    
                         clock uncertainty           -0.332    31.779    
    SLICE_X1Y38          FDCE (Recov_fdce_C_CLR)     -0.405    31.374    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         31.374    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                 21.776    

Slack (MET) :             21.867ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.414%)  route 1.789ns (73.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 31.396 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          1.130     9.598    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X0Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.653    31.396    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.714    32.111    
                         clock uncertainty           -0.332    31.779    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.314    31.465    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         31.465    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                 21.867    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.642ns (29.069%)  route 1.566ns (70.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908     9.376    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X1Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C
                         clock pessimism              0.714    32.102    
                         clock uncertainty           -0.332    31.770    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.405    31.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         31.365    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.642ns (29.069%)  route 1.566ns (70.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908     9.376    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X1Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                         clock pessimism              0.714    32.102    
                         clock uncertainty           -0.332    31.770    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.405    31.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         31.365    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.642ns (29.069%)  route 1.566ns (70.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908     9.376    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X1Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism              0.714    32.102    
                         clock uncertainty           -0.332    31.770    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.405    31.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         31.365    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.642ns (29.069%)  route 1.566ns (70.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908     9.376    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                         clock pessimism              0.714    32.102    
                         clock uncertainty           -0.332    31.770    
    SLICE_X1Y28          FDCE (Recov_fdce_C_CLR)     -0.405    31.365    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]
  -------------------------------------------------------------------
                         required time                         31.365    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             22.075ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.642ns (29.069%)  route 1.566ns (70.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908     9.376    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism              0.714    32.102    
                         clock uncertainty           -0.332    31.770    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.319    31.451    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         31.451    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 22.075    

Slack (MET) :             22.075ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_Sin fall@25.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.642ns (29.069%)  route 1.566ns (70.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    7.168ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583     1.583 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951     4.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     5.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.825     7.168    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.518     7.686 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.658     8.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.124     8.468 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.908     9.376    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y28          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism              0.714    32.102    
                         clock uncertainty           -0.332    31.770    
    SLICE_X0Y28          FDCE (Recov_fdce_C_CLR)     -0.319    31.451    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         31.451    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                 22.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@25.000ns - SPW_Sin fall@25.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.722%)  route 0.430ns (67.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 28.258 - 25.000 ) 
    Source Clock Delay      (SCD):    2.569ns = ( 27.569 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311    26.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045    26.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221    26.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617    27.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164    27.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216    27.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045    27.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.214    28.208    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.885    28.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
                         clock pessimism             -0.654    27.604    
    SLICE_X1Y32          FDCE (Remov_fdce_C_CLR)     -0.092    27.512    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]
  -------------------------------------------------------------------
                         required time                        -27.512    
                         arrival time                          28.208    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     3.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism             -0.654     2.597    
    SLICE_X0Y26          FDCE (Remov_fdce_C_CLR)     -0.067     2.530    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     3.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.654     2.597    
    SLICE_X0Y26          FDCE (Remov_fdce_C_CLR)     -0.067     2.530    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X0Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     3.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism             -0.654     2.597    
    SLICE_X0Y26          FDCE (Remov_fdce_C_CLR)     -0.067     2.530    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.168%)  route 0.484ns (69.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.268     3.262    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X0Y31          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884     3.257    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                         clock pessimism             -0.654     2.603    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.067     2.536    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     3.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism             -0.654     2.597    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     2.505    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     3.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.654     2.597    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     2.505    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     3.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.654     2.597    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     2.505    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     3.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                         clock pessimism             -0.654     2.597    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     2.505    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.512%)  route 0.476ns (69.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.216     2.949    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg_n_0_[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.994 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=36, routed)          0.260     3.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538     0.538 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502     2.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056     2.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     2.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.878     3.251    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.654     2.597    
    SLICE_X1Y26          FDCE (Remov_fdce_C_CLR)     -0.092     2.505    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.749    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.590ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.580ns (18.122%)  route 2.621ns (81.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         1.623     5.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg_0
    SLICE_X3Y34          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk
    SLICE_X3Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.154    26.807    
                         clock uncertainty           -7.785    19.022    
    SLICE_X3Y34          FDCE (Recov_fdce_C_CLR)     -0.402    18.620    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 13.590    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.580ns (18.122%)  route 2.621ns (81.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         1.623     5.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg_0
    SLICE_X2Y34          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.154    26.807    
                         clock uncertainty           -7.785    19.022    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.314    18.708    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.708    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.580ns (18.122%)  route 2.621ns (81.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         1.623     5.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg_0
    SLICE_X2Y34          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.154    26.807    
                         clock uncertainty           -7.785    19.022    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.314    18.708    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.708    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.580ns (18.122%)  route 2.621ns (81.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 26.653 - 25.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         1.623     5.030    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg_0
    SLICE_X2Y34          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.930    26.653    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk
    SLICE_X2Y34          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.154    26.807    
                         clock uncertainty           -7.785    19.022    
    SLICE_X2Y34          FDCE (Recov_fdce_C_CLR)     -0.314    18.708    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.708    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.580ns (20.092%)  route 2.307ns (79.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 26.644 - 25.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         1.310     4.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg_0
    SLICE_X3Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.921    26.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.154    26.798    
                         clock uncertainty           -7.785    19.013    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.402    18.611    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.580ns (20.092%)  route 2.307ns (79.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 26.644 - 25.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         1.310     4.716    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg_0
    SLICE_X3Y26          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.921    26.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk
    SLICE_X3Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.154    26.798    
                         clock uncertainty           -7.785    19.013    
    SLICE_X3Y26          FDCE (Recov_fdce_C_CLR)     -0.402    18.611    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             14.059ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.580ns (20.929%)  route 2.191ns (79.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 26.644 - 25.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         1.194     4.600    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg_0
    SLICE_X4Y27          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.921    26.644    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk
    SLICE_X4Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    26.759    
                         clock uncertainty           -7.785    18.974    
    SLICE_X4Y27          FDCE (Recov_fdce_C_CLR)     -0.314    18.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                 14.059    

Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.580ns (23.710%)  route 1.866ns (76.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         0.869     4.275    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg_1
    SLICE_X12Y37         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    26.691    
                         clock uncertainty           -7.785    18.906    
    SLICE_X12Y37         FDCE (Recov_fdce_C_CLR)     -0.314    18.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                 14.317    

Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall@25.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.580ns (23.710%)  route 1.866ns (76.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         0.869     4.275    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg_1
    SLICE_X12Y37         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    24.380 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    25.723 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.853    26.576    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk
    SLICE_X12Y37         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    26.691    
                         clock uncertainty           -7.785    18.906    
    SLICE_X12Y37         FDCE (Recov_fdce_C_CLR)     -0.314    18.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                 14.317    

Slack (MET) :             36.425ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.580ns (10.745%)  route 4.818ns (89.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 51.641 - 50.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      7.785ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.991     1.829    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     2.285 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=3, routed)           0.997     3.282    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X19Y32         LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=210, routed)         3.821     7.227    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC_n_1
    SLICE_X6Y25          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.918    51.641    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SPW_main_clk
    SLICE_X6Y25          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]/C
                         clock pessimism              0.115    51.756    
                         clock uncertainty           -7.785    43.971    
    SLICE_X6Y25          FDCE (Recov_fdce_C_CLR)     -0.319    43.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/res_seq_reg[rxfifo_raddr][0]
  -------------------------------------------------------------------
                         required time                         43.652    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                 36.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[errpar]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.061%)  route 0.330ns (63.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.194     1.134    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X7Y31          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[errpar]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.550     0.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X7Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[errpar]/C
                         clock pessimism             -0.253     0.632    
    SLICE_X7Y31          FDCE (Remov_fdce_C_CLR)     -0.092     0.540    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[errpar]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][7]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.186%)  route 0.358ns (65.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.222     1.163    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X4Y30          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.549     0.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X4Y30          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][7]/C
                         clock pessimism             -0.253     0.631    
    SLICE_X4Y30          FDCE (Remov_fdce_C_CLR)     -0.067     0.564    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][7]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bitshift][0]/PRE
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.186%)  route 0.358ns (65.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.222     1.163    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X5Y30          FDPE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bitshift][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.549     0.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X5Y30          FDPE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bitshift][0]/C
                         clock pessimism             -0.253     0.631    
    SLICE_X5Y30          FDPE (Remov_fdpe_C_PRE)     -0.095     0.536    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bitshift][0]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][1]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.101%)  route 0.393ns (67.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.258     1.198    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X4Y31          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.550     0.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X4Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][1]/C
                         clock pessimism             -0.253     0.632    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.067     0.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][1]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][5]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.101%)  route 0.393ns (67.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.258     1.198    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X4Y31          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.550     0.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X4Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][5]/C
                         clock pessimism             -0.253     0.632    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.067     0.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][5]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][6]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.101%)  route 0.393ns (67.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.258     1.198    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X4Y31          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.550     0.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X4Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][6]/C
                         clock pessimism             -0.253     0.632    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.067     0.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][6]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bit_seen]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.689%)  route 0.401ns (68.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.265     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X6Y30          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bit_seen]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.549     0.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X6Y30          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bit_seen]/C
                         clock pessimism             -0.253     0.631    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067     0.564    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[bit_seen]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[null_seen]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.689%)  route 0.401ns (68.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.265     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X6Y30          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[null_seen]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.549     0.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X6Y30          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[null_seen]/C
                         clock pessimism             -0.253     0.631    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067     0.564    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[null_seen]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[parity]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.689%)  route 0.401ns (68.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.265     1.206    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X6Y30          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[parity]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.549     0.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X6Y30          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[parity]/C
                         clock pessimism             -0.253     0.631    
    SLICE_X6Y30          FDCE (Remov_fdce_C_CLR)     -0.067     0.564    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[parity]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][0]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.101%)  route 0.393ns (67.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.136     0.895    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.940 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1/O
                         net (fo=48, routed)          0.258     1.198    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/AR[0]
    SLICE_X5Y31          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.550     0.885    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/SPW_main_clk
    SLICE_X5Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][0]/C
                         clock pessimism             -0.253     0.632    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092     0.540    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECV_INST/res_seq_reg[disccnt][0]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.658    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.333ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.807ns  (logic 0.642ns (3.241%)  route 19.165ns (96.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 51.651 - 50.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         18.342    21.844    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124    21.968 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           0.823    22.791    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X3Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    51.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.190    49.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.262    50.642    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081    50.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.928    51.651    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    51.651    
                         clock uncertainty           -8.122    43.529    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    43.124    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         43.124    
                         arrival time                         -22.791    
  -------------------------------------------------------------------
                         slack                                 20.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 0.209ns (2.401%)  route 8.497ns (97.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.122ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          8.191     9.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.045     9.306 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           0.306     9.612    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X3Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.552     0.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/SPW_main_clk
    SLICE_X3Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     0.887    
                         clock uncertainty            8.122     9.009    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.092     8.917    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.917    
                         arrival time                           9.612    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.642ns (29.204%)  route 1.556ns (70.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 14.076 - 12.500 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.035     4.031    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg_0
    SLICE_X9Y37          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    14.076    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk
    SLICE_X9Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.191    
                         clock uncertainty           -4.390     9.801    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.402     9.399    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.642ns (29.204%)  route 1.556ns (70.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 14.076 - 12.500 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.035     4.031    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg_0
    SLICE_X9Y37          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    14.076    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk
    SLICE_X9Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.191    
                         clock uncertainty           -4.390     9.801    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.402     9.399    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.642ns (29.204%)  route 1.556ns (70.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 14.076 - 12.500 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.035     4.031    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg_0
    SLICE_X9Y37          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.853    14.076    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk
    SLICE_X9Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.191    
                         clock uncertainty           -4.390     9.801    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.402     9.399    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 fall@12.500ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.642ns (35.293%)  route 1.177ns (64.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 14.154 - 12.500 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.656     3.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X4Y37          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    14.070    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    11.880 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    13.142    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    13.223 f  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.931    14.154    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X4Y37          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    14.269    
                         clock uncertainty           -4.390     9.879    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.314     9.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             16.905ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.642ns (20.319%)  route 2.518ns (79.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.996     4.993    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X15Y39         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y39         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]/C
                         clock pessimism              0.115    26.693    
                         clock uncertainty           -4.390    22.303    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    21.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][2]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 16.905    

Slack (MET) :             16.905ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][3]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.642ns (20.319%)  route 2.518ns (79.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.996     4.993    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X15Y39         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y39         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][3]/C
                         clock pessimism              0.115    26.693    
                         clock uncertainty           -4.390    22.303    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    21.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][3]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 16.905    

Slack (MET) :             16.905ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][4]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.642ns (20.319%)  route 2.518ns (79.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.996     4.993    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X15Y39         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y39         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][4]/C
                         clock pessimism              0.115    26.693    
                         clock uncertainty           -4.390    22.303    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    21.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][4]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 16.905    

Slack (MET) :             16.905ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.642ns (20.319%)  route 2.518ns (79.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.996     4.993    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X15Y39         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y39         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]/C
                         clock pessimism              0.115    26.693    
                         clock uncertainty           -4.390    22.303    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    21.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][5]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 16.905    

Slack (MET) :             16.905ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.642ns (20.319%)  route 2.518ns (79.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.996     4.993    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X15Y39         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y39         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/C
                         clock pessimism              0.115    26.693    
                         clock uncertainty           -4.390    22.303    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    21.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 16.905    

Slack (MET) :             16.905ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.642ns (20.319%)  route 2.518ns (79.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 26.578 - 25.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      4.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.995     1.833    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     2.351 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.521     2.872    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.996 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          1.996     4.993    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X15Y39         FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.855    26.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X15Y39         FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]/C
                         clock pessimism              0.115    26.693    
                         clock uncertainty           -4.390    22.303    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    21.898    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][7]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 16.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.263%)  route 0.482ns (69.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.319     1.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X6Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][1]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.263%)  route 0.482ns (69.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.319     1.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X6Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X6Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.592    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][3]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.624%)  route 0.473ns (69.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.310     1.303    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X5Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X5Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.624%)  route 0.473ns (69.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.310     1.303    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X5Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X5Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X5Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.263%)  route 0.482ns (69.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.319     1.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X7Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X7Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.263%)  route 0.482ns (69.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.319     1.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/buf_ff0_reg_0
    SLICE_X7Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk
    SLICE_X7Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.263%)  route 0.482ns (69.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.319     1.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X7Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.263%)  route 0.482ns (69.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.319     1.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X7Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][6]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.263%)  route 0.482ns (69.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.319     1.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X7Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][7]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.263%)  route 0.482ns (69.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.329     0.621    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.785 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.948    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.993 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/s_spwdo_i_1/O
                         net (fo=97, routed)          0.319     1.311    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/buf_ff0_reg_0
    SLICE_X7Y38          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.557     0.892    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/SPW_TX_clk
    SLICE_X7Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/C
                         clock pessimism             -0.233     0.659    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     0.567    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.745    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  TX_clk_Test_Implementaiton_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -8.459ns,  Total Violation      -16.875ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.459ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.013ns  (logic 0.642ns (2.377%)  route 26.371ns (97.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 26.654 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.755ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         18.342    21.844    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124    21.968 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           8.029    29.997    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst_0
    SLICE_X2Y36          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.931    26.654    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000    26.654    
                         clock uncertainty           -4.755    21.900    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.361    21.539    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -29.997    
  -------------------------------------------------------------------
                         slack                                 -8.459    

Slack (VIOLATED) :        -8.417ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.013ns  (logic 0.642ns (2.377%)  route 26.371ns (97.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 26.654 - 25.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.755ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)         18.342    21.844    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.124    21.968 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           8.029    29.997    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst_0
    SLICE_X2Y36          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.570    26.570    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.190    24.380 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.262    25.642    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    25.723 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.931    26.654    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000    26.654    
                         clock uncertainty           -4.755    21.900    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.319    21.581    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.581    
                         arrival time                         -29.997    
  -------------------------------------------------------------------
                         slack                                 -8.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.200ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.872ns  (logic 0.209ns (1.760%)  route 11.663ns (98.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      4.755ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          8.191     9.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.045     9.306 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           3.472    12.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst_0
    SLICE_X2Y36          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.555     0.890    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     0.890    
                         clock uncertainty            4.755     5.645    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     5.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.578    
                         arrival time                          12.778    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock TX_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_clk_Test_Implementaiton_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.872ns  (logic 0.209ns (1.760%)  route 11.663ns (98.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      4.755ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    8.780ns
    Phase Error              (PE):    0.301ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          8.191     9.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.045     9.306 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg[1]_i_1__0/O
                         net (fo=3, routed)           3.472    12.778    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_rst_0
    SLICE_X2Y36          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.846     0.846    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.996    -0.150 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.442     0.292    Test_Implementaiton_i/clk_wiz_0/inst/TX_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     0.335 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.555     0.890    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/SPW_TX_clk
    SLICE_X2Y36          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]/C
                         clock pessimism              0.000     0.890    
                         clock uncertainty            4.755     5.645    
    SLICE_X2Y36          FDCE (Remov_fdce_C_CLR)     -0.067     5.578    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/TXRSTLOGIC/reset_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.578    
                         arrival time                          12.778    
  -------------------------------------------------------------------
                         slack                                  7.200    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       45.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.977ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.718ns (25.329%)  route 2.117ns (74.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.230     5.963    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y30          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.648    52.827    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y30          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.269    53.096    
                         clock uncertainty           -0.751    52.345    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.940    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         51.940    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 45.977    

Slack (MET) :             45.977ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.718ns (25.329%)  route 2.117ns (74.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.230     5.963    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y30          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.648    52.827    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y30          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.269    53.096    
                         clock uncertainty           -0.751    52.345    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.940    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         51.940    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 45.977    

Slack (MET) :             45.977ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.718ns (25.329%)  route 2.117ns (74.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.230     5.963    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y30          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.648    52.827    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y30          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.269    53.096    
                         clock uncertainty           -0.751    52.345    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.940    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         51.940    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 45.977    

Slack (MET) :             45.977ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.718ns (25.329%)  route 2.117ns (74.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.230     5.963    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y30          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.648    52.827    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y30          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.269    53.096    
                         clock uncertainty           -0.751    52.345    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.940    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         51.940    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 45.977    

Slack (MET) :             45.977ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.718ns (25.329%)  route 2.117ns (74.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.230     5.963    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X3Y30          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.648    52.827    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y30          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.269    53.096    
                         clock uncertainty           -0.751    52.345    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.940    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         51.940    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 45.977    

Slack (MET) :             46.093ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.718ns (26.405%)  route 2.001ns (73.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.114     5.847    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X1Y30          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.648    52.827    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y30          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.269    53.096    
                         clock uncertainty           -0.751    52.345    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.940    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         51.940    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                 46.093    

Slack (MET) :             46.093ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.718ns (26.405%)  route 2.001ns (73.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.114     5.847    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X1Y30          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.648    52.827    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y30          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.269    53.096    
                         clock uncertainty           -0.751    52.345    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.940    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         51.940    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                 46.093    

Slack (MET) :             46.093ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.718ns (26.405%)  route 2.001ns (73.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 52.827 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.114     5.847    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X1Y30          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.648    52.827    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y30          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.269    53.096    
                         clock uncertainty           -0.751    52.345    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.405    51.940    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         51.940    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                 46.093    

Slack (MET) :             46.112ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.718ns (26.580%)  route 1.983ns (73.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 52.828 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.096     5.829    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X3Y31          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.649    52.828    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y31          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    53.097    
                         clock uncertainty           -0.751    52.346    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.405    51.941    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         51.941    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                 46.112    

Slack (MET) :             46.112ns  (required time - arrival time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.718ns (26.580%)  route 1.983ns (73.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 52.828 - 50.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.834     3.128    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.419     3.547 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.434    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.299     4.733 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.096     5.829    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X3Y31          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.649    52.828    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y31          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    53.097    
                         clock uncertainty           -0.751    52.346    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.405    51.941    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         51.941    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                 46.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.680%)  route 0.250ns (57.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.136     1.393    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y39          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y39          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.680%)  route 0.250ns (57.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.136     1.393    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y39          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y39          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.680%)  route 0.250ns (57.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.136     1.393    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y39          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y39          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.680%)  route 0.250ns (57.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.136     1.393    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y39          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y39          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.680%)  route 0.250ns (57.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.136     1.393    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X2Y39          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y39          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.680%)  route 0.250ns (57.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.136     1.393    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X2Y39          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y39          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X2Y39          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.680%)  route 0.250ns (57.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.136     1.393    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y39          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y39          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.975    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.680%)  route 0.250ns (57.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.136     1.393    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y39          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y39          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.975    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.680%)  route 0.250ns (57.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.136     1.393    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y39          FDCE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y39          FDCE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.975    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.029%)  route 0.377ns (66.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.622     0.958    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y37          FDRE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.099 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.114     1.213    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.258 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.263     1.521    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y38          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.893     1.259    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y38          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X3Y38          FDPE (Remov_fdpe_C_PRE)     -0.095     0.880    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.641    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.714ns  (logic 0.642ns (7.368%)  route 8.072ns (92.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 34.699 - 25.000 ) 
    Source Clock Delay      (SCD):    7.164ns = ( 32.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    32.164    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.518    32.682 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           8.072    40.753    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[0]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124    40.877 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000    40.877    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    34.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.705ns  (logic 0.580ns (6.663%)  route 8.125ns (93.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 34.699 - 25.000 ) 
    Source Clock Delay      (SCD):    7.164ns = ( 32.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    32.164    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456    32.620 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/Q
                         net (fo=2, routed)           8.125    40.745    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    40.869 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000    40.869    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    34.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.660ns  (logic 0.642ns (7.413%)  route 8.018ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.696ns = ( 34.696 - 25.000 ) 
    Source Clock Delay      (SCD):    7.160ns = ( 32.160 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    32.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.518    32.678 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/Q
                         net (fo=2, routed)           8.018    40.696    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124    40.820 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=1, routed)           0.000    40.820    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.641    34.696    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.637ns  (logic 0.580ns (6.715%)  route 8.057ns (93.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 34.697 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns = ( 32.161 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    32.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456    32.617 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/Q
                         net (fo=2, routed)           8.057    40.673    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124    40.797 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1/O
                         net (fo=1, routed)           0.000    40.797    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    34.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.549ns  (logic 0.642ns (7.510%)  route 7.907ns (92.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 34.697 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns = ( 32.161 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    32.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518    32.679 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/Q
                         net (fo=2, routed)           7.907    40.586    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1]_1[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    40.710 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000    40.710    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    34.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.489ns  (logic 0.580ns (6.833%)  route 7.909ns (93.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.699ns = ( 34.699 - 25.000 ) 
    Source Clock Delay      (SCD):    7.164ns = ( 32.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    32.164    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456    32.620 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/Q
                         net (fo=2, routed)           7.909    40.528    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    40.652 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=1, routed)           0.000    40.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    34.699    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.486ns  (logic 0.642ns (7.566%)  route 7.844ns (92.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 34.697 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns = ( 32.161 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    32.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518    32.679 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/Q
                         net (fo=2, routed)           7.844    40.522    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_2[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    40.646 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000    40.646    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    34.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.410ns  (logic 0.642ns (7.634%)  route 7.768ns (92.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 34.697 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns = ( 32.161 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    32.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518    32.679 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=2, routed)           7.768    40.446    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    40.570 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1/O
                         net (fo=1, routed)           0.000    40.570    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    34.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.379ns  (logic 0.580ns (6.922%)  route 7.799ns (93.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 34.697 - 25.000 ) 
    Source Clock Delay      (SCD):    7.161ns = ( 32.161 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    32.161    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456    32.617 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           7.799    40.416    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124    40.540 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    40.540    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    34.697    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.197ns  (logic 0.580ns (7.076%)  route 7.617ns (92.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.696ns = ( 34.696 - 25.000 ) 
    Source Clock Delay      (SCD):    7.160ns = ( 32.160 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.583    26.583 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.951    29.533    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    29.657 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    30.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    30.343 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    32.160    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456    32.616 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=2, routed)           7.617    40.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124    40.356 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=1, routed)           0.000    40.356    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.641    34.696    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        2.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 29.853 - 25.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     2.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.164     2.737 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/Q
                         net (fo=1, routed)           0.110     2.847    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.891    29.853    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        2.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 29.850 - 25.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     2.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     2.714 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.172     2.886    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888    29.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.892%)  route 0.172ns (54.108%))
  Logic Levels:           0  
  Clock Path Skew:        2.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 29.853 - 25.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     2.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.146     2.719 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/Q
                         net (fo=1, routed)           0.172     2.891    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.891    29.853    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        2.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 29.846 - 25.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     2.569    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     2.733 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/Q
                         net (fo=1, routed)           0.176     2.909    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[0]
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884    29.846    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.539%)  route 0.170ns (50.461%))
  Logic Levels:           0  
  Clock Path Skew:        2.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 29.850 - 25.000 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     2.573    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.167     2.740 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           0.170     2.910    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888    29.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.183%)  route 0.176ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        2.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 29.846 - 25.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     2.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.164     2.735 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/Q
                         net (fo=1, routed)           0.176     2.911    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][1]
    SLICE_X0Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884    29.846    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.774%)  route 0.129ns (36.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 29.843 - 25.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     2.565    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.128     2.693 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          0.129     2.822    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.099     2.921 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.921    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.881    29.843    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.188ns (52.566%)  route 0.170ns (47.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 29.850 - 25.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     2.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.146     2.717 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.170     2.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X3Y35          LUT3 (Prop_lut3_I1_O)        0.042     2.929 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000     2.929    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888    29.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.961%)  route 0.170ns (47.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 29.850 - 25.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     2.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.146     2.717 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.170     2.887    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.045     2.932 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[2]_i_1/O
                         net (fo=1, routed)           0.000     2.932    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[2]
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888    29.850    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.655%)  route 0.203ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 29.847 - 25.000 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    W8                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.311     1.660    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     1.926    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.952 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     2.571    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.164     2.735 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.203     2.938    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X1Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.885    29.847    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_Din

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.773ns  (logic 0.606ns (34.178%)  route 1.167ns (65.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.702ns = ( 34.702 - 25.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.990     1.828    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456     2.284 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.542     2.826    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.150     2.976 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.625     3.601    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X4Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.647    34.702    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.773ns  (logic 0.606ns (34.178%)  route 1.167ns (65.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        7.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.702ns = ( 34.702 - 25.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.990     1.828    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456     2.284 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.542     2.826    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.150     2.976 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.625     3.601    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X4Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.428    26.428 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           5.920    32.348    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.100    32.448 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    32.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.055 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.647    34.702    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.183ns (29.418%)  route 0.439ns (70.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 29.846 - 25.000 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.205     0.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.042     1.006 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.234     1.241    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X4Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884    29.846    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.183ns (29.418%)  route 0.439ns (70.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 29.846 - 25.000 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.205     0.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.042     1.006 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.234     1.241    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X4Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.455    25.455 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.174    28.629    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.056    28.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    28.933    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    28.962 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884    29.846    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.714ns  (logic 0.642ns (7.368%)  route 8.072ns (92.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns = ( 36.051 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    36.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.518    36.569 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           8.072    44.641    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[0]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124    44.765 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1/O
                         net (fo=1, routed)           0.000    44.765    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][0]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.705ns  (logic 0.580ns (6.663%)  route 8.125ns (93.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns = ( 36.051 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    36.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456    36.507 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/Q
                         net (fo=2, routed)           8.125    44.633    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    44.757 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000    44.757    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.660ns  (logic 0.642ns (7.413%)  route 8.018ns (92.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.384ns = ( 31.384 - 25.000 ) 
    Source Clock Delay      (SCD):    11.047ns = ( 36.047 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    36.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.518    36.565 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/Q
                         net (fo=2, routed)           8.018    44.584    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I5_O)        0.124    44.708 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=1, routed)           0.000    44.708    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.641    31.384    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.637ns  (logic 0.580ns (6.715%)  route 8.057ns (93.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    11.048ns = ( 36.048 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    36.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456    36.504 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/Q
                         net (fo=2, routed)           8.057    44.561    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124    44.685 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1/O
                         net (fo=1, routed)           0.000    44.685    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.549ns  (logic 0.642ns (7.510%)  route 7.907ns (92.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    11.048ns = ( 36.048 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    36.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518    36.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/Q
                         net (fo=2, routed)           7.907    44.473    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1]_1[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    44.597 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000    44.597    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.489ns  (logic 0.580ns (6.833%)  route 7.909ns (93.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 31.387 - 25.000 ) 
    Source Clock Delay      (SCD):    11.051ns = ( 36.051 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.821    36.051    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456    36.507 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/Q
                         net (fo=2, routed)           7.909    44.416    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[0]
    SLICE_X1Y28          LUT6 (Prop_lut6_I5_O)        0.124    44.540 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1/O
                         net (fo=1, routed)           0.000    44.540    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.644    31.387    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.486ns  (logic 0.642ns (7.566%)  route 7.844ns (92.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    11.048ns = ( 36.048 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    36.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518    36.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/Q
                         net (fo=2, routed)           7.844    44.410    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2]_2[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    44.534 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000    44.534    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.410ns  (logic 0.642ns (7.634%)  route 7.768ns (92.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    11.048ns = ( 36.048 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    36.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.518    36.566 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=2, routed)           7.768    44.334    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[1]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.124    44.458 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1/O
                         net (fo=1, routed)           0.000    44.458    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X0Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.379ns  (logic 0.580ns (6.922%)  route 7.799ns (93.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 31.385 - 25.000 ) 
    Source Clock Delay      (SCD):    11.048ns = ( 36.048 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.818    36.048    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.456    36.504 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           7.799    44.304    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.124    44.428 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000    44.428    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.642    31.385    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y27          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.197ns  (logic 0.580ns (7.076%)  route 7.617ns (92.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.384ns = ( 31.384 - 25.000 ) 
    Source Clock Delay      (SCD):    11.047ns = ( 36.047 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)   25.000    25.000 f  
    V10                                               0.000    25.000 f  SPW_Din (IN)
                         net (fo=0)                   0.000    25.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         1.499    26.499 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           6.922    33.421    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124    33.545 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.584    34.129    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    34.230 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.817    36.047    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.456    36.503 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=2, routed)           7.617    44.120    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124    44.244 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=1, routed)           0.000    44.244    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.641    31.384    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y26          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 28.264 - 25.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     3.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.164     4.048 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f_reg/Q
                         net (fo=1, routed)           0.110     4.158    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_f
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.891    28.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 28.261 - 25.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     3.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     4.025 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/Q
                         net (fo=1, routed)           0.172     4.197    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888    28.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.892%)  route 0.172ns (54.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 28.264 - 25.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     3.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y39          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.146     4.030 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r_reg/Q
                         net (fo=1, routed)           0.172     4.202    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_pre_r
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.891    28.264    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 28.257 - 25.000 ) 
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.617     3.880    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.164     4.044 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/Q
                         net (fo=1, routed)           0.176     4.220    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/p_0_in__0[0]
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884    28.257    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.167ns (49.539%)  route 0.170ns (50.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 28.261 - 25.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.621     3.884    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y38          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.167     4.051 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1_reg/Q
                         net (fo=1, routed)           0.170     4.221    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_f_di1
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888    28.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.183%)  route 0.176ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 28.257 - 25.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     3.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.164     4.046 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/Q
                         net (fo=1, routed)           0.176     4.222    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][1]
    SLICE_X0Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884    28.257    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y31          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.774%)  route 0.129ns (36.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 28.254 - 25.000 ) 
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.613     3.876    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.128     4.004 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=21, routed)          0.129     4.133    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.099     4.232 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1/O
                         net (fo=1, routed)           0.000     4.232    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][0]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.881    28.254    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG
    SLICE_X1Y28          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.188ns (52.566%)  route 0.170ns (47.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 28.261 - 25.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     3.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.146     4.028 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.170     4.197    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X3Y35          LUT3 (Prop_lut3_I1_O)        0.042     4.239 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[3]_i_1/O
                         net (fo=1, routed)           0.000     4.239    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[3]
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888    28.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.961%)  route 0.170ns (47.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 28.261 - 25.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     3.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.146     4.028 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.170     4.197    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]
    SLICE_X3Y35          LUT2 (Prop_lut2_I1_O)        0.045     4.242 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f[2]_i_1/O
                         net (fo=1, routed)           0.000     4.242    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/plusOp__0[2]
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.888    28.261    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X3Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.655%)  route 0.203ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 28.258 - 25.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.933ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    V10                                               0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.704     2.971    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Din
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.016 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.221     3.237    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.263 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.619     3.882    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X0Y35          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.164     4.046 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/Q
                         net (fo=1, routed)           0.203     4.249    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_com[bufdata][0]
    SLICE_X1Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.885    28.258    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/rxclk
    SLICE_X1Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
  To Clock:  SPW_Sin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.773ns  (logic 0.606ns (34.178%)  route 1.167ns (65.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 31.390 - 25.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.990     1.828    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456     2.284 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.542     2.826    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.150     2.976 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.625     3.601    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X4Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.647    31.390    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.773ns  (logic 0.606ns (34.178%)  route 1.167ns (65.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 31.390 - 25.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762     1.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.458    -0.696 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402     0.706    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.132     0.838 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.990     1.828    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456     2.284 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.542     2.826    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.150     2.976 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.625     3.601    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X4Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         1.511    26.511 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.526    29.037    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.100    29.137 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.515    29.652    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.743 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          1.647    31.390    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.183ns (29.418%)  route 0.439ns (70.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 28.257 - 25.000 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.205     0.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.042     1.006 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.234     1.241    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X4Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884    28.257    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_core_clk_Test_Implementaiton_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
                            (removal check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.183ns (29.418%)  route 0.439ns (70.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 28.257 - 25.000 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      8.093ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    15.570ns
    Phase Error              (PE):    0.301ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_core_clk_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/SPW_core_clk_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=303, routed)         0.327     0.619    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/SPW_main_clk
    SLICE_X5Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     0.760 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=16, routed)          0.205     0.964    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/recv_rxen
    SLICE_X5Y32          LUT1 (Prop_lut1_I0_O)        0.042     1.006 f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/LINK_INST/reset_reg[1]_i_2/O
                         net (fo=2, routed)           0.234     1.241    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X4Y32          FDCE                                         f  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)   25.000    25.000 f  
    W8                                                0.000    25.000 f  SPW_Sin (IN)
                         net (fo=0)                   0.000    25.000    SPW_Sin
    W8                   IBUF (Prop_ibuf_I_O)         0.538    25.538 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.502    27.040    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/SPW_Sin
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.056    27.096 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/reset_reg[1]_i_1/O
                         net (fo=1, routed)           0.248    27.344    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    27.373 r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/FIFOMEM/CLK_BUFG_inst/O
                         net (fo=38, routed)          0.884    28.257    Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X4Y32          FDCE                                         r  Test_Implementaiton_i/SpaceWire_light_AXI_0/U0/SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.992ns  (logic 0.124ns (6.225%)  route 1.868ns (93.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.868     1.868    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y65         LUT1 (Prop_lut1_I0_O)        0.124     1.992 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.992    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y65         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.519     2.698    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y65         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.045ns (5.741%)  route 0.739ns (94.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.739     0.739    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.784 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.784    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y65         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.838     1.204    Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y65         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 0.642ns (10.114%)  route 5.706ns (89.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          4.009     7.511    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.696     9.332    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.655     2.834    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 0.642ns (10.114%)  route 5.706ns (89.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          4.009     7.511    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.696     9.332    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.655     2.834    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 0.642ns (10.114%)  route 5.706ns (89.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          4.009     7.511    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.696     9.332    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.655     2.834    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.348ns  (logic 0.642ns (10.114%)  route 5.706ns (89.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          4.009     7.511    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.696     9.332    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.655     2.834    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.919ns  (logic 0.642ns (10.846%)  route 5.277ns (89.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          4.009     7.511    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.268     8.903    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.660     2.839    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.919ns  (logic 0.642ns (10.846%)  route 5.277ns (89.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          4.009     7.511    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.124     7.635 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.268     8.903    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.660     2.839    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.473ns  (logic 0.518ns (20.949%)  route 1.955ns (79.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.955     5.457    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X36Y97         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.480     2.659    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X36Y97         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.518ns (25.220%)  route 1.536ns (74.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.690     2.984    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.536     5.038    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X38Y45         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.495     2.674    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X38Y45         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.005%)  route 0.699ns (80.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          0.699     1.769    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X38Y45         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.829     1.195    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X38Y45         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.098ns  (logic 0.164ns (14.941%)  route 0.934ns (85.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          0.934     2.003    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X36Y97         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.825     1.191    Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X36Y97         FDRE                                         r  Test_Implementaiton_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.596ns  (logic 0.209ns (8.051%)  route 2.387ns (91.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.861     2.931    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.045     2.976 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.526     3.502    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.896     1.262    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.596ns  (logic 0.209ns (8.051%)  route 2.387ns (91.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.861     2.931    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.045     2.976 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.526     3.502    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.896     1.262    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.827ns  (logic 0.209ns (7.394%)  route 2.618ns (92.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.861     2.931    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.045     2.976 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.756     3.732    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.891     1.257    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.827ns  (logic 0.209ns (7.394%)  route 2.618ns (92.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.861     2.931    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.045     2.976 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.756     3.732    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.891     1.257    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.827ns  (logic 0.209ns (7.394%)  route 2.618ns (92.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.861     2.931    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.045     2.976 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.756     3.732    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.891     1.257    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.827ns  (logic 0.209ns (7.394%)  route 2.618ns (92.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.570     0.906    Test_Implementaiton_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y67         FDRE                                         r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Test_Implementaiton_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          1.861     2.931    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.045     2.976 f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.756     3.732    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Test_Implementaiton_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.891     1.257    Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  Test_Implementaiton_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Test_Implementaiton_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Implementaiton_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.458ns  (logic 0.132ns (5.370%)  route 2.326ns (94.630%))
  Logic Levels:           1  (BUFH=1)
  Clock Uncertainty:      3.583ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    6.563ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Implementaiton_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        1.762    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.458    24.304 f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.402    25.706    Test_Implementaiton_i/clk_wiz_0/inst/clkfbout_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    25.838 f  Test_Implementaiton_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.924    26.762    Test_Implementaiton_i/clk_wiz_0/inst/clkfbout_buf_Test_Implementaiton_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Implementaiton_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.020ns (2.833%)  route 0.686ns (97.167%))
  Logic Levels:           1  (BUFH=1)
  Clock Uncertainty:      3.583ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    6.563ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Implementaiton_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Test_Implementaiton_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3270, routed)        0.580     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.706    -0.126 r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.398     0.272    Test_Implementaiton_i/clk_wiz_0/inst/clkfbout_Test_Implementaiton_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.292 r  Test_Implementaiton_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.288     0.580    Test_Implementaiton_i/clk_wiz_0/inst/clkfbout_buf_Test_Implementaiton_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  Test_Implementaiton_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





