
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:02:31 . Memory (MB): peak = 238.594 ; gain = 16.012
Command: synth_design -top design_1_wrapper -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 325.543 ; gain = 75.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_add_0_2' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_add_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_add_0_2' (1#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_add_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_check_0_1' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_check_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_check_0_1' (2#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_check_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_0_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_clk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_0_0' (3#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_clk_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_creat_0_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_creat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_creat_0_0' (4#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_creat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_light_0_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_light_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_light_0_0' (5#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_light_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_press_0_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_press_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_press_0_0' (6#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_press_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_press_1_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_press_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_press_1_0' (7#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_press_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_press_2_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_press_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_press_2_0' (8#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_press_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_press_3_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_press_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_press_3_0' (9#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_press_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rejudge_0_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_rejudge_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rejudge_0_0' (10#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_rejudge_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_reset_0_2' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_reset_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_reset_0_2' (11#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_reset_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rset_0_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_rset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rset_0_0' (12#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_rset_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_set_check_0_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_set_check_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_set_check_0_0' (13#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_set_check_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_timeless_0_0' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_timeless_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_timeless_0_0' (14#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_timeless_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_translate_0_1' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_translate_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_translate_0_1' (15#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_translate_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_translate_1_1' [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_translate_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_translate_1_1' (16#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/realtime/design_1_translate_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (17#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (18#1) [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 365.621 ; gain = 115.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 365.621 ; gain = 115.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp33/design_1_press_0_0_in_context.xdc] for cell 'design_1_i/press_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp33/design_1_press_0_0_in_context.xdc] for cell 'design_1_i/press_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp35/design_1_press_1_0_in_context.xdc] for cell 'design_1_i/press_1_RnM'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp35/design_1_press_1_0_in_context.xdc] for cell 'design_1_i/press_1_RnM'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp37/design_1_press_2_0_in_context.xdc] for cell 'design_1_i/press_2'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp37/design_1_press_2_0_in_context.xdc] for cell 'design_1_i/press_2'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp39/design_1_press_3_0_in_context.xdc] for cell 'design_1_i/press_3'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp39/design_1_press_3_0_in_context.xdc] for cell 'design_1_i/press_3'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp41/design_1_light_0_0_in_context.xdc] for cell 'design_1_i/light_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp41/design_1_light_0_0_in_context.xdc] for cell 'design_1_i/light_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp43/design_1_clk_0_0_in_context.xdc] for cell 'design_1_i/clk_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp43/design_1_clk_0_0_in_context.xdc] for cell 'design_1_i/clk_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp45/design_1_set_check_0_0_in_context.xdc] for cell 'design_1_i/set_check_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp45/design_1_set_check_0_0_in_context.xdc] for cell 'design_1_i/set_check_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp47/design_1_check_0_1_in_context.xdc] for cell 'design_1_i/check_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp47/design_1_check_0_1_in_context.xdc] for cell 'design_1_i/check_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp49/design_1_translate_0_1_in_context.xdc] for cell 'design_1_i/translate_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp49/design_1_translate_0_1_in_context.xdc] for cell 'design_1_i/translate_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp51/design_1_translate_1_1_in_context.xdc] for cell 'design_1_i/translate_1'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp51/design_1_translate_1_1_in_context.xdc] for cell 'design_1_i/translate_1'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp53/design_1_timeless_0_0_in_context.xdc] for cell 'design_1_i/timeless_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp53/design_1_timeless_0_0_in_context.xdc] for cell 'design_1_i/timeless_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp55/design_1_add_0_2_in_context.xdc] for cell 'design_1_i/add_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp55/design_1_add_0_2_in_context.xdc] for cell 'design_1_i/add_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp57/design_1_reset_0_2_in_context.xdc] for cell 'design_1_i/reset_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp57/design_1_reset_0_2_in_context.xdc] for cell 'design_1_i/reset_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp59/design_1_rejudge_0_0_in_context.xdc] for cell 'design_1_i/rejudge_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp59/design_1_rejudge_0_0_in_context.xdc] for cell 'design_1_i/rejudge_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp61/design_1_rset_0_0_in_context.xdc] for cell 'design_1_i/rset_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp61/design_1_rset_0_0_in_context.xdc] for cell 'design_1_i/rset_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp63/design_1_creat_0_0_in_context.xdc] for cell 'design_1_i/creat_0'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/.Xil/Vivado-13044-PC-201612271922/dcp63/design_1_creat_0_0_in_context.xdc] for cell 'design_1_i/creat_0'
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '.' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'count0[3]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'count0[2]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'count0[1]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'count0[0]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'count1[3]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'count1[2]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'count1[1]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'count1[0]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'count2[3]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'count2[2]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'count2[1]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'count2[0]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'count3[3]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'count3[2]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'count3[1]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'count3[0]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'out[3]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'out[2]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'out[1]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'out[0]'. [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc:25]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/LOCK/LOCK.srcs/constrs_1/new/LOCK_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 620.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 620.398 ; gain = 369.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 620.398 ; gain = 369.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/add_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/check_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/creat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/light_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/press_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/press_1_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/press_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/press_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rejudge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/set_check_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/timeless_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/translate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/translate_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 620.398 ; gain = 369.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 620.398 ; gain = 369.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 620.398 ; gain = 369.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 620.398 ; gain = 369.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 620.398 ; gain = 369.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 625.078 ; gain = 374.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 625.078 ; gain = 374.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 625.078 ; gain = 374.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 625.078 ; gain = 374.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 625.078 ; gain = 374.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 625.078 ; gain = 374.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 625.078 ; gain = 374.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |design_1_add_0_2       |         1|
|2     |design_1_check_0_1     |         1|
|3     |design_1_clk_0_0       |         1|
|4     |design_1_creat_0_0     |         1|
|5     |design_1_light_0_0     |         1|
|6     |design_1_press_0_0     |         1|
|7     |design_1_press_1_0     |         1|
|8     |design_1_press_2_0     |         1|
|9     |design_1_press_3_0     |         1|
|10    |design_1_rejudge_0_0   |         1|
|11    |design_1_reset_0_2     |         1|
|12    |design_1_rset_0_0      |         1|
|13    |design_1_set_check_0_0 |         1|
|14    |design_1_timeless_0_0  |         1|
|15    |design_1_translate_0_1 |         1|
|16    |design_1_translate_1_1 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |design_1_add_0_2       |     1|
|2     |design_1_check_0_1     |     1|
|3     |design_1_clk_0_0       |     1|
|4     |design_1_creat_0_0     |     1|
|5     |design_1_light_0_0     |     1|
|6     |design_1_press_0_0     |     1|
|7     |design_1_press_1_0     |     1|
|8     |design_1_press_2_0     |     1|
|9     |design_1_press_3_0     |     1|
|10    |design_1_rejudge_0_0   |     1|
|11    |design_1_reset_0_2     |     1|
|12    |design_1_rset_0_0      |     1|
|13    |design_1_set_check_0_0 |     1|
|14    |design_1_timeless_0_0  |     1|
|15    |design_1_translate_0_1 |     1|
|16    |design_1_translate_1_1 |     1|
|17    |IBUF                   |     7|
|18    |OBUF                   |    27|
+------+-----------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   132|
|2     |  design_1_i |design_1 |    98|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 625.078 ; gain = 374.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 625.078 ; gain = 119.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 625.078 ; gain = 374.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

50 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 636.602 ; gain = 398.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/LOCK/LOCK.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 636.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 00:17:06 2017...
