

================================================================
== Vitis HLS Report for 'axi_interfaces'
================================================================
* Date:           Tue Oct 11 20:06:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        axi_interfaces_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        4|        5|  40.000 ns|  50.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |        4|        4|         2|          1|          1|     4|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    524|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    316|    -|
|Register         |        -|    -|     527|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     563|    880|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln66_1_fu_499_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln66_2_fu_520_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln66_3_fu_541_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln66_4_fu_562_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln66_5_fu_583_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln66_6_fu_604_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln66_7_fu_625_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln66_fu_478_p2                |         +|   0|  0|  39|          32|          32|
    |d_o_0_TDATA_int_regslice          |         +|   0|  0|  23|          16|          16|
    |d_o_1_TDATA_int_regslice          |         +|   0|  0|  23|          16|          16|
    |d_o_2_TDATA_int_regslice          |         +|   0|  0|  23|          16|          16|
    |d_o_3_TDATA_int_regslice          |         +|   0|  0|  23|          16|          16|
    |d_o_4_TDATA_int_regslice          |         +|   0|  0|  23|          16|          16|
    |d_o_5_TDATA_int_regslice          |         +|   0|  0|  23|          16|          16|
    |d_o_6_TDATA_int_regslice          |         +|   0|  0|  23|          16|          16|
    |d_o_7_TDATA_int_regslice          |         +|   0|  0|  23|          16|          16|
    |i_fu_638_p2                       |         +|   0|  0|  14|           6|           4|
    |ap_condition_178                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 524|         397|         396|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_phi_mux_add216_phi_fu_349_p4    |  14|          3|   32|         96|
    |ap_phi_mux_add_1414_phi_fu_359_p4  |  14|          3|   32|         96|
    |ap_phi_mux_add_2612_phi_fu_369_p4  |  14|          3|   32|         96|
    |ap_phi_mux_add_3810_phi_fu_379_p4  |  14|          3|   32|         96|
    |ap_phi_mux_add_4108_phi_fu_389_p4  |  14|          3|   32|         96|
    |ap_phi_mux_add_5126_phi_fu_399_p4  |  14|          3|   32|         96|
    |ap_phi_mux_add_6144_phi_fu_409_p4  |  14|          3|   32|         96|
    |ap_phi_mux_add_7162_phi_fu_419_p4  |  14|          3|   32|         96|
    |ap_phi_mux_do_init_phi_fu_208_p6   |  14|          3|    1|          3|
    |ap_phi_mux_i1_phi_fu_336_p6        |  14|          3|    5|         15|
    |d_i_0_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_i_1_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_i_2_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_i_3_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_i_4_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_i_5_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_i_6_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_i_7_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_o_0_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_o_1_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_o_2_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_o_3_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_o_4_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_o_5_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_o_6_TDATA_blk_n                  |   9|          2|    1|          2|
    |d_o_7_TDATA_blk_n                  |   9|          2|    1|          2|
    |i1_reg_332                         |   9|          2|    5|         10|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 316|         69|  285|        833|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_0                    |  32|   0|   32|          0|
    |acc_1                    |  32|   0|   32|          0|
    |acc_2                    |  32|   0|   32|          0|
    |acc_3                    |  32|   0|   32|          0|
    |acc_4                    |  32|   0|   32|          0|
    |acc_5                    |  32|   0|   32|          0|
    |acc_6                    |  32|   0|   32|          0|
    |acc_7                    |  32|   0|   32|          0|
    |add_ln66_1_reg_716       |  32|   0|   32|          0|
    |add_ln66_2_reg_726       |  32|   0|   32|          0|
    |add_ln66_3_reg_736       |  32|   0|   32|          0|
    |add_ln66_4_reg_746       |  32|   0|   32|          0|
    |add_ln66_5_reg_756       |  32|   0|   32|          0|
    |add_ln66_6_reg_766       |  32|   0|   32|          0|
    |add_ln66_7_reg_776       |  32|   0|   32|          0|
    |add_ln66_reg_706         |  32|   0|   32|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |do_init_reg_204          |   1|   0|    1|          0|
    |i1_reg_332               |   5|   0|    5|          0|
    |tmp_reg_791              |   1|   0|    1|          0|
    |trunc_ln64_reg_786       |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 527|   0|  527|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  axi_interfaces|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  axi_interfaces|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  axi_interfaces|  return value|
|d_i_0_TVALID           |   in|    1|        axis|           d_i_0|       pointer|
|d_i_0_TDATA            |   in|   16|        axis|           d_i_0|       pointer|
|d_i_0_TREADY           |  out|    1|        axis|           d_i_0|       pointer|
|d_o_0_TREADY           |   in|    1|        axis|           d_o_0|       pointer|
|d_o_0_TDATA            |  out|   16|        axis|           d_o_0|       pointer|
|d_o_0_TVALID           |  out|    1|        axis|           d_o_0|       pointer|
|d_i_1_TVALID           |   in|    1|        axis|           d_i_1|       pointer|
|d_i_1_TDATA            |   in|   16|        axis|           d_i_1|       pointer|
|d_i_1_TREADY           |  out|    1|        axis|           d_i_1|       pointer|
|d_o_1_TREADY           |   in|    1|        axis|           d_o_1|       pointer|
|d_o_1_TDATA            |  out|   16|        axis|           d_o_1|       pointer|
|d_o_1_TVALID           |  out|    1|        axis|           d_o_1|       pointer|
|d_i_2_TVALID           |   in|    1|        axis|           d_i_2|       pointer|
|d_i_2_TDATA            |   in|   16|        axis|           d_i_2|       pointer|
|d_i_2_TREADY           |  out|    1|        axis|           d_i_2|       pointer|
|d_o_2_TREADY           |   in|    1|        axis|           d_o_2|       pointer|
|d_o_2_TDATA            |  out|   16|        axis|           d_o_2|       pointer|
|d_o_2_TVALID           |  out|    1|        axis|           d_o_2|       pointer|
|d_i_3_TVALID           |   in|    1|        axis|           d_i_3|       pointer|
|d_i_3_TDATA            |   in|   16|        axis|           d_i_3|       pointer|
|d_i_3_TREADY           |  out|    1|        axis|           d_i_3|       pointer|
|d_o_3_TREADY           |   in|    1|        axis|           d_o_3|       pointer|
|d_o_3_TDATA            |  out|   16|        axis|           d_o_3|       pointer|
|d_o_3_TVALID           |  out|    1|        axis|           d_o_3|       pointer|
|d_i_4_TVALID           |   in|    1|        axis|           d_i_4|       pointer|
|d_i_4_TDATA            |   in|   16|        axis|           d_i_4|       pointer|
|d_i_4_TREADY           |  out|    1|        axis|           d_i_4|       pointer|
|d_o_4_TREADY           |   in|    1|        axis|           d_o_4|       pointer|
|d_o_4_TDATA            |  out|   16|        axis|           d_o_4|       pointer|
|d_o_4_TVALID           |  out|    1|        axis|           d_o_4|       pointer|
|d_i_5_TVALID           |   in|    1|        axis|           d_i_5|       pointer|
|d_i_5_TDATA            |   in|   16|        axis|           d_i_5|       pointer|
|d_i_5_TREADY           |  out|    1|        axis|           d_i_5|       pointer|
|d_o_5_TREADY           |   in|    1|        axis|           d_o_5|       pointer|
|d_o_5_TDATA            |  out|   16|        axis|           d_o_5|       pointer|
|d_o_5_TVALID           |  out|    1|        axis|           d_o_5|       pointer|
|d_i_6_TVALID           |   in|    1|        axis|           d_i_6|       pointer|
|d_i_6_TDATA            |   in|   16|        axis|           d_i_6|       pointer|
|d_i_6_TREADY           |  out|    1|        axis|           d_i_6|       pointer|
|d_o_6_TREADY           |   in|    1|        axis|           d_o_6|       pointer|
|d_o_6_TDATA            |  out|   16|        axis|           d_o_6|       pointer|
|d_o_6_TVALID           |  out|    1|        axis|           d_o_6|       pointer|
|d_i_7_TVALID           |   in|    1|        axis|           d_i_7|       pointer|
|d_i_7_TDATA            |   in|   16|        axis|           d_i_7|       pointer|
|d_i_7_TREADY           |  out|    1|        axis|           d_i_7|       pointer|
|d_o_7_TREADY           |   in|    1|        axis|           d_o_7|       pointer|
|d_o_7_TDATA            |  out|   16|        axis|           d_o_7|       pointer|
|d_o_7_TVALID           |  out|    1|        axis|           d_o_7|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

