
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197618    0.000556    0.958524 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007491    0.080375    0.130297    1.088822 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080375    0.000226    1.089047 v _235_/A2 (sg13g2_o21ai_1)
     1    0.007025    0.108325    0.125431    1.214478 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.108325    0.000419    1.214898 ^ _239_/B (sg13g2_and3_1)
     1    0.007237    0.048567    0.154299    1.369197 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.048574    0.000533    1.369730 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005507    0.079647    0.079464    1.449194 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.079648    0.000683    1.449877 v output4/A (sg13g2_buf_2)
     1    0.083815    0.137166    0.188584    1.638461 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.137663    0.006801    1.645262 v sine_out[0] (out)
                                              1.645262   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.645262   data arrival time
---------------------------------------------------------------------------------------------
                                              2.204738   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197618    0.000556    0.958524 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007491    0.080375    0.130297    1.088822 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080375    0.000232    1.089054 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005921    0.095512    0.124431    1.213484 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.095513    0.000369    1.213853 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004507    0.057900    0.084933    1.298787 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.057901    0.000461    1.299248 v _273_/A (sg13g2_nor2_1)
     1    0.004080    0.061108    0.072286    1.371534 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.061108    0.000303    1.371837 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004704    0.058497    0.069713    1.441550 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058497    0.000308    1.441857 v output15/A (sg13g2_buf_2)
     1    0.085316    0.139338    0.180114    1.621972 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.139818    0.006744    1.628716 v sine_out[1] (out)
                                              1.628716   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.628716   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221284   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197621    0.000855    0.958823 ^ _147_/B (sg13g2_nand2_1)
     2    0.015725    0.120921    0.159377    1.118200 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.120941    0.001481    1.119682 v _275_/B (sg13g2_nor2_1)
     1    0.005871    0.080990    0.094962    1.214644 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.080993    0.000534    1.215178 ^ output30/A (sg13g2_buf_2)
     1    0.083636    0.176071    0.206593    1.421772 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.176141    0.002894    1.424666 ^ sine_out[3] (out)
                                              1.424666   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.424666   data arrival time
---------------------------------------------------------------------------------------------
                                              2.425334   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197622    0.000904    0.958872 ^ _185_/B (sg13g2_nor2_2)
     5    0.025157    0.081964    0.121335    1.080207 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.082036    0.001406    1.081613 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005480    0.095400    0.114903    1.196515 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.095400    0.000332    1.196847 ^ output29/A (sg13g2_buf_2)
     1    0.083790    0.176873    0.211206    1.408054 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.177252    0.006721    1.414775 ^ sine_out[32] (out)
                                              1.414775   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.414775   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435225   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197621    0.000855    0.958823 ^ _147_/B (sg13g2_nand2_1)
     2    0.015725    0.120921    0.159377    1.118200 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.120943    0.001544    1.119744 v _149_/B (sg13g2_nand2_1)
     1    0.009879    0.068862    0.090768    1.210513 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.068902    0.001301    1.211814 ^ output10/A (sg13g2_buf_2)
     1    0.081743    0.171652    0.198418    1.410231 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.171701    0.002391    1.412622 ^ sine_out[15] (out)
                                              1.412622   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.412622   data arrival time
---------------------------------------------------------------------------------------------
                                              2.437378   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197622    0.000904    0.958872 ^ _185_/B (sg13g2_nor2_2)
     5    0.025157    0.081964    0.121335    1.080207 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.082037    0.001414    1.081621 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005113    0.073596    0.102644    1.184265 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.073596    0.000363    1.184628 ^ output27/A (sg13g2_buf_2)
     1    0.084425    0.178007    0.201541    1.386170 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.178348    0.006410    1.392579 ^ sine_out[30] (out)
                                              1.392579   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.392579   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457421   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045898    0.001807    0.825197 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021115    0.236913    0.217333    1.042531 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.236948    0.002367    1.044898 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006311    0.079859    0.132144    1.177042 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.079861    0.000599    1.177641 v output17/A (sg13g2_buf_2)
     1    0.082378    0.134792    0.187883    1.365524 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.135148    0.005719    1.371243 v sine_out[21] (out)
                                              1.371243   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.371243   data arrival time
---------------------------------------------------------------------------------------------
                                              2.478757   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045898    0.001807    0.825197 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021115    0.236913    0.217333    1.042531 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.236954    0.002547    1.045077 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004177    0.079807    0.116897    1.161974 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.079807    0.000163    1.162137 v output25/A (sg13g2_buf_2)
     1    0.084559    0.136809    0.192736    1.354872 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.136920    0.002613    1.357485 v sine_out[29] (out)
                                              1.357485   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.357485   data arrival time
---------------------------------------------------------------------------------------------
                                              2.492515   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197622    0.000904    0.958872 ^ _185_/B (sg13g2_nor2_2)
     5    0.025157    0.081964    0.121335    1.080207 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.082014    0.000918    1.081125 v _278_/B (sg13g2_nor2_1)
     1    0.003984    0.061639    0.072958    1.154083 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.061639    0.000263    1.154347 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.174690    0.194029    1.348375 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.174950    0.005553    1.353928 ^ sine_out[6] (out)
                                              1.353928   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.353928   data arrival time
---------------------------------------------------------------------------------------------
                                              2.496072   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045898    0.001807    0.825197 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021115    0.236913    0.217333    1.042531 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.236952    0.002498    1.045028 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002974    0.063985    0.113327    1.158355 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.063985    0.000117    1.158472 v output5/A (sg13g2_buf_2)
     1    0.083786    0.136889    0.181672    1.340144 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.137256    0.005854    1.345999 v sine_out[10] (out)
                                              1.345999   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.345999   data arrival time
---------------------------------------------------------------------------------------------
                                              2.504002   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197617    0.000430    0.958398 ^ _171_/A (sg13g2_nand2_1)
     1    0.006318    0.075210    0.101825    1.060223 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.075211    0.000392    1.060615 v _172_/B (sg13g2_nand2_1)
     1    0.006434    0.048336    0.063570    1.124186 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.048338    0.000456    1.124642 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.176630    0.188469    1.313111 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.176930    0.005985    1.319096 ^ sine_out[25] (out)
                                              1.319096   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.319096   data arrival time
---------------------------------------------------------------------------------------------
                                              2.530904   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045898    0.001807    0.825197 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021115    0.236913    0.217333    1.042531 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.236948    0.002356    1.044887 ^ _276_/B (sg13g2_nor2_1)
     1    0.003199    0.052748    0.071572    1.116459 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.052748    0.000128    1.116586 v output31/A (sg13g2_buf_2)
     1    0.083080    0.135723    0.175676    1.292262 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.136062    0.005609    1.297872 v sine_out[4] (out)
                                              1.297872   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.297872   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552128   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257339    0.002358    0.823462 v _138_/B (sg13g2_nor2_1)
     2    0.010575    0.138042    0.159717    0.983180 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.138046    0.000626    0.983805 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006408    0.069804    0.109067    1.092873 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.069805    0.000618    1.093491 v output8/A (sg13g2_buf_2)
     1    0.082715    0.135246    0.183463    1.276954 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135596    0.005686    1.282640 v sine_out[13] (out)
                                              1.282640   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.282640   data arrival time
---------------------------------------------------------------------------------------------
                                              2.567360   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004891    0.024756    0.166145    0.291101 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024758    0.000326    0.291427 v fanout73/A (sg13g2_buf_1)
     5    0.026618    0.088290    0.116186    0.407613 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.088428    0.002878    0.410491 v fanout72/A (sg13g2_buf_2)
     5    0.030005    0.059032    0.132192    0.542683 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.059091    0.001667    0.544350 v fanout71/A (sg13g2_buf_8)
     8    0.039928    0.030628    0.095506    0.639856 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030689    0.000860    0.640716 v _141_/A (sg13g2_or2_1)
     3    0.016692    0.067934    0.142087    0.782803 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.067939    0.000636    0.783440 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009517    0.128992    0.138343    0.921783 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.129037    0.000611    0.922394 ^ _174_/B (sg13g2_nand2_1)
     1    0.003386    0.043513    0.077584    0.999977 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.043513    0.000254    1.000232 v _175_/B (sg13g2_nand2_1)
     1    0.007919    0.048589    0.055912    1.056143 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.048600    0.000564    1.056707 ^ output22/A (sg13g2_buf_2)
     1    0.083859    0.176808    0.188639    1.245345 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.177122    0.006123    1.251469 ^ sine_out[26] (out)
                                              1.251469   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.251469   data arrival time
---------------------------------------------------------------------------------------------
                                              2.598531   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124619    0.002691    0.655945 v _143_/B (sg13g2_nor2_1)
     2    0.007323    0.091844    0.105709    0.761655 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091844    0.000237    0.761891 ^ _144_/B (sg13g2_nand2_1)
     2    0.013475    0.102660    0.115816    0.877707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102665    0.000772    0.878479 v _212_/B (sg13g2_nor2_1)
     2    0.012204    0.125130    0.132089    1.010568 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.125135    0.000634    1.011202 ^ output26/A (sg13g2_buf_2)
     1    0.085627    0.181022    0.221572    1.232774 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.181837    0.009914    1.242688 ^ sine_out[2] (out)
                                              1.242688   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.242688   data arrival time
---------------------------------------------------------------------------------------------
                                              2.607311   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257339    0.002358    0.823462 v _138_/B (sg13g2_nor2_1)
     2    0.010575    0.138042    0.159717    0.983180 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.138046    0.000637    0.983817 ^ _279_/B (sg13g2_nor2_1)
     1    0.007049    0.049482    0.073000    1.056817 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.049516    0.000657    1.057474 v output34/A (sg13g2_buf_2)
     1    0.082845    0.135419    0.173621    1.231095 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.135798    0.005919    1.237014 v sine_out[7] (out)
                                              1.237014   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.237014   data arrival time
---------------------------------------------------------------------------------------------
                                              2.612986   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257333    0.002127    0.823232 v _156_/B (sg13g2_nand2b_1)
     2    0.007755    0.085426    0.112534    0.935766 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.085428    0.000454    0.936220 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006121    0.059688    0.091563    1.027783 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.059689    0.000387    1.028170 v output13/A (sg13g2_buf_2)
     1    0.081757    0.133019    0.180398    1.208568 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.133045    0.001810    1.210378 v sine_out[18] (out)
                                              1.210378   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.210378   data arrival time
---------------------------------------------------------------------------------------------
                                              2.639622   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257333    0.002127    0.823232 v _156_/B (sg13g2_nand2b_1)
     2    0.007755    0.085426    0.112534    0.935766 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.085428    0.000470    0.936237 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003838    0.047801    0.072381    1.008618 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.047802    0.000278    1.008896 v output23/A (sg13g2_buf_2)
     1    0.083684    0.137253    0.171224    1.180120 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.138157    0.009114    1.189234 v sine_out[27] (out)
                                              1.189234   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.189234   data arrival time
---------------------------------------------------------------------------------------------
                                              2.660766   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.036994    0.004688    0.393211 v fanout69/A (sg13g2_buf_8)
     8    0.034657    0.028212    0.082973    0.476184 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028442    0.002404    0.478588 v _126_/A (sg13g2_inv_1)
     3    0.014037    0.064464    0.061812    0.540400 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.064470    0.000517    0.540917 ^ _161_/B (sg13g2_nand2_1)
     3    0.017165    0.109407    0.121168    0.662084 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109444    0.000911    0.662996 v _177_/B (sg13g2_nand2_1)
     3    0.013300    0.079701    0.100627    0.763623 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.079703    0.000365    0.763988 ^ _179_/A (sg13g2_nand2_1)
     2    0.009651    0.073521    0.089585    0.853573 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.073553    0.000603    0.854176 v _281_/B (sg13g2_nor2_1)
     1    0.010077    0.104808    0.107991    0.962167 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.104843    0.001525    0.963691 ^ output35/A (sg13g2_buf_2)
     1    0.082488    0.174206    0.213354    1.177045 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.174496    0.005841    1.182886 ^ sine_out[8] (out)
                                              1.182886   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.182886   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667114   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124619    0.002691    0.655945 v _143_/B (sg13g2_nor2_1)
     2    0.007323    0.091844    0.105709    0.761655 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091844    0.000237    0.761891 ^ _144_/B (sg13g2_nand2_1)
     2    0.013475    0.102660    0.115816    0.877707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102710    0.001326    0.879033 v _145_/B (sg13g2_nand2_1)
     1    0.008241    0.059508    0.079688    0.958720 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.059566    0.001098    0.959819 ^ output9/A (sg13g2_buf_2)
     1    0.081786    0.172268    0.193784    1.153603 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.172316    0.002400    1.156003 ^ sine_out[14] (out)
                                              1.156003   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.156003   data arrival time
---------------------------------------------------------------------------------------------
                                              2.693998   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257336    0.002268    0.823372 v _166_/A (sg13g2_nor2_1)
     1    0.003243    0.072305    0.103884    0.927257 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.072305    0.000129    0.927385 ^ _167_/B (sg13g2_nor2_1)
     1    0.004856    0.036653    0.048340    0.975725 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.036653    0.000300    0.976025 v output19/A (sg13g2_buf_2)
     1    0.083198    0.135876    0.167907    1.143932 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.136238    0.005792    1.149724 v sine_out[23] (out)
                                              1.149724   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.149724   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700276   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004891    0.024756    0.166145    0.291101 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024758    0.000326    0.291427 v fanout73/A (sg13g2_buf_1)
     5    0.026618    0.088290    0.116186    0.407613 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.088428    0.002878    0.410491 v fanout72/A (sg13g2_buf_2)
     5    0.030005    0.059032    0.132192    0.542683 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.059091    0.001667    0.544350 v fanout71/A (sg13g2_buf_8)
     8    0.039928    0.030628    0.095506    0.639856 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030630    0.000118    0.639974 v _158_/B (sg13g2_nor2_1)
     3    0.017000    0.154467    0.133921    0.773895 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.154480    0.001163    0.775058 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003317    0.058420    0.098350    0.873408 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.058420    0.000131    0.873538 v _160_/B (sg13g2_nor2_1)
     1    0.004448    0.060456    0.068422    0.941960 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.060456    0.000175    0.942135 ^ output14/A (sg13g2_buf_2)
     1    0.081908    0.172843    0.192096    1.134231 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.173116    0.005654    1.139885 ^ sine_out[19] (out)
                                              1.139885   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.139885   data arrival time
---------------------------------------------------------------------------------------------
                                              2.710114   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004891    0.024756    0.166145    0.291101 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024758    0.000326    0.291427 v fanout73/A (sg13g2_buf_1)
     5    0.026618    0.088290    0.116186    0.407613 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.088428    0.002878    0.410491 v fanout72/A (sg13g2_buf_2)
     5    0.030005    0.059032    0.132192    0.542683 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.059082    0.001542    0.544225 v _140_/A (sg13g2_nor2_2)
     5    0.026588    0.124537    0.130009    0.674234 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.124658    0.003141    0.677376 ^ _152_/B (sg13g2_nor2_2)
     4    0.025443    0.066591    0.098764    0.776140 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.066623    0.001185    0.777325 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004040    0.118980    0.139301    0.916626 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.118981    0.000267    0.916893 ^ output12/A (sg13g2_buf_2)
     1    0.081679    0.171642    0.219465    1.136358 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.171744    0.002362    1.138720 ^ sine_out[17] (out)
                                              1.138720   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.138720   data arrival time
---------------------------------------------------------------------------------------------
                                              2.711280   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.036994    0.004688    0.393211 v fanout69/A (sg13g2_buf_8)
     8    0.034657    0.028212    0.082973    0.476184 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028442    0.002404    0.478588 v _126_/A (sg13g2_inv_1)
     3    0.014037    0.064464    0.061812    0.540400 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.064470    0.000517    0.540917 ^ _161_/B (sg13g2_nand2_1)
     3    0.017165    0.109407    0.121168    0.662084 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109444    0.000911    0.662996 v _177_/B (sg13g2_nand2_1)
     3    0.013300    0.079701    0.100627    0.763623 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.079703    0.000365    0.763988 ^ _179_/A (sg13g2_nand2_1)
     2    0.009651    0.073521    0.089585    0.853573 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.073551    0.000552    0.854124 v _180_/B (sg13g2_nand2_1)
     1    0.005348    0.044347    0.059273    0.913397 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.044348    0.000396    0.913794 ^ output24/A (sg13g2_buf_2)
     1    0.084388    0.178242    0.184947    1.098741 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.178962    0.009263    1.108004 ^ sine_out[28] (out)
                                              1.108004   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.108004   data arrival time
---------------------------------------------------------------------------------------------
                                              2.741996   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122796    0.000639    0.418656 ^ fanout60/A (sg13g2_buf_1)
     4    0.026003    0.112161    0.162863    0.581520 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.112179    0.001447    0.582966 ^ fanout59/A (sg13g2_buf_1)
     4    0.017921    0.081804    0.136905    0.719871 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.081806    0.000550    0.720421 ^ _181_/A (sg13g2_and2_1)
     4    0.017926    0.083931    0.144158    0.864579 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.083941    0.000940    0.865520 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.003552    0.047931    0.060459    0.925979 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.047932    0.000263    0.926241 v output28/A (sg13g2_buf_2)
     1    0.083502    0.137821    0.167992    1.094233 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.139685    0.012969    1.107202 v sine_out[31] (out)
                                              1.107202   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.107202   data arrival time
---------------------------------------------------------------------------------------------
                                              2.742798   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122796    0.000639    0.418656 ^ fanout60/A (sg13g2_buf_1)
     4    0.026003    0.112161    0.162863    0.581520 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.112179    0.001447    0.582966 ^ fanout59/A (sg13g2_buf_1)
     4    0.017921    0.081804    0.136905    0.719871 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.081813    0.000898    0.720769 ^ _150_/A (sg13g2_and2_1)
     3    0.011064    0.057301    0.123359    0.844129 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.057306    0.000576    0.844705 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.004893    0.053846    0.071455    0.916160 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.053847    0.000301    0.916461 v output16/A (sg13g2_buf_2)
     1    0.082236    0.133213    0.177694    1.094155 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.133318    0.002490    1.096645 v sine_out[20] (out)
                                              1.096645   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.096645   data arrival time
---------------------------------------------------------------------------------------------
                                              2.753355   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122796    0.000639    0.418656 ^ fanout60/A (sg13g2_buf_1)
     4    0.026003    0.112161    0.162863    0.581520 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.112179    0.001447    0.582966 ^ fanout59/A (sg13g2_buf_1)
     4    0.017921    0.081804    0.136905    0.719871 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.081813    0.000898    0.720769 ^ _150_/A (sg13g2_and2_1)
     3    0.011064    0.057301    0.123359    0.844129 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.057306    0.000588    0.844717 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003651    0.052317    0.065868    0.910585 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.052319    0.000248    0.910833 v output18/A (sg13g2_buf_2)
     1    0.082336    0.134620    0.174552    1.085385 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.134976    0.005717    1.091102 v sine_out[22] (out)
                                              1.091102   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.091102   data arrival time
---------------------------------------------------------------------------------------------
                                              2.758898   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124635    0.002947    0.656201 v _168_/B (sg13g2_nor2_1)
     2    0.007509    0.093202    0.106936    0.763138 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.093202    0.000377    0.763514 ^ _169_/B (sg13g2_nand2_1)
     1    0.004042    0.052806    0.072762    0.836276 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.052806    0.000281    0.836558 v _170_/B (sg13g2_nand2_1)
     1    0.006628    0.044881    0.055564    0.892121 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.044887    0.000467    0.892588 ^ output20/A (sg13g2_buf_2)
     1    0.082576    0.174256    0.185311    1.077899 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.174531    0.005701    1.083600 ^ sine_out[24] (out)
                                              1.083600   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.083600   data arrival time
---------------------------------------------------------------------------------------------
                                              2.766400   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004891    0.024756    0.166145    0.291101 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024758    0.000326    0.291427 v fanout73/A (sg13g2_buf_1)
     5    0.026618    0.088290    0.116186    0.407613 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.088428    0.002878    0.410491 v fanout72/A (sg13g2_buf_2)
     5    0.030005    0.059032    0.132192    0.542683 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.059082    0.001542    0.544225 v _140_/A (sg13g2_nor2_2)
     5    0.026588    0.124537    0.130009    0.674234 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.124658    0.003141    0.677376 ^ _152_/B (sg13g2_nor2_2)
     4    0.025443    0.066591    0.098764    0.776140 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.066642    0.001485    0.777624 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003681    0.067411    0.088340    0.865964 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.067411    0.000265    0.866229 ^ output6/A (sg13g2_buf_2)
     1    0.083586    0.175916    0.199969    1.066198 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.175975    0.002673    1.068871 ^ sine_out[11] (out)
                                              1.068871   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.068871   data arrival time
---------------------------------------------------------------------------------------------
                                              2.781128   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002735    0.019101    0.160436    0.284078 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019101    0.000108    0.284186 v fanout61/A (sg13g2_buf_1)
     5    0.028499    0.093896    0.118101    0.402287 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094041    0.003040    0.405328 v fanout57/A (sg13g2_buf_2)
     8    0.035520    0.068439    0.141070    0.546398 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.068824    0.004064    0.550462 v _130_/A (sg13g2_nor2_1)
     2    0.010943    0.107890    0.116945    0.667407 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.107905    0.001034    0.668441 ^ _136_/B (sg13g2_nand2b_2)
     4    0.020256    0.083680    0.102243    0.770684 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.083702    0.001134    0.771817 v _277_/A (sg13g2_nor2_1)
     1    0.005528    0.069685    0.089370    0.861187 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.069685    0.000191    0.861378 ^ output32/A (sg13g2_buf_2)
     1    0.082936    0.175026    0.197927    1.059305 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.175319    0.005887    1.065191 ^ sine_out[5] (out)
                                              1.065191   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.065191   data arrival time
---------------------------------------------------------------------------------------------
                                              2.784808   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002735    0.019101    0.160436    0.284078 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019101    0.000108    0.284186 v fanout61/A (sg13g2_buf_1)
     5    0.028499    0.093896    0.118101    0.402287 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094041    0.003040    0.405328 v fanout57/A (sg13g2_buf_2)
     8    0.035520    0.068439    0.141070    0.546398 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.068518    0.002128    0.548526 v _131_/A (sg13g2_or2_1)
     6    0.024849    0.089330    0.179342    0.727868 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089334    0.000707    0.728575 v _280_/B1 (sg13g2_a21oi_1)
     1    0.005199    0.078091    0.095242    0.823817 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.078091    0.000363    0.824181 ^ output36/A (sg13g2_buf_2)
     1    0.082756    0.174656    0.201925    1.026105 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.174941    0.005793    1.031898 ^ sine_out[9] (out)
                                              1.031898   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.031898   data arrival time
---------------------------------------------------------------------------------------------
                                              2.818102   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002735    0.019101    0.160436    0.284078 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019101    0.000108    0.284186 v fanout61/A (sg13g2_buf_1)
     5    0.028499    0.093896    0.118101    0.402287 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094041    0.003040    0.405328 v fanout57/A (sg13g2_buf_2)
     8    0.035520    0.068439    0.141070    0.546398 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.068824    0.004064    0.550462 v _130_/A (sg13g2_nor2_1)
     2    0.010943    0.107890    0.116945    0.667407 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.107894    0.000555    0.667961 ^ _284_/A (sg13g2_and2_1)
     1    0.008894    0.049707    0.125884    0.793845 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.049721    0.000794    0.794639 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.174718    0.187994    0.982633 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.174998    0.005755    0.988388 ^ sine_out[12] (out)
                                              0.988388   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.988388   data arrival time
---------------------------------------------------------------------------------------------
                                              2.861611   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124735    0.003486    0.656740 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005585    0.079407    0.117950    0.774690 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.079408    0.000356    0.775046 ^ output11/A (sg13g2_buf_2)
     1    0.081744    0.171667    0.203600    0.978646 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.171716    0.002391    0.981037 ^ sine_out[16] (out)
                                              0.981037   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.981037   data arrival time
---------------------------------------------------------------------------------------------
                                              2.868963   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151619    0.000533    0.978549 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010876    0.098991    0.134550    1.113100 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098992    0.000624    1.113723 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012030    0.152486    0.174807    1.288530 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.152492    0.000725    1.289255 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012443    0.102099    0.143221    1.432476 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.102145    0.000814    1.433290 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007170    0.112248    0.134740    1.568030 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.112248    0.000299    1.568328 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001829    0.058169    0.110747    1.679075 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058169    0.000068    1.679143 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.679143   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    5.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    5.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    5.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973633   clock uncertainty
                                  0.000000    4.973633   clock reconvergence pessimism
                                 -0.124750    4.848883   library setup time
                                              4.848883   data required time
---------------------------------------------------------------------------------------------
                                              4.848883   data required time
                                             -1.679143   data arrival time
---------------------------------------------------------------------------------------------
                                              3.169740   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151619    0.000533    0.978549 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010876    0.098991    0.134550    1.113100 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098992    0.000624    1.113723 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012030    0.152486    0.174807    1.288530 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.152492    0.000725    1.289255 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012443    0.102099    0.143221    1.432476 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.102150    0.000990    1.433466 v _208_/B (sg13g2_xor2_1)
     1    0.002526    0.055891    0.117942    1.551408 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.055891    0.000092    1.551500 v _298_/D (sg13g2_dfrbpq_1)
                                              1.551500   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    5.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    5.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    5.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973642   clock uncertainty
                                  0.000000    4.973642   clock reconvergence pessimism
                                 -0.124889    4.848753   library setup time
                                              4.848753   data required time
---------------------------------------------------------------------------------------------
                                              4.848753   data required time
                                             -1.551500   data arrival time
---------------------------------------------------------------------------------------------
                                              3.297253   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010168    0.039778    0.178864    0.304370 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039787    0.000581    0.304950 v _127_/A (sg13g2_inv_1)
     1    0.007596    0.041241    0.046459    0.351409 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.041247    0.000407    0.351816 ^ output3/A (sg13g2_buf_2)
     1    0.082415    0.173713    0.184505    0.536321 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.173847    0.003979    0.540300 ^ signB (out)
                                              0.540300   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.540300   data arrival time
---------------------------------------------------------------------------------------------
                                              3.309700   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010321    0.051216    0.185631    0.311136 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051223    0.000605    0.311741 ^ output2/A (sg13g2_buf_2)
     1    0.080918    0.170677    0.187587    0.499328 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.170790    0.003614    0.502942 ^ sign (out)
                                              0.502942   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.502942   data arrival time
---------------------------------------------------------------------------------------------
                                              3.347058   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151619    0.000533    0.978549 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010876    0.098991    0.134550    1.113100 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098992    0.000624    1.113723 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012030    0.152486    0.174807    1.288530 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.152492    0.000771    1.289301 ^ _204_/B (sg13g2_xor2_1)
     1    0.001574    0.049607    0.124891    1.414192 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049607    0.000061    1.414253 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.414253   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    5.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    5.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000245    5.123679 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973679   clock uncertainty
                                  0.000000    4.973679   clock reconvergence pessimism
                                 -0.121969    4.851710   library setup time
                                              4.851710   data required time
---------------------------------------------------------------------------------------------
                                              4.851710   data required time
                                             -1.414253   data arrival time
---------------------------------------------------------------------------------------------
                                              3.437457   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124619    0.002691    0.655945 v _143_/B (sg13g2_nor2_1)
     2    0.007323    0.091844    0.105709    0.761655 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091844    0.000237    0.761891 ^ _144_/B (sg13g2_nand2_1)
     2    0.013475    0.102660    0.115816    0.877707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102665    0.000772    0.878479 v _212_/B (sg13g2_nor2_1)
     2    0.012204    0.125130    0.132089    1.010568 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.125141    0.000970    1.011538 ^ _213_/C (sg13g2_nand3_1)
     2    0.009744    0.105965    0.145258    1.156796 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105966    0.000566    1.157362 v _214_/B (sg13g2_xnor2_1)
     1    0.001590    0.033266    0.108936    1.266298 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.033266    0.000062    1.266359 v _300_/D (sg13g2_dfrbpq_1)
                                              1.266359   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    5.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975505   clock uncertainty
                                  0.000000    4.975505   clock reconvergence pessimism
                                 -0.116462    4.859044   library setup time
                                              4.859044   data required time
---------------------------------------------------------------------------------------------
                                              4.859044   data required time
                                             -1.266359   data arrival time
---------------------------------------------------------------------------------------------
                                              3.592685   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124619    0.002691    0.655945 v _143_/B (sg13g2_nor2_1)
     2    0.007323    0.091844    0.105709    0.761655 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091844    0.000237    0.761891 ^ _144_/B (sg13g2_nand2_1)
     2    0.013475    0.102660    0.115816    0.877707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102665    0.000772    0.878479 v _212_/B (sg13g2_nor2_1)
     2    0.012204    0.125130    0.132089    1.010568 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.125141    0.000970    1.011538 ^ _213_/C (sg13g2_nand3_1)
     2    0.009744    0.105965    0.145258    1.156796 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105965    0.000290    1.157086 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004707    0.082948    0.067989    1.225075 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.082948    0.000311    1.225387 ^ _219_/A (sg13g2_inv_1)
     1    0.001996    0.025119    0.039470    1.264857 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.025120    0.000136    1.264993 v _301_/D (sg13g2_dfrbpq_1)
                                              1.264993   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    5.125484 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975483   clock uncertainty
                                  0.000000    4.975483   clock reconvergence pessimism
                                 -0.113527    4.861956   library setup time
                                              4.861956   data required time
---------------------------------------------------------------------------------------------
                                              4.861956   data required time
                                             -1.264993   data arrival time
---------------------------------------------------------------------------------------------
                                              3.596964   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151619    0.000533    0.978549 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010876    0.098991    0.134550    1.113100 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098993    0.000688    1.113788 v _200_/A (sg13g2_xor2_1)
     1    0.002310    0.051290    0.120832    1.234619 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.051290    0.000084    1.234703 v _296_/D (sg13g2_dfrbpq_1)
                                              1.234703   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    5.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    5.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022609    0.000466    5.123900 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973900   clock uncertainty
                                  0.000000    4.973900   clock reconvergence pessimism
                                 -0.123231    4.850669   library setup time
                                              4.850669   data required time
---------------------------------------------------------------------------------------------
                                              4.850669   data required time
                                             -1.234703   data arrival time
---------------------------------------------------------------------------------------------
                                              3.615965   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151617    0.000397    0.978414 ^ _196_/A (sg13g2_xor2_1)
     1    0.003376    0.065864    0.140448    1.118862 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.065864    0.000126    1.118988 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.118988   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    5.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975248   clock uncertainty
                                  0.000000    4.975248   clock reconvergence pessimism
                                 -0.127090    4.848158   library setup time
                                              4.848158   data required time
---------------------------------------------------------------------------------------------
                                              4.848158   data required time
                                             -1.118988   data arrival time
---------------------------------------------------------------------------------------------
                                              3.729170   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037633    0.002836    0.772292 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001630    0.060808    0.082396    0.854688 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.060808    0.000063    0.854752 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.854752   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    5.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.974957   clock uncertainty
                                  0.000000    4.974957   clock reconvergence pessimism
                                 -0.125450    4.849507   library setup time
                                              4.849507   data required time
---------------------------------------------------------------------------------------------
                                              4.849507   data required time
                                             -0.854752   data arrival time
---------------------------------------------------------------------------------------------
                                              3.994756   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033278    0.002525    0.781097 v _128_/A (sg13g2_inv_2)
     5    0.024433    0.057475    0.056396    0.837493 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.057507    0.001142    0.838634 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.838634   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    5.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.974993   clock uncertainty
                                  0.000000    4.974993   clock reconvergence pessimism
                                 -0.124378    4.850616   library setup time
                                              4.850616   data required time
---------------------------------------------------------------------------------------------
                                              4.850616   data required time
                                             -0.838634   data arrival time
---------------------------------------------------------------------------------------------
                                              4.011981   slack (MET)



