// Seed: 1793915928
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1 && id_4[1] && 1) assume (id_4[1'b0]);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
module module_2;
  assign id_1 = (1) / 1 == 1;
  id_2(
      .id_0(id_1)
  );
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
