<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7a100t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="cpu/uartLoader/io_rxData[7]"/>
        <net name="cpu/uartLoader/io_rxData[6]"/>
        <net name="cpu/uartLoader/io_rxData[5]"/>
        <net name="cpu/uartLoader/io_rxData[4]"/>
        <net name="cpu/uartLoader/io_rxData[3]"/>
        <net name="cpu/uartLoader/io_rxData[2]"/>
        <net name="cpu/uartLoader/io_rxData[1]"/>
        <net name="cpu/uartLoader/io_rxData[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="cpu/uartLoader/io_cpu_state[1]"/>
        <net name="cpu/uartLoader/io_cpu_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_data_addr[31]"/>
        <net name="cpu/memory/io_data_addr[30]"/>
        <net name="cpu/memory/io_data_addr[29]"/>
        <net name="cpu/memory/io_data_addr[28]"/>
        <net name="cpu/memory/io_data_addr[27]"/>
        <net name="cpu/memory/io_data_addr[26]"/>
        <net name="cpu/memory/io_data_addr[25]"/>
        <net name="cpu/memory/io_data_addr[24]"/>
        <net name="cpu/memory/io_data_addr[23]"/>
        <net name="cpu/memory/io_data_addr[22]"/>
        <net name="cpu/memory/io_data_addr[21]"/>
        <net name="cpu/memory/io_data_addr[20]"/>
        <net name="cpu/memory/io_data_addr[19]"/>
        <net name="cpu/memory/io_data_addr[18]"/>
        <net name="cpu/memory/io_data_addr[17]"/>
        <net name="cpu/memory/io_data_addr[16]"/>
        <net name="cpu/memory/io_data_addr[15]"/>
        <net name="cpu/memory/io_data_addr[14]"/>
        <net name="cpu/memory/io_data_addr[13]"/>
        <net name="cpu/memory/io_data_addr[12]"/>
        <net name="cpu/memory/io_data_addr[11]"/>
        <net name="cpu/memory/io_data_addr[10]"/>
        <net name="cpu/memory/io_data_addr[9]"/>
        <net name="cpu/memory/io_data_addr[8]"/>
        <net name="cpu/memory/io_data_addr[7]"/>
        <net name="cpu/memory/io_data_addr[6]"/>
        <net name="cpu/memory/io_data_addr[5]"/>
        <net name="cpu/memory/io_data_addr[4]"/>
        <net name="cpu/memory/io_data_addr[3]"/>
        <net name="cpu/memory/io_data_addr[2]"/>
        <net name="cpu/memory/io_data_addr[1]"/>
        <net name="cpu/memory/io_data_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_data_width[1]"/>
        <net name="cpu/memory/io_data_width[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_ins_out[31]"/>
        <net name="cpu/memory/io_ins_out[30]"/>
        <net name="cpu/memory/io_ins_out[29]"/>
        <net name="cpu/memory/io_ins_out[28]"/>
        <net name="cpu/memory/io_ins_out[27]"/>
        <net name="cpu/memory/io_ins_out[26]"/>
        <net name="cpu/memory/io_ins_out[25]"/>
        <net name="cpu/memory/io_ins_out[24]"/>
        <net name="cpu/memory/io_ins_out[23]"/>
        <net name="cpu/memory/io_ins_out[22]"/>
        <net name="cpu/memory/io_ins_out[21]"/>
        <net name="cpu/memory/io_ins_out[20]"/>
        <net name="cpu/memory/io_ins_out[19]"/>
        <net name="cpu/memory/io_ins_out[18]"/>
        <net name="cpu/memory/io_ins_out[17]"/>
        <net name="cpu/memory/io_ins_out[16]"/>
        <net name="cpu/memory/io_ins_out[15]"/>
        <net name="cpu/memory/io_ins_out[14]"/>
        <net name="cpu/memory/io_ins_out[13]"/>
        <net name="cpu/memory/io_ins_out[12]"/>
        <net name="cpu/memory/io_ins_out[11]"/>
        <net name="cpu/memory/io_ins_out[10]"/>
        <net name="cpu/memory/io_ins_out[9]"/>
        <net name="cpu/memory/io_ins_out[8]"/>
        <net name="cpu/memory/io_ins_out[7]"/>
        <net name="cpu/memory/io_ins_out[6]"/>
        <net name="cpu/memory/io_ins_out[5]"/>
        <net name="cpu/memory/io_ins_out[4]"/>
        <net name="cpu/memory/io_ins_out[3]"/>
        <net name="cpu/memory/io_ins_out[2]"/>
        <net name="cpu/memory/io_ins_out[1]"/>
        <net name="cpu/memory/io_ins_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_ins_addr[31]"/>
        <net name="cpu/memory/io_ins_addr[30]"/>
        <net name="cpu/memory/io_ins_addr[29]"/>
        <net name="cpu/memory/io_ins_addr[28]"/>
        <net name="cpu/memory/io_ins_addr[27]"/>
        <net name="cpu/memory/io_ins_addr[26]"/>
        <net name="cpu/memory/io_ins_addr[25]"/>
        <net name="cpu/memory/io_ins_addr[24]"/>
        <net name="cpu/memory/io_ins_addr[23]"/>
        <net name="cpu/memory/io_ins_addr[22]"/>
        <net name="cpu/memory/io_ins_addr[21]"/>
        <net name="cpu/memory/io_ins_addr[20]"/>
        <net name="cpu/memory/io_ins_addr[19]"/>
        <net name="cpu/memory/io_ins_addr[18]"/>
        <net name="cpu/memory/io_ins_addr[17]"/>
        <net name="cpu/memory/io_ins_addr[16]"/>
        <net name="cpu/memory/io_ins_addr[15]"/>
        <net name="cpu/memory/io_ins_addr[14]"/>
        <net name="cpu/memory/io_ins_addr[13]"/>
        <net name="cpu/memory/io_ins_addr[12]"/>
        <net name="cpu/memory/io_ins_addr[11]"/>
        <net name="cpu/memory/io_ins_addr[10]"/>
        <net name="cpu/memory/io_ins_addr[9]"/>
        <net name="cpu/memory/io_ins_addr[8]"/>
        <net name="cpu/memory/io_ins_addr[7]"/>
        <net name="cpu/memory/io_ins_addr[6]"/>
        <net name="cpu/memory/io_ins_addr[5]"/>
        <net name="cpu/memory/io_ins_addr[4]"/>
        <net name="cpu/memory/io_ins_addr[3]"/>
        <net name="cpu/memory/io_ins_addr[2]"/>
        <net name="cpu/memory/io_ins_addr[1]"/>
        <net name="cpu/memory/io_ins_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_data_out[31]"/>
        <net name="cpu/memory/io_data_out[30]"/>
        <net name="cpu/memory/io_data_out[29]"/>
        <net name="cpu/memory/io_data_out[28]"/>
        <net name="cpu/memory/io_data_out[27]"/>
        <net name="cpu/memory/io_data_out[26]"/>
        <net name="cpu/memory/io_data_out[25]"/>
        <net name="cpu/memory/io_data_out[24]"/>
        <net name="cpu/memory/io_data_out[23]"/>
        <net name="cpu/memory/io_data_out[22]"/>
        <net name="cpu/memory/io_data_out[21]"/>
        <net name="cpu/memory/io_data_out[20]"/>
        <net name="cpu/memory/io_data_out[19]"/>
        <net name="cpu/memory/io_data_out[18]"/>
        <net name="cpu/memory/io_data_out[17]"/>
        <net name="cpu/memory/io_data_out[16]"/>
        <net name="cpu/memory/io_data_out[15]"/>
        <net name="cpu/memory/io_data_out[14]"/>
        <net name="cpu/memory/io_data_out[13]"/>
        <net name="cpu/memory/io_data_out[12]"/>
        <net name="cpu/memory/io_data_out[11]"/>
        <net name="cpu/memory/io_data_out[10]"/>
        <net name="cpu/memory/io_data_out[9]"/>
        <net name="cpu/memory/io_data_out[8]"/>
        <net name="cpu/memory/io_data_out[7]"/>
        <net name="cpu/memory/io_data_out[6]"/>
        <net name="cpu/memory/io_data_out[5]"/>
        <net name="cpu/memory/io_data_out[4]"/>
        <net name="cpu/memory/io_data_out[3]"/>
        <net name="cpu/memory/io_data_out[2]"/>
        <net name="cpu/memory/io_data_out[1]"/>
        <net name="cpu/memory/io_data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="cpu/memory/io_data_write[31]"/>
        <net name="cpu/memory/io_data_write[30]"/>
        <net name="cpu/memory/io_data_write[29]"/>
        <net name="cpu/memory/io_data_write[28]"/>
        <net name="cpu/memory/io_data_write[27]"/>
        <net name="cpu/memory/io_data_write[26]"/>
        <net name="cpu/memory/io_data_write[25]"/>
        <net name="cpu/memory/io_data_write[24]"/>
        <net name="cpu/memory/io_data_write[23]"/>
        <net name="cpu/memory/io_data_write[22]"/>
        <net name="cpu/memory/io_data_write[21]"/>
        <net name="cpu/memory/io_data_write[20]"/>
        <net name="cpu/memory/io_data_write[19]"/>
        <net name="cpu/memory/io_data_write[18]"/>
        <net name="cpu/memory/io_data_write[17]"/>
        <net name="cpu/memory/io_data_write[16]"/>
        <net name="cpu/memory/io_data_write[15]"/>
        <net name="cpu/memory/io_data_write[14]"/>
        <net name="cpu/memory/io_data_write[13]"/>
        <net name="cpu/memory/io_data_write[12]"/>
        <net name="cpu/memory/io_data_write[11]"/>
        <net name="cpu/memory/io_data_write[10]"/>
        <net name="cpu/memory/io_data_write[9]"/>
        <net name="cpu/memory/io_data_write[8]"/>
        <net name="cpu/memory/io_data_write[7]"/>
        <net name="cpu/memory/io_data_write[6]"/>
        <net name="cpu/memory/io_data_write[5]"/>
        <net name="cpu/memory/io_data_write[4]"/>
        <net name="cpu/memory/io_data_write[3]"/>
        <net name="cpu/memory/io_data_write[2]"/>
        <net name="cpu/memory/io_data_write[1]"/>
        <net name="cpu/memory/io_data_write[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/uartLoader/io_mem_mem_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/uartLoader/io_rxReady"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="19999999"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="cpu/uartLoader/io_rxValid"/>
      </nets>
    </probe>
  </probeset>
</probeData>
