$date
	Tue Apr 30 00:35:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_Tb $end
$var wire 32 ! PC_out_tb [31:0] $end
$var reg 32 " PC_in_tb [31:0] $end
$var reg 1 # clk_tb $end
$scope module PC_inst $end
$var wire 32 $ PC_in [31:0] $end
$var wire 1 # clk $end
$var reg 32 % PC_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1011100 $
0#
b1011100 "
b0 !
$end
#5
b1011100 !
b1011100 %
1#
#10
0#
b1100000 "
b1100000 $
#15
b1100000 !
b1100000 %
1#
#20
0#
b1100100 "
b1100100 $
#25
b1100100 !
b1100100 %
1#
#30
0#
b0 "
b0 $
#35
b0 !
b0 %
1#
#40
0#
b100 "
b100 $
#45
b100 !
b100 %
1#
#50
0#
