<p>The below is scenario:</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p>NCAIU0</p></td><td class="confluenceTd"><p>NCAIU1</p></td><td class="confluenceTd"><p>NCAIU2</p></td><td class="confluenceTd"><p>NCAIU3</p></td></tr><tr><td class="confluenceTd"><p>Sequence 1</p></td><td class="confluenceTd"><p>ReadOnce, Cache miss</p></td><td class="confluenceTd"><p>ReadOnce, Cache miss</p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>Sequence 2</p></td><td class="confluenceTd"><p>ReadOnce, Cache miss</p></td><td class="confluenceTd"><p>ReadOnce, Cache miss</p></td><td class="confluenceTd"><p>ReadOnce, Cache miss</p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>Sequence 3</p></td><td class="confluenceTd"><p>ReadOnce, Cache hit</p></td><td class="confluenceTd"><p>ReadOnce, Cache it</p></td><td class="confluenceTd"><p>ReadOnce, Cache it</p></td><td class="confluenceTd"><p>ReadOnce, Cache it</p></td></tr><tr><td class="confluenceTd"><p>Sequence 4</p></td><td class="confluenceTd"><p>ReadOnce, Cache hit</p></td><td class="confluenceTd"><p>ReadOnce, Cache hit</p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td></tr><tr><td class="confluenceTd"><p>Sequence 5</p></td><td class="confluenceTd"><p>ReadOnce, Cache hit</p></td><td class="confluenceTd"><p>ReadOnce, Cache hit</p></td><td class="confluenceTd"><p>ReadOnce, Cache hit</p></td><td class="confluenceTd"><p><br/></p></td></tr></tbody></table></div><p><br/></p><p><u><strong>Experimental Environment:</strong></u></p><ul><li>Address increased by cache line, no overlap between NCAIUs</li><li>Back-to-back traffic injected</li><li>All traffic is targeting DMI</li><li>In QoS enabled configuration, assigned 7 only to NCAIU0.</li><li>SRAM model update<ul><li>100 cycle latency at destination (77ns, 1.3GHz target frequency)</li><li>64 outstanding capability, which matches with DMI RTT entry</li></ul></li></ul><p><strong><u>1) Observation</u></strong></p><ul><li>QoS effect shows when system is congested.<ul><li>When all the NCAIUs are concurrently working, observing 47% of the latency improvement on QoS enabled initiator, with 5% of BW improvement</li></ul></li><li>When system is idle, do not see much improvement </li><li><span class="legacy-color-text-orange2"><strong>Sequence 4</strong> </span>shows meaningful disadvantage when QoS is enabled..<ul><li>Observing DCE credit is <strong>not</strong> balanced well also, in case of sequence 4. </li><li>The balancing became worse only when QoS is enabled.</li><li>Observing that the DCE cmd buffer occupancy is not balanced in that case.</li></ul></li><li>Maximum achievable BW is 92% when all the NCAIUs are concurrently working, and limited by MRD credit of the DCE. </li></ul><p><br/></p><p><strong><u>2) Latency and BW</u></strong></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="150" src="https://arterisip.atlassian.net/wiki/download/attachments/16164727/image2021-11-16_19-55-25.png?api=v2"></span></p><p><br/></p><p>0ns SRAM model data</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="150" src="https://arterisip.atlassian.net/wiki/download/attachments/16164727/image2021-11-16_19-57-38.png?api=v2"></span></p><p><br/></p><p><strong><u>3) DCE credit balancing, NCAIU1</u></strong></p><p><strong><u><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16164727/image2021-11-16_20-8-15.png?api=v2"></span></u></strong></p><p><br/></p><p><strong><u>4) DCE CMD buffer balancing</u></strong></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16164727/image2021-11-18_22-3-2.png?api=v2"></span></p><p><br/></p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16164727/image2021-11-18_22-9-59.png?api=v2"></span></p><p><a class="external-link" href="https://arteris-my.sharepoint.com/:x:/p/junie_um/EUfKmaNWYwlHhPkRJEHgTxsBJ0ji089i_779a73tXcQq7w?e=zT5tGR" rel="nofollow">NCore_Perf_NXP_nxp_config_Test3_1_read_concurrent.xlsx</a></p>