
object0.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 85 fc  	addi	a0, a0, -56

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 06 fc  	addi	a2, a2, -64
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <gemm>:
800000b8: 13 01 41 01  	addi	sp, sp, 20
800000bc: 13 02 42 00  	addi	tp, tp, 4
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 26 11 fe  	sw	ra, -20(sp)
800000cc: 0b 20 80 04  	regext	zero, zero, 72
800000d0: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
800000d4: 83 22 45 01  	lw	t0, 20(a0)
800000d8: 23 2c 51 fe  	sw	t0, -8(sp)
800000dc: 83 22 05 01  	lw	t0, 16(a0)
800000e0: 23 2a 51 fe  	sw	t0, -12(sp)
800000e4: 23 28 a1 fe  	sw	a0, -16(sp)
800000e8: 83 22 85 00  	lw	t0, 8(a0)
800000ec: 23 2e 51 fe  	sw	t0, -4(sp)
800000f0: 57 40 00 5e  	vmv.v.x	v0, zero
800000f4: ef 00 00 14  	jal	0x80000234 <_Z13get_global_idj>
800000f8: 0b 20 10 00  	regext	zero, zero, 1
800000fc: d7 40 00 02  	vadd.vx	v1, v0, zero
80000100: 93 02 10 00  	li	t0, 1
80000104: 57 c0 02 5e  	vmv.v.x	v0, t0
80000108: ef 00 c0 12  	jal	0x80000234 <_Z13get_global_idj>
8000010c: 03 26 41 ff  	lw	a2, -12(sp)
80000110: b7 32 00 80  	lui	t0, 524291
80000114: 03 a3 82 00  	lw	t1, 8(t0)
80000118: 63 48 c0 00  	bgtz	a2, 0x80000128 <.LBB0_2>
8000011c: d7 43 03 5e  	vmv.v.x	v7, t1
80000120: 03 26 81 ff  	lw	a2, -8(sp)
80000124: 6f 00 80 04  	j	0x8000016c <.LBB0_3>

80000128 <.LBB0_2>:
80000128: 83 25 01 ff  	lw	a1, -16(sp)
8000012c: 83 a2 c5 01  	lw	t0, 28(a1)
80000130: 83 a3 85 01  	lw	t2, 24(a1)
80000134: 83 a4 c5 00  	lw	s1, 12(a1)
80000138: 03 a5 45 00  	lw	a0, 4(a1)
8000013c: 83 a5 05 00  	lw	a1, 0(a1)
80000140: 57 41 06 5e  	vmv.v.x	v2, a2
80000144: 0b 20 00 04  	regext	zero, zero, 64
80000148: d7 60 16 96  	vmul.vx	v1, v1, a2
8000014c: 57 21 01 96  	vmul.vv	v2, v0, v2
80000150: 0b 20 00 04  	regext	zero, zero, 64
80000154: d7 41 10 02  	vadd.vx	v3, v1, zero
80000158: 57 42 06 5e  	vmv.v.x	v4, a2
8000015c: d7 42 00 02  	vadd.vx	v5, v0, zero
80000160: 57 43 03 5e  	vmv.v.x	v6, t1
80000164: 03 26 81 ff  	lw	a2, -8(sp)
80000168: 6f 00 40 04  	j	0x800001ac <.LBB0_4>

8000016c <.LBB0_3>:
8000016c: 5b 20 00 00  	join	zero, zero, 0
80000170: 0b 20 10 00  	regext	zero, zero, 1
80000174: d7 60 06 a6  	vmadd.vx	v1, a2, v0
80000178: 0b 20 00 04  	regext	zero, zero, 64
8000017c: 57 30 11 96  	vsll.vi	v0, v1, 2
80000180: 83 22 c1 ff  	lw	t0, -4(sp)
80000184: 57 c0 02 02  	vadd.vx	v0, v0, t0
80000188: 7b 60 70 00  	vsw12.v	v7, 0(v0)
8000018c: 83 20 c1 fe  	lw	ra, -20(sp)
80000190: 0b 20 90 00  	regext	zero, zero, 9
80000194: ab 20 c0 7f  	vlw.v	v1, -4(v0)
80000198: 13 01 c1 fe  	addi	sp, sp, -20
8000019c: 13 02 c2 ff  	addi	tp, tp, -4
800001a0: 0b 20 10 00  	regext	zero, zero, 1
800001a4: 57 40 02 5e  	vmv.v.x	v0, tp
800001a8: 67 80 00 00  	ret

800001ac <.LBB0_4>:
800001ac: 57 44 00 5e  	vmv.v.x	v8, zero
800001b0: d7 c4 03 5e  	vmv.v.x	v9, t2
800001b4: d7 43 10 02  	vadd.vx	v7, v1, zero

800001b8 <.Lpcrel_hi0>:
800001b8: 17 03 00 00  	auipc	t1, 0
800001bc: 5b 30 03 01  	setrpc	zero, t1, 16
800001c0: 5b 04 94 00  	vbeq	v9, v8, 0x800001c8 <.LBB0_6>
800001c4: d7 43 30 02  	vadd.vx	v7, v3, zero

800001c8 <.LBB0_6>:
800001c8: 5b 20 00 00  	join	zero, zero, 0
800001cc: d7 44 00 5e  	vmv.v.x	v9, zero
800001d0: 57 c5 02 5e  	vmv.v.x	v10, t0
800001d4: 57 44 50 02  	vadd.vx	v8, v5, zero

800001d8 <.Lpcrel_hi1>:
800001d8: 17 03 00 00  	auipc	t1, 0
800001dc: 5b 30 03 01  	setrpc	zero, t1, 16
800001e0: 5b 84 a4 00  	vbeq	v10, v9, 0x800001e8 <.LBB0_8>
800001e4: 57 44 20 02  	vadd.vx	v8, v2, zero

800001e8 <.LBB0_8>:
800001e8: 5b 20 00 00  	join	zero, zero, 0
800001ec: d7 44 00 5e  	vmv.v.x	v9, zero
800001f0: d7 33 71 96  	vsll.vi	v7, v7, 2
800001f4: d7 c3 75 02  	vadd.vx	v7, v7, a1
800001f8: fb a3 03 00  	vlw12.v	v7, 0(v7)
800001fc: 57 34 81 96  	vsll.vi	v8, v8, 2
80000200: 57 44 85 02  	vadd.vx	v8, v8, a0
80000204: 7b 24 04 00  	vlw12.v	v8, 0(v8)
80000208: d7 13 64 a2  	vfmadd.vv	v7, v8, v6
8000020c: d7 b0 10 02  	vadd.vi	v1, v1, 1
80000210: d7 42 56 02  	vadd.vx	v5, v5, a2
80000214: 0b 12 12 00  	vsub12.vi	v4, v4, 1
80000218: 57 b1 20 02  	vadd.vi	v2, v2, 1
8000021c: d7 c1 34 02  	vadd.vx	v3, v3, s1
80000220: 57 43 70 02  	vadd.vx	v6, v7, zero

80000224 <.Lpcrel_hi2>:
80000224: 17 03 00 00  	auipc	t1, 0
80000228: 5b 30 83 f4  	setrpc	zero, t1, -184
8000022c: db 80 44 f4  	vbeq	v4, v9, 0x8000016c <.LBB0_3>
80000230: 6f f0 df f7  	j	0x800001ac <.LBB0_4>

80000234 <_Z13get_global_idj>:
80000234: 13 01 41 00  	addi	sp, sp, 4
80000238: 23 2e 11 fe  	sw	ra, -4(sp)
8000023c: 93 02 20 00  	li	t0, 2
80000240: d7 c0 02 5e  	vmv.v.x	v1, t0

80000244 <.Lpcrel_hi0>:
80000244: 17 03 00 00  	auipc	t1, 0
80000248: 5b 30 43 05  	setrpc	zero, t1, 84
8000024c: 5b 84 00 04  	vbeq	v0, v1, 0x80000294 <.LBB0_6>
80000250: 6f 00 40 00  	j	0x80000254 <.LBB0_1>

80000254 <.LBB0_1>:
80000254: 93 02 10 00  	li	t0, 1
80000258: d7 c0 02 5e  	vmv.v.x	v1, t0

8000025c <.Lpcrel_hi1>:
8000025c: 17 03 00 00  	auipc	t1, 0
80000260: 5b 30 c3 03  	setrpc	zero, t1, 60
80000264: 5b 84 00 02  	vbeq	v0, v1, 0x8000028c <.LBB0_5>
80000268: 6f 00 40 00  	j	0x8000026c <.LBB0_2>

8000026c <.LBB0_2>:
8000026c: d7 40 00 5e  	vmv.v.x	v1, zero

80000270 <.Lpcrel_hi2>:
80000270: 17 03 00 00  	auipc	t1, 0
80000274: 5b 30 83 02  	setrpc	zero, t1, 40
80000278: 5b 86 00 00  	vbeq	v0, v1, 0x80000284 <.LBB0_4>
8000027c: 57 40 00 5e  	vmv.v.x	v0, zero
80000280: 6f 00 80 01  	j	0x80000298 <.LBB0_7>

80000284 <.LBB0_4>:
80000284: ef 00 00 10  	jal	0x80000384 <__builtin_riscv_global_id_x>
80000288: 6f 00 00 01  	j	0x80000298 <.LBB0_7>

8000028c <.LBB0_5>:
8000028c: ef 00 c0 12  	jal	0x800003b8 <__builtin_riscv_global_id_y>
80000290: 6f 00 80 00  	j	0x80000298 <.LBB0_7>

80000294 <.LBB0_6>:
80000294: ef 00 40 15  	jal	0x800003e8 <__builtin_riscv_global_id_z>

80000298 <.LBB0_7>:
80000298: 5b 20 00 00  	join	zero, zero, 0
8000029c: 83 20 c1 ff  	lw	ra, -4(sp)
800002a0: 13 01 c1 ff  	addi	sp, sp, -4
800002a4: 67 80 00 00  	ret

800002a8 <__builtin_riscv_workitem_id_x>:
800002a8: 13 01 41 00  	addi	sp, sp, 4
800002ac: 23 2e 11 fe  	sw	ra, -4(sp)
800002b0: 73 25 30 80  	csrr	a0, 2051
800002b4: 83 22 85 00  	lw	t0, 8(a0)
800002b8: 73 23 00 80  	csrr	t1, 2048
800002bc: 57 a1 08 52  	vid.v	v2
800002c0: 57 40 23 02  	vadd.vx	v0, v2, t1
800002c4: 03 2e 85 01  	lw	t3, 24(a0)
800002c8: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800002cc: 83 20 c1 ff  	lw	ra, -4(sp)
800002d0: 13 01 c1 ff  	addi	sp, sp, -4
800002d4: 67 80 00 00  	ret

800002d8 <__builtin_riscv_workitem_id_y>:
800002d8: 13 01 41 00  	addi	sp, sp, 4
800002dc: 23 2e 11 fe  	sw	ra, -4(sp)
800002e0: 73 25 30 80  	csrr	a0, 2051
800002e4: 83 22 85 00  	lw	t0, 8(a0)
800002e8: 73 23 00 80  	csrr	t1, 2048
800002ec: 57 a1 08 52  	vid.v	v2
800002f0: 57 40 23 02  	vadd.vx	v0, v2, t1
800002f4: 03 2e 85 01  	lw	t3, 24(a0)
800002f8: 83 2e c5 01  	lw	t4, 28(a0)
800002fc: 33 8f ce 03  	mul	t5, t4, t3
80000300: 57 60 0f 8a  	vremu.vx	v0, v0, t5
80000304: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000308: d7 c0 0e 5e  	vmv.v.x	v1, t4

8000030c <.hi2>:
8000030c: 17 03 00 00  	auipc	t1, 0
80000310: 5b 30 43 01  	setrpc	zero, t1, 20
80000314: 5b c6 00 00  	vblt	v0, v1, 0x80000320 <.end2>
80000318: 13 0f f0 ff  	li	t5, -1
8000031c: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000320 <.end2>:
80000320: 5b 20 00 00  	join	zero, zero, 0
80000324: 83 20 c1 ff  	lw	ra, -4(sp)
80000328: 13 01 c1 ff  	addi	sp, sp, -4
8000032c: 67 80 00 00  	ret

80000330 <__builtin_riscv_workitem_id_z>:
80000330: 13 01 41 00  	addi	sp, sp, 4
80000334: 23 2e 11 fe  	sw	ra, -4(sp)
80000338: 73 25 30 80  	csrr	a0, 2051
8000033c: 73 23 00 80  	csrr	t1, 2048
80000340: 57 a1 08 52  	vid.v	v2
80000344: 57 40 23 02  	vadd.vx	v0, v2, t1
80000348: 03 2e 85 01  	lw	t3, 24(a0)
8000034c: 83 2e c5 01  	lw	t4, 28(a0)
80000350: 03 2f 05 02  	lw	t5, 32(a0)
80000354: b3 8e ce 03  	mul	t4, t4, t3
80000358: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
8000035c: d7 40 0f 5e  	vmv.v.x	v1, t5

80000360 <.hi3>:
80000360: 17 03 00 00  	auipc	t1, 0
80000364: 5b 30 43 01  	setrpc	zero, t1, 20
80000368: 5b c6 00 00  	vblt	v0, v1, 0x80000374 <.end3>
8000036c: 13 0f f0 ff  	li	t5, -1
80000370: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000374 <.end3>:
80000374: 5b 20 00 00  	join	zero, zero, 0
80000378: 83 20 c1 ff  	lw	ra, -4(sp)
8000037c: 13 01 c1 ff  	addi	sp, sp, -4
80000380: 67 80 00 00  	ret

80000384 <__builtin_riscv_global_id_x>:
80000384: 13 01 41 00  	addi	sp, sp, 4
80000388: 23 2e 11 fe  	sw	ra, -4(sp)
8000038c: ef f0 df f1  	jal	0x800002a8 <__builtin_riscv_workitem_id_x>
80000390: 73 25 30 80  	csrr	a0, 2051
80000394: 73 23 80 80  	csrr	t1, 2056
80000398: 03 2e 85 01  	lw	t3, 24(a0)
8000039c: 83 2e 45 02  	lw	t4, 36(a0)
800003a0: b3 0f c3 03  	mul	t6, t1, t3
800003a4: b3 8f df 01  	add	t6, t6, t4
800003a8: 57 c0 0f 02  	vadd.vx	v0, v0, t6
800003ac: 83 20 c1 ff  	lw	ra, -4(sp)
800003b0: 13 01 c1 ff  	addi	sp, sp, -4
800003b4: 67 80 00 00  	ret

800003b8 <__builtin_riscv_global_id_y>:
800003b8: 13 01 41 00  	addi	sp, sp, 4
800003bc: 23 2e 11 fe  	sw	ra, -4(sp)
800003c0: ef f0 9f f1  	jal	0x800002d8 <__builtin_riscv_workitem_id_y>
800003c4: 73 23 90 80  	csrr	t1, 2057
800003c8: 83 23 c5 01  	lw	t2, 28(a0)
800003cc: 83 2e 85 02  	lw	t4, 40(a0)
800003d0: 33 0e 73 02  	mul	t3, t1, t2
800003d4: 33 0e de 01  	add	t3, t3, t4
800003d8: 57 40 0e 02  	vadd.vx	v0, v0, t3
800003dc: 83 20 c1 ff  	lw	ra, -4(sp)
800003e0: 13 01 c1 ff  	addi	sp, sp, -4
800003e4: 67 80 00 00  	ret

800003e8 <__builtin_riscv_global_id_z>:
800003e8: 13 01 41 00  	addi	sp, sp, 4
800003ec: 23 2e 11 fe  	sw	ra, -4(sp)
800003f0: ef f0 1f f4  	jal	0x80000330 <__builtin_riscv_workitem_id_z>
800003f4: 73 25 30 80  	csrr	a0, 2051
800003f8: 73 23 a0 80  	csrr	t1, 2058
800003fc: 83 23 05 02  	lw	t2, 32(a0)
80000400: 03 2e c5 02  	lw	t3, 44(a0)
80000404: b3 83 63 02  	mul	t2, t2, t1
80000408: b3 83 c3 01  	add	t2, t2, t3
8000040c: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000410: 83 20 c1 ff  	lw	ra, -4(sp)
80000414: 13 01 c1 ff  	addi	sp, sp, -4
80000418: 67 80 00 00  	ret
