<pre>name: asicworld_code_verilog_tutorial_task_global
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_task_global.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module task_global;
	wire [7:0] temp_out;
	wire [7:0] temp_in;
	task convert;
		
		begin
			temp_out = (temp_in + 32);
		end
	endtask
endmodule
</pre>