#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  6 23:06:36 2022
# Process ID: 10884
# Current directory: E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4620 E:\Xilinx\MIPS_SINGLE_CYCLE_CPU\MIPS-SINGLE-CYCLE-CPU\MIPS_SINGLE_CYCLE_CPU.xpr
# Log file: E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/vivado.log
# Journal file: E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU\vivado.jou
# Running On: DESKTOP-19B8KHQ, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 12, Host memory: 17110 MB
#-----------------------------------------------------------
start_guicreate_project MIPS_2.0 E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_2.0 -part xc7vx485tffg1157-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/ALU_TB.vhd E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/Adder.vhd E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/DataMemory.vhd E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/ALU_CONTROL.vhd E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/DataMemory_tb.vhd E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/InstructionMemory_tb.vhd E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/Adder_tb.vhd E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/ALU.vhd E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/InstructionMemory.vhd E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/ALU_CONTROL_TB.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_2.0/MIPS_2.0.srcs/sources_1/new
close [ open E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_2.0/MIPS_2.0.srcs/sources_1/new/Control.vhd w ]
add_files E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_2.0/MIPS_2.0.srcs/sources_1/new/Control.vhd
update_compile_order -fileset sources_1
file mkdir E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_2.0/MIPS_2.0.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_2.0/MIPS_2.0.srcs/sim_1/new/control_tb.vhd w ]
add_files -fileset sim_1 E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS_2.0/MIPS_2.0/MIPS_2.0.srcs/sim_1/new/control_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Control [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
source control_tb.tcl
