$date
  Thu Mar  5 14:17:00 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module key_rom_tb $end
$var reg 8 ! data_out[7:0] $end
$var reg 1 " clk $end
$scope module key_encoder $end
$var reg 8 # dout[7:0] $end
$var reg 1 $ clk $end
$var reg 3 % index[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
0"
bUUUUUUUU #
0$
b000 %
#5000000
b01100001 !
1"
b01100001 #
1$
b001 %
#10000000
0"
0$
#15000000
b01110000 !
1"
b01110000 #
1$
b010 %
#20000000
0"
0$
#25000000
1"
1$
b011 %
#30000000
0"
0$
#35000000
b01101100 !
1"
b01101100 #
1$
b100 %
#40000000
0"
0$
#45000000
b01100101 !
1"
b01100101 #
1$
b000 %
#50000000
0"
0$
#55000000
b01100001 !
1"
b01100001 #
1$
b001 %
#60000000
0"
0$
#65000000
b01110000 !
1"
b01110000 #
1$
b010 %
#70000000
0"
0$
#75000000
1"
1$
b011 %
#80000000
0"
0$
#85000000
b01101100 !
1"
b01101100 #
1$
b100 %
#90000000
0"
0$
#95000000
b01100101 !
1"
b01100101 #
1$
b000 %
#100000000
0"
0$
