<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Jan  1 20:59:35 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            348 items scored, 76 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.258ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_43__i6  (from clk +)
   Destination:    FD1P3AY    SP             s_enc_i2  (to clk +)

   Delay:                   5.022ns  (31.7% logic, 68.3% route), 4 logic levels.

 Constraint Details:

      5.022ns data_path count_43__i6 to s_enc_i2 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 0.258ns

 Path Details: count_43__i6 to s_enc_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_43__i6 (from clk)
Route         2   e 0.838                                  count[6]
LUT4        ---     0.408              A to Z              i3_4_lut
Route         1   e 0.660                                  n196
LUT4        ---     0.408              A to Z              i3_4_lut_adj_2
Route         1   e 0.660                                  n195
LUT4        ---     0.408              C to Z              i99_4_lut
Route        19   e 1.273                                  clk_enable_3
                  --------
                    5.022  (31.7% logic, 68.3% route), 4 logic levels.


Error:  The following path violates requirements by 0.258ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_43__i6  (from clk +)
   Destination:    FD1P3AX    SP             s_enc_i1  (to clk +)

   Delay:                   5.022ns  (31.7% logic, 68.3% route), 4 logic levels.

 Constraint Details:

      5.022ns data_path count_43__i6 to s_enc_i1 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 0.258ns

 Path Details: count_43__i6 to s_enc_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_43__i6 (from clk)
Route         2   e 0.838                                  count[6]
LUT4        ---     0.408              A to Z              i3_4_lut
Route         1   e 0.660                                  n196
LUT4        ---     0.408              A to Z              i3_4_lut_adj_2
Route         1   e 0.660                                  n195
LUT4        ---     0.408              C to Z              i99_4_lut
Route        19   e 1.273                                  clk_enable_3
                  --------
                    5.022  (31.7% logic, 68.3% route), 4 logic levels.


Error:  The following path violates requirements by 0.258ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_43__i6  (from clk +)
   Destination:    FD1P3AX    SP             s_enc_i0  (to clk +)

   Delay:                   5.022ns  (31.7% logic, 68.3% route), 4 logic levels.

 Constraint Details:

      5.022ns data_path count_43__i6 to s_enc_i0 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 0.258ns

 Path Details: count_43__i6 to s_enc_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_43__i6 (from clk)
Route         2   e 0.838                                  count[6]
LUT4        ---     0.408              A to Z              i3_4_lut
Route         1   e 0.660                                  n196
LUT4        ---     0.408              A to Z              i3_4_lut_adj_2
Route         1   e 0.660                                  n195
LUT4        ---     0.408              C to Z              i99_4_lut
Route        19   e 1.273                                  clk_enable_3
                  --------
                    5.022  (31.7% logic, 68.3% route), 4 logic levels.

Warning: 5.258 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|     5.258 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_enable_3                            |      19|      76|     99.00%
                                        |        |        |
n195                                    |       1|      76|     99.00%
                                        |        |        |
n196                                    |       1|      76|     99.00%
                                        |        |        |
count[6]                                |       2|      19|     25.00%
                                        |        |        |
count[7]                                |       2|      19|     25.00%
                                        |        |        |
count[8]                                |       2|      19|     25.00%
                                        |        |        |
count[9]                                |       2|      19|     25.00%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 76  Score: 13016

Constraints cover  348 paths, 53 nets, and 115 connections (89.1% coverage)


Peak memory: 209776640 bytes, TRCE: 823296 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
