Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81523962e77745b4b8c3001b6a1b94cd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_simpledualport_ram_behav xil_defaultlib.tb_simpledualport_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'waddr' [F:/Project/FPAG/Project_18.3/RAM/RAM.srcs/sim_1/new/tb_simple_dualport_ram.v:48]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'raddr' [F:/Project/FPAG/Project_18.3/RAM/RAM.srcs/sim_1/new/tb_simple_dualport_ram.v:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Project/FPAG/Project_18.3/RAM/RAM.srcs/sources_1/simple_dualport_ram.v" Line 1. Module simple_dualport_ram(DATA_WIDTH=16,ADDR_WIDTH=5,RAM_INIT_FILE="F:/Project/FPAG/Project_18.3/RAM/RAM.srcs/sources_1/ram_init_file.inithex") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_dualport_ram(DATA_WIDTH=1...
Compiling module xil_defaultlib.tb_simpledualport_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_simpledualport_ram_behav
