
*** Running vivado
    with args -log EBAZ4205_gmii_to_rgmii_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EBAZ4205_gmii_to_rgmii_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source EBAZ4205_gmii_to_rgmii_0_0.tcl -notrace
Command: synth_design -top EBAZ4205_gmii_to_rgmii_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 347.324 ; gain = 101.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0.vhd:128]
INFO: [Synth 8-3491] module 'EBAZ4205_gmii_to_rgmii_0_0_support' declared at 'd:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_support.vhd:65' bound to instance 'U0' of component 'EBAZ4205_gmii_to_rgmii_0_0_support' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0.vhd:193]
INFO: [Synth 8-638] synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_support' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_support.vhd:115]
INFO: [Synth 8-3491] module 'EBAZ4205_gmii_to_rgmii_0_0_clocking' declared at 'd:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocking.vhd:62' bound to instance 'i_EBAZ4205_gmii_to_rgmii_0_0_clocking' of component 'EBAZ4205_gmii_to_rgmii_0_0_clocking' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_support.vhd:205]
INFO: [Synth 8-638] synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_clocking' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocking.vhd:75]
INFO: [Synth 8-113] binding component instance 'i_bufg_clk_in' to cell 'BUFG' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocking.vhd:92]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocking.vhd:96]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'clk10_div_buf' to cell 'BUFR' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocking.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_clocking' (1#1) [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocking.vhd:75]
INFO: [Synth 8-3491] module 'EBAZ4205_gmii_to_rgmii_0_0_resets' declared at 'd:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_resets.vhd:61' bound to instance 'i_EBAZ4205_gmii_to_rgmii_0_0_resets' of component 'EBAZ4205_gmii_to_rgmii_0_0_resets' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_support.vhd:226]
INFO: [Synth 8-638] synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_resets' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_resets.vhd:69]
INFO: [Synth 8-3491] module 'EBAZ4205_gmii_to_rgmii_0_0_reset_sync' declared at 'd:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_reset_sync.vhd:66' bound to instance 'idelayctrl_reset_gen' of component 'EBAZ4205_gmii_to_rgmii_0_0_reset_sync' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_resets.vhd:89]
INFO: [Synth 8-638] synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_reset_sync' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_reset_sync.vhd:82]
	Parameter INITIALISE bound to: 2'b11 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_reset_sync.vhd:111]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_reset_sync.vhd:122]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_reset_sync.vhd:144]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_reset_sync.vhd:155]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_reset_sync.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_reset_sync' (2#1) [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_reset_sync.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_resets' (3#1) [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_resets.vhd:69]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'i_EBAZ4205_gmii_to_rgmii_0_0_idelayctrl' to cell 'IDELAYCTRL' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_support.vhd:233]
INFO: [Synth 8-3491] module 'EBAZ4205_gmii_to_rgmii_0_0_block' declared at 'd:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:87' bound to instance 'i_gmii_to_rgmii_block' of component 'EBAZ4205_gmii_to_rgmii_0_0_block' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_support.vhd:244]
INFO: [Synth 8-638] synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_block' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:136]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'i_bufgmux_gmii_clk_25m_2_5m' to cell 'BUFGMUX' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:207]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'i_bufgmux_gmii_clk' to cell 'BUFGMUX' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txc_obuf_i' to cell 'OBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_tx_ctl_obuf_i' to cell 'OBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:231]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:238]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:238]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:238]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:238]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxc_ibuf_i' to cell 'IBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:245]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rx_ctl_ibuf_i' to cell 'IBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:251]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:258]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:258]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:258]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:258]
	Parameter C_RGMII_TXC_SKEW_EN bound to: 0 - type: integer 
	Parameter C_RGMII_TXC_ODELAY_VAL bound to: 0 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter C_PHYADDR bound to: 5'b00000 
INFO: [Synth 8-3491] module 'gmii_to_rgmii_v4_0_5' declared at 'd:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ipshared/0607/hdl/gmii_to_rgmii_v4_0_vhsyn_rfs.vhd:2419' bound to instance 'EBAZ4205_gmii_to_rgmii_0_0_core' of component 'gmii_to_rgmii_v4_0_5' [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:266]
INFO: [Synth 8-256] done synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_block' (11#1) [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_block.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0_support' (12#1) [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_support.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'EBAZ4205_gmii_to_rgmii_0_0' (13#1) [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0.vhd:128]
WARNING: [Synth 8-3331] design reset_sync has unconnected port enable
WARNING: [Synth 8-3331] design gmii_to_rgmii_core has unconnected port speed_selection[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 400.797 ; gain = 155.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 400.797 ; gain = 155.465
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/EBAZ4205_gmii_to_rgmii_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/EBAZ4205_gmii_to_rgmii_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/7020test/EBAZ4205/EBAZ4205.runs/EBAZ4205_gmii_to_rgmii_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/7020test/EBAZ4205/EBAZ4205.runs/EBAZ4205_gmii_to_rgmii_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocks.xdc] for cell 'U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'EBAZ4205_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocks.xdc:7]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocks.xdc:20]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocks.xdc:21]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocks.xdc:24]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocks.xdc:32]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocks.xdc:33]
Finished Parsing XDC File [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/7020test/EBAZ4205/EBAZ4205.srcs/sources_1/bd/EBAZ4205/ip/EBAZ4205_gmii_to_rgmii_0_0/synth/EBAZ4205_gmii_to_rgmii_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/EBAZ4205_gmii_to_rgmii_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/EBAZ4205_gmii_to_rgmii_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  FD => FDRE: 12 instances
  FDP => FDPE: 42 instances
  IODELAYE1 => IDELAYE2: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 736.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 736.250 ; gain = 490.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 736.250 ; gain = 490.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/7020test/EBAZ4205/EBAZ4205.runs/EBAZ4205_gmii_to_rgmii_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 736.250 ; gain = 490.918
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'EBAZ4205_gmii_to_rgmii_0_0_resets'
INFO: [Synth 8-5544] ROM "idelayctrl_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_reset_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'MDIO_INTERFACE'
INFO: [Synth 8-5544] ROM "BIT_COUNT_LOAD_VALUE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BIT_COUNT_LOAD_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDRESS_MATCH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                  000000000000001 |                             0000
                 iSTATE0 |                  000000000000010 |                             0001
                 iSTATE1 |                  000000000000100 |                             0010
                 iSTATE2 |                  000000000001000 |                             0011
                 iSTATE3 |                  000000000010000 |                             0100
                 iSTATE4 |                  000000000100000 |                             0101
                 iSTATE5 |                  000000001000000 |                             0110
                 iSTATE6 |                  000000010000000 |                             0111
                 iSTATE7 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE9 |                  000010000000000 |                             1010
                iSTATE10 |                  000100000000000 |                             1011
                iSTATE11 |                  001000000000000 |                             1100
                iSTATE12 |                  010000000000000 |                             1101
                iSTATE13 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'one-hot' in module 'EBAZ4205_gmii_to_rgmii_0_0_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        idle_or_preamble |                      00000000001 |                             0000
          wait_for_start |                      00000000010 |                             0001
                opcode_1 |                      00000000100 |                             0010
                opcode_2 |                      00000001000 |                             0011
                ld_phyad |                      00000010000 |                             0100
                ld_regad |                      00000100000 |                             0101
                    ta_1 |                      00001000000 |                             0110
                    ta_2 |                      00010000000 |                             0111
                  data_1 |                      00100000000 |                             1000
                  data_2 |                      01000000000 |                             1001
                  data_3 |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'MDIO_INTERFACE'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 736.250 ; gain = 490.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	  17 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EBAZ4205_gmii_to_rgmii_0_0_resets 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  15 Input     15 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module MDIO_INTERFACE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module MANAGEMENT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module gmii_to_rgmii_core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module gmii_to_rgmii 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync1) is unused and will be removed from module gmii_to_rgmii_v4_0_5.
WARNING: [Synth 8-3332] Sequential element (i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync2) is unused and will be removed from module gmii_to_rgmii_v4_0_5.
WARNING: [Synth 8-3332] Sequential element (i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync3) is unused and will be removed from module gmii_to_rgmii_v4_0_5.
WARNING: [Synth 8-3332] Sequential element (i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync4) is unused and will be removed from module gmii_to_rgmii_v4_0_5.
WARNING: [Synth 8-3332] Sequential element (i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync5) is unused and will be removed from module gmii_to_rgmii_v4_0_5.
WARNING: [Synth 8-3332] Sequential element (i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_90_reset/reset_sync6) is unused and will be removed from module gmii_to_rgmii_v4_0_5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 736.250 ; gain = 490.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 736.250 ; gain = 490.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 746.809 ; gain = 501.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 747.586 ; gain = 502.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 747.586 ; gain = 502.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 747.586 ; gain = 502.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 747.586 ; gain = 502.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 747.586 ; gain = 502.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 747.586 ; gain = 502.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 747.586 ; gain = 502.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gmii_to_rgmii_v4_0_5 | i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |BUFGMUX    |     2|
|3     |BUFIO      |     1|
|4     |BUFR       |     1|
|5     |IDDR       |     5|
|6     |IDELAYCTRL |     1|
|7     |IODELAYE1  |     5|
|8     |LUT2       |    14|
|9     |LUT3       |    13|
|10    |LUT4       |    15|
|11    |LUT5       |    16|
|12    |LUT6       |    12|
|13    |MMCME2_ADV |     1|
|14    |ODDR       |     6|
|15    |SRL16E     |     1|
|16    |FD         |    12|
|17    |FDP        |    36|
|18    |FDRE       |    80|
|19    |FDSE       |     8|
|20    |IBUF       |     6|
|21    |OBUF       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+--------------------------------------+------+
|      |Instance                                  |Module                                |Cells |
+------+------------------------------------------+--------------------------------------+------+
|1     |top                                       |                                      |   243|
|2     |  U0                                      |EBAZ4205_gmii_to_rgmii_0_0_support    |   243|
|3     |    i_EBAZ4205_gmii_to_rgmii_0_0_clocking |EBAZ4205_gmii_to_rgmii_0_0_clocking   |     4|
|4     |    i_EBAZ4205_gmii_to_rgmii_0_0_resets   |EBAZ4205_gmii_to_rgmii_0_0_resets     |    28|
|5     |      idelayctrl_reset_gen                |EBAZ4205_gmii_to_rgmii_0_0_reset_sync |     6|
|6     |    i_gmii_to_rgmii_block                 |EBAZ4205_gmii_to_rgmii_0_0_block      |   210|
|7     |      EBAZ4205_gmii_to_rgmii_0_0_core     |gmii_to_rgmii_v4_0_5                  |   196|
|8     |        i_gmii_to_rgmii                   |gmii_to_rgmii                         |   196|
|9     |          i_MANAGEMENT                    |MANAGEMENT                            |   122|
|10    |            MDIO_INTERFACE_1              |MDIO_INTERFACE                        |    96|
|11    |            SYNC_MDC                      |sync_block                            |     7|
|12    |            SYNC_MDIO_IN                  |sync_block_4                          |     6|
|13    |          i_gmii_to_rgmii                 |gmii_to_rgmii_core                    |    53|
|14    |            i_reset_sync_rx_reset         |reset_sync_2                          |     6|
|15    |            i_reset_sync_tx_reset         |reset_sync_3                          |     6|
|16    |          i_reset_sync_mgmt_reset         |reset_sync                            |     6|
|17    |          i_reset_sync_rx_reset           |reset_sync_0                          |     7|
|18    |          i_reset_sync_tx_reset           |reset_sync_1                          |     6|
+------+------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 747.586 ; gain = 502.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 747.586 ; gain = 166.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 747.586 ; gain = 502.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 2 instances
  FD => FDRE: 12 instances
  FDP => FDPE: 36 instances
  IODELAYE1 => IDELAYE2: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 748.637 ; gain = 513.789
INFO: [Common 17-1381] The checkpoint 'D:/7020test/EBAZ4205/EBAZ4205.runs/EBAZ4205_gmii_to_rgmii_0_0_synth_1/EBAZ4205_gmii_to_rgmii_0_0.dcp' has been generated.
