Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 10:19:05 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

clk_enable
reset
s_axis_tdata[0]
s_axis_tdata[1]
s_axis_tdata[2]
s_axis_tdata[3]
s_axis_tdata[4]
s_axis_tdata[5]
s_axis_tdata[6]
s_axis_tdata[7]
s_axis_tdata[8]
s_axis_tlast
s_axis_tuser
s_axis_tvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[10]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast
m_axis_tuser
m_axis_tvalid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.074        0.000                      0                18175        0.042        0.000                      0                18175        3.625        0.000                       0                  8728  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.074        0.000                      0                18175        0.042        0.000                      0                18175        3.625        0.000                       0                  8728  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 1.607ns (20.326%)  route 6.299ns (79.674%))
  Logic Levels:           15  (CARRY8=2 LUT2=1 LUT3=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X36Y271        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y271        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/Q
                         net (fo=5, routed)           0.293     0.401    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82]_520[4]
    SLICE_X39Y271        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     0.562 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3480/O
                         net (fo=28, routed)          1.624     2.186    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[82]_194[4]
    SLICE_X79Y252        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.338 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2539/O
                         net (fo=5, routed)           0.334     2.672    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2539_n_0
    SLICE_X81Y251        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     2.817 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12735/O
                         net (fo=1, routed)           0.025     2.842    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12735_n_0
    SLICE_X81Y251        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     2.911 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8127/O
                         net (fo=1, routed)           0.312     3.223    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8127_n_0
    SLICE_X79Y246        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     3.314 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_5033/O
                         net (fo=1, routed)           0.503     3.817    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0_8
    SLICE_X67Y223        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.941 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2956/O
                         net (fo=1, routed)           0.014     3.955    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2956_n_0
    SLICE_X67Y223        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.111 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0/CO[7]
                         net (fo=1, routed)           0.026     4.137    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0_n_0
    SLICE_X67Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.193 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1180__0/O[0]
                         net (fo=4, routed)           0.599     4.792    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hough_Kernel_out1[16]_121[1]
    SLICE_X67Y200        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     4.844 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_510__0/O
                         net (fo=6, routed)           0.196     5.040    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_203__36_0
    SLICE_X66Y198        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.130 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_639__0/O
                         net (fo=3, routed)           0.381     5.511    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_639__0_n_0
    SLICE_X66Y183        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.610 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_273__3/O
                         net (fo=10, routed)          0.628     6.238    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_273__3_n_0
    SLICE_X76Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     6.335 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_199__39/O
                         net (fo=1, routed)           0.008     6.343    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_199__39_n_0
    SLICE_X76Y163        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     6.406 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__36/O
                         net (fo=1, routed)           0.389     6.795    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__36_n_0
    SLICE_X80Y153        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     6.846 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__34/O
                         net (fo=2, routed)           0.345     7.191    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[58][9]
    SLICE_X83Y130        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.313 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_2__58/O
                         net (fo=2, routed)           0.622     7.935    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[9]
    RAMB36_X3Y21         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y21         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 1.607ns (20.326%)  route 6.299ns (79.674%))
  Logic Levels:           15  (CARRY8=2 LUT2=1 LUT3=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X36Y271        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y271        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/Q
                         net (fo=5, routed)           0.293     0.401    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82]_520[4]
    SLICE_X39Y271        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     0.562 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3480/O
                         net (fo=28, routed)          1.624     2.186    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[82]_194[4]
    SLICE_X79Y252        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.338 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2539/O
                         net (fo=5, routed)           0.334     2.672    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2539_n_0
    SLICE_X81Y251        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     2.817 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12735/O
                         net (fo=1, routed)           0.025     2.842    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12735_n_0
    SLICE_X81Y251        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     2.911 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8127/O
                         net (fo=1, routed)           0.312     3.223    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8127_n_0
    SLICE_X79Y246        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     3.314 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_5033/O
                         net (fo=1, routed)           0.503     3.817    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0_8
    SLICE_X67Y223        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.941 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2956/O
                         net (fo=1, routed)           0.014     3.955    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2956_n_0
    SLICE_X67Y223        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.111 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0/CO[7]
                         net (fo=1, routed)           0.026     4.137    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0_n_0
    SLICE_X67Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.193 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1180__0/O[0]
                         net (fo=4, routed)           0.599     4.792    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hough_Kernel_out1[16]_121[1]
    SLICE_X67Y200        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     4.844 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_510__0/O
                         net (fo=6, routed)           0.196     5.040    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_203__36_0
    SLICE_X66Y198        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.130 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_639__0/O
                         net (fo=3, routed)           0.381     5.511    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_639__0_n_0
    SLICE_X66Y183        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.610 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_273__3/O
                         net (fo=10, routed)          0.628     6.238    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_273__3_n_0
    SLICE_X76Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     6.335 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_199__39/O
                         net (fo=1, routed)           0.008     6.343    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_199__39_n_0
    SLICE_X76Y163        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     6.406 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__36/O
                         net (fo=1, routed)           0.389     6.795    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__36_n_0
    SLICE_X80Y153        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     6.846 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__34/O
                         net (fo=2, routed)           0.345     7.191    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[58][9]
    SLICE_X83Y130        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.313 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_2__58/O
                         net (fo=2, routed)           0.622     7.935    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[9]
    RAMB36_X3Y21         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y21         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 1.607ns (20.326%)  route 6.299ns (79.674%))
  Logic Levels:           15  (CARRY8=2 LUT2=1 LUT3=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X36Y271        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y271        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/Q
                         net (fo=5, routed)           0.293     0.401    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82]_520[4]
    SLICE_X39Y271        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     0.562 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3480/O
                         net (fo=28, routed)          1.624     2.186    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[82]_194[4]
    SLICE_X79Y252        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.338 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2539/O
                         net (fo=5, routed)           0.334     2.672    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2539_n_0
    SLICE_X81Y251        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     2.817 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12735/O
                         net (fo=1, routed)           0.025     2.842    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12735_n_0
    SLICE_X81Y251        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     2.911 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8127/O
                         net (fo=1, routed)           0.312     3.223    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8127_n_0
    SLICE_X79Y246        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     3.314 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_5033/O
                         net (fo=1, routed)           0.503     3.817    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0_8
    SLICE_X67Y223        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.941 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2956/O
                         net (fo=1, routed)           0.014     3.955    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2956_n_0
    SLICE_X67Y223        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.111 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0/CO[7]
                         net (fo=1, routed)           0.026     4.137    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0_n_0
    SLICE_X67Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.193 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1180__0/O[0]
                         net (fo=4, routed)           0.599     4.792    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hough_Kernel_out1[16]_121[1]
    SLICE_X67Y200        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     4.844 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_510__0/O
                         net (fo=6, routed)           0.196     5.040    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_203__36_0
    SLICE_X66Y198        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.130 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_639__0/O
                         net (fo=3, routed)           0.381     5.511    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_639__0_n_0
    SLICE_X66Y183        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.610 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_273__3/O
                         net (fo=10, routed)          0.628     6.238    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_273__3_n_0
    SLICE_X76Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     6.335 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_199__39/O
                         net (fo=1, routed)           0.008     6.343    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_199__39_n_0
    SLICE_X76Y163        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     6.406 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__36/O
                         net (fo=1, routed)           0.389     6.795    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__36_n_0
    SLICE_X80Y153        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     6.846 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__34/O
                         net (fo=2, routed)           0.345     7.191    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[58][9]
    SLICE_X83Y130        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.313 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_2__58/O
                         net (fo=2, routed)           0.622     7.935    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[9]
    RAMB36_X3Y21         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y21         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9/Unit_Delay_Enabled_Synchronous_out1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9/clk
    SLICE_X59Y285        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9/Unit_Delay_Enabled_Synchronous_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y285        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9/Unit_Delay_Enabled_Synchronous_out1_reg[2]/Q
                         net (fo=1, routed)           0.057     0.108    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9_n_7
    SLICE_X59Y284        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X59Y284        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[8][2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X59Y284        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (62.105%)  route 0.036ns (37.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X62Y113        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[0]/Q
                         net (fo=10, routed)          0.030     0.082    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter[0]
    SLICE_X62Y113        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.102 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter[1]_i_1/O
                         net (fo=1, routed)           0.006     0.108    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter[1]_i_1_n_0
    SLICE_X62Y113        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X62Y113        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y113        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (62.105%)  route 0.036ns (37.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X62Y113        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[0]/Q
                         net (fo=10, routed)          0.030     0.082    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter[0]
    SLICE_X62Y113        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.102 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter[1]_i_1/O
                         net (fo=1, routed)           0.006     0.108    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter[1]_i_1_n_0
    SLICE_X62Y113        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X62Y113        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y113        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y38  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7304, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7304, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=7304, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7304, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7304, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=7304, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay4_out1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.600ns  (logic 1.131ns (17.136%)  route 5.469ns (82.864%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/clk
    SLICE_X99Y194        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay4_out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y194        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay4_out1_reg[5]/Q
                         net (fo=44, routed)          0.546     0.655    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_1[5]
    SLICE_X100Y193       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.812 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_bram_0_i_102__21/O
                         net (fo=33, routed)          0.654     1.466    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_243
    SLICE_X99Y197        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.616 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_295/O
                         net (fo=1, routed)           0.561     2.177    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0_i_138_5
    SLICE_X100Y193       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.327 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[7]_INST_0_i_194/O
                         net (fo=3, routed)           0.484     2.811    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[7]_INST_0_i_194_n_0
    SLICE_X99Y193        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     2.909 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[3]_INST_0_i_179/O
                         net (fo=4, routed)           0.296     3.205    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[3]_INST_0_i_179_n_0
    SLICE_X98Y190        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.294 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_73/O
                         net (fo=9, routed)           1.466     4.760    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/hps94_out[1]
    SLICE_X57Y162        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.848 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_26/O
                         net (fo=1, routed)           0.025     4.873    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_26_n_0
    SLICE_X57Y162        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     4.942 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_11/O
                         net (fo=1, routed)           1.037     5.979    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_0
    SLICE_X74Y162        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     6.131 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.400     6.531    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata_1_sn_1
    SLICE_X74Y133        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     6.629 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[1]_INST_0/O
                         net (fo=0)                   0.000     6.629    m_axis_tdata[1]
                                                                      r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay4_out1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.600ns  (logic 1.131ns (17.136%)  route 5.469ns (82.864%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/clk
    SLICE_X99Y194        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay4_out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y194        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay4_out1_reg[5]/Q
                         net (fo=44, routed)          0.546     0.655    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_1[5]
    SLICE_X100Y193       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     0.812 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_bram_0_i_102__21/O
                         net (fo=33, routed)          0.654     1.466    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_243
    SLICE_X99Y197        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.616 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_295/O
                         net (fo=1, routed)           0.561     2.177    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0_i_138_5
    SLICE_X100Y193       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.327 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[7]_INST_0_i_194/O
                         net (fo=3, routed)           0.484     2.811    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[7]_INST_0_i_194_n_0
    SLICE_X99Y193        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     2.909 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[3]_INST_0_i_179/O
                         net (fo=4, routed)           0.296     3.205    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[3]_INST_0_i_179_n_0
    SLICE_X98Y190        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.294 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_73/O
                         net (fo=9, routed)           1.466     4.760    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/hps94_out[1]
    SLICE_X57Y162        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.848 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_26/O
                         net (fo=1, routed)           0.025     4.873    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_26_n_0
    SLICE_X57Y162        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     4.942 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_11/O
                         net (fo=1, routed)           1.037     5.979    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_0
    SLICE_X74Y162        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     6.131 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.400     6.531    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata_1_sn_1
    SLICE_X74Y133        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     6.629 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[1]_INST_0/O
                         net (fo=0)                   0.000     6.629    m_axis_tdata[1]
                                                                      f  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay4_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.563ns  (logic 1.085ns (16.532%)  route 5.478ns (83.468%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.028     0.028    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/clk
    SLICE_X99Y193        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay4_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y193        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay4_out1_reg[4]/Q
                         net (fo=44, routed)          0.555     0.664    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_1[4]
    SLICE_X100Y193       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     0.774 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg_bram_0_i_102__21/O
                         net (fo=33, routed)          0.654     1.428    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_243
    SLICE_X99Y197        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.578 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_295/O
                         net (fo=1, routed)           0.561     2.139    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[5]_INST_0_i_138_5
    SLICE_X100Y193       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.289 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[7]_INST_0_i_194/O
                         net (fo=3, routed)           0.484     2.773    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[7]_INST_0_i_194_n_0
    SLICE_X99Y193        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     2.871 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[3]_INST_0_i_179/O
                         net (fo=4, routed)           0.296     3.167    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[3]_INST_0_i_179_n_0
    SLICE_X98Y190        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.256 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_73/O
                         net (fo=9, routed)           1.466     4.722    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/hps94_out[1]
    SLICE_X57Y162        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.810 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_26/O
                         net (fo=1, routed)           0.025     4.835    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_26_n_0
    SLICE_X57Y162        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     4.904 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_11/O
                         net (fo=1, routed)           1.037     5.941    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_0
    SLICE_X74Y162        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     6.093 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/m_axis_tdata[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.400     6.493    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata_1_sn_1
    SLICE_X74Y133        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     6.591 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[1]_INST_0/O
                         net (fo=0)                   0.000     6.591    m_axis_tdata[1]
                                                                      r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.013     0.013    clk
    SLICE_X61Y114        FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.052    m_axis_tlast
                                                                      r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.013     0.013    clk
    SLICE_X61Y114        FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 f  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.052    m_axis_tlast
                                                                      f  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.012     0.012    clk
    SLICE_X59Y111        FDCE                                         r  delayMatch_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  delayMatch_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.052    m_axis_tvalid
                                                                      r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay         19063 Endpoints
Min Delay         19063 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[2]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 0.532ns (10.358%)  route 4.604ns (89.642%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[2] (IN)
                         net (fo=175, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[2]
    SLICE_X105Y213       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.161     0.161 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_34[0][2]_i_1/O
                         net (fo=50, routed)          1.989     2.150    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[7]_2[0]
    SLICE_X43Y243        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     2.274 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Add_out1_i_6__17/O
                         net (fo=49, routed)          2.335     4.609    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[1]_5[0]
    SLICE_X75Y236        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.766 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[36][15]_i_2/O
                         net (fo=2, routed)           0.231     4.997    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]_0
    SLICE_X75Y236        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     5.087 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__44/Selector_out1_60[36][15]_i_1/O
                         net (fo=1, routed)           0.049     5.136    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__44/Selector_out1_60[36][15]_i_1_n_0
    SLICE_X75Y236        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.020     0.020    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X75Y236        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]/C

Slack:                    inf
  Source:                 s_axis_tdata[2]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 0.532ns (10.358%)  route 4.604ns (89.642%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[2] (IN)
                         net (fo=175, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[2]
    SLICE_X105Y213       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.161     0.161 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_34[0][2]_i_1/O
                         net (fo=50, routed)          1.989     2.150    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[7]_2[0]
    SLICE_X43Y243        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     2.274 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Add_out1_i_6__17/O
                         net (fo=49, routed)          2.335     4.609    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[1]_5[0]
    SLICE_X75Y236        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.766 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[36][15]_i_2/O
                         net (fo=2, routed)           0.231     4.997    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]_0
    SLICE_X75Y236        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     5.087 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__44/Selector_out1_60[36][15]_i_1/O
                         net (fo=1, routed)           0.049     5.136    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__44/Selector_out1_60[36][15]_i_1_n_0
    SLICE_X75Y236        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.020     0.020    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X75Y236        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]/C

Slack:                    inf
  Source:                 s_axis_tdata[2]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 0.532ns (10.358%)  route 4.604ns (89.642%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axis_tdata[2] (IN)
                         net (fo=175, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[2]
    SLICE_X105Y213       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.161     0.161 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_34[0][2]_i_1/O
                         net (fo=50, routed)          1.989     2.150    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[7]_2[0]
    SLICE_X43Y243        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     2.274 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Add_out1_i_6__17/O
                         net (fo=49, routed)          2.335     4.609    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[1]_5[0]
    SLICE_X75Y236        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.766 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[36][15]_i_2/O
                         net (fo=2, routed)           0.231     4.997    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]_0
    SLICE_X75Y236        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     5.087 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__44/Selector_out1_60[36][15]_i_1/O
                         net (fo=1, routed)           0.049     5.136    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__44/Selector_out1_60[36][15]_i_1_n_0
    SLICE_X75Y236        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.020     0.020    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X75Y236        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7304, unset)         0.000     0.000    clk_enable
    SLICE_X51Y302        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    clk
    SLICE_X51Y302        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7304, unset)         0.000     0.000    clk_enable
    SLICE_X51Y302        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    clk
    SLICE_X51Y302        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7304, unset)         0.000     0.000    clk_enable
    SLICE_X51Y302        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    clk
    SLICE_X51Y302        FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[9]_i_5/C





