
Proyecto1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002e  00800100  0000116c  00001200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000116c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000063  0080012e  0080012e  0000122e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000122e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000128c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000128  00000000  00000000  000012cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001af2  00000000  00000000  000013f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b87  00000000  00000000  00002ee6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000e9f  00000000  00000000  00003a6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002e8  00000000  00000000  0000490c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000067f  00000000  00000000  00004bf4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000e86  00000000  00000000  00005273  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e8  00000000  00000000  000060f9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 22 05 	jmp	0xa44	; 0xa44 <__vector_18>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ec e6       	ldi	r30, 0x6C	; 108
      7c:	f1 e1       	ldi	r31, 0x11	; 17
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	ae 32       	cpi	r26, 0x2E	; 46
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	ae e2       	ldi	r26, 0x2E	; 46
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a1 39       	cpi	r26, 0x91	; 145
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <main>
      9e:	0c 94 b4 08 	jmp	0x1168	; 0x1168 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <I2C_master_init>:

/*#ifndef F_CPU
#define F_CPU 16000000UL
#endif*/
#define F_CPU 16000000UL
void I2C_master_init(unsigned long sclock, uint8_t prescaler) {
      a6:	0f 93       	push	r16
      a8:	1f 93       	push	r17
      aa:	cf 93       	push	r28
      ac:	8b 01       	movw	r16, r22
      ae:	9c 01       	movw	r18, r24
      b0:	c4 2f       	mov	r28, r20
	//Configurar pines como entrada
	DDRC &= ~((1<<DDC4) | (1<<DDC5));
      b2:	87 b1       	in	r24, 0x07	; 7
      b4:	8f 7c       	andi	r24, 0xCF	; 207
      b6:	87 b9       	out	0x07, r24	; 7
	PORTC |= (1<<PORTC4) | (1<<PORTC5);
      b8:	88 b1       	in	r24, 0x08	; 8
      ba:	80 63       	ori	r24, 0x30	; 48
      bc:	88 b9       	out	0x08, r24	; 8
	
	//Configurar prescaler
	TWSR = 0;
      be:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
	if (prescaler == 4) TWSR |= (1<<TWPS0);
      c2:	44 30       	cpi	r20, 0x04	; 4
      c4:	31 f4       	brne	.+12     	; 0xd2 <I2C_master_init+0x2c>
      c6:	e9 eb       	ldi	r30, 0xB9	; 185
      c8:	f0 e0       	ldi	r31, 0x00	; 0
      ca:	80 81       	ld	r24, Z
      cc:	81 60       	ori	r24, 0x01	; 1
      ce:	80 83       	st	Z, r24
      d0:	0f c0       	rjmp	.+30     	; 0xf0 <I2C_master_init+0x4a>
	else if (prescaler == 16) TWSR |= (1<<TWPS1);
      d2:	40 31       	cpi	r20, 0x10	; 16
      d4:	31 f4       	brne	.+12     	; 0xe2 <I2C_master_init+0x3c>
      d6:	e9 eb       	ldi	r30, 0xB9	; 185
      d8:	f0 e0       	ldi	r31, 0x00	; 0
      da:	80 81       	ld	r24, Z
      dc:	82 60       	ori	r24, 0x02	; 2
      de:	80 83       	st	Z, r24
      e0:	07 c0       	rjmp	.+14     	; 0xf0 <I2C_master_init+0x4a>
	else if (prescaler == 64) TWSR |= (1<<TWPS1) | (1<<TWPS0);
      e2:	40 34       	cpi	r20, 0x40	; 64
      e4:	29 f4       	brne	.+10     	; 0xf0 <I2C_master_init+0x4a>
      e6:	e9 eb       	ldi	r30, 0xB9	; 185
      e8:	f0 e0       	ldi	r31, 0x00	; 0
      ea:	80 81       	ld	r24, Z
      ec:	83 60       	ori	r24, 0x03	; 3
      ee:	80 83       	st	Z, r24
	
	//Configurar velocidad
	TWBR = ((F_CPU / sclock) - 16) / (2 * prescaler);
      f0:	60 e0       	ldi	r22, 0x00	; 0
      f2:	74 e2       	ldi	r23, 0x24	; 36
      f4:	84 ef       	ldi	r24, 0xF4	; 244
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	a9 01       	movw	r20, r18
      fa:	98 01       	movw	r18, r16
      fc:	0e 94 99 05 	call	0xb32	; 0xb32 <__udivmodsi4>
     100:	ca 01       	movw	r24, r20
     102:	b9 01       	movw	r22, r18
     104:	60 51       	subi	r22, 0x10	; 16
     106:	71 09       	sbc	r23, r1
     108:	81 09       	sbc	r24, r1
     10a:	91 09       	sbc	r25, r1
     10c:	4c 2f       	mov	r20, r28
     10e:	50 e0       	ldi	r21, 0x00	; 0
     110:	9a 01       	movw	r18, r20
     112:	22 0f       	add	r18, r18
     114:	33 1f       	adc	r19, r19
     116:	03 2e       	mov	r0, r19
     118:	00 0c       	add	r0, r0
     11a:	44 0b       	sbc	r20, r20
     11c:	55 0b       	sbc	r21, r21
     11e:	0e 94 99 05 	call	0xb32	; 0xb32 <__udivmodsi4>
     122:	20 93 b8 00 	sts	0x00B8, r18	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
	TWCR = (1<<TWEN);
     126:	84 e0       	ldi	r24, 0x04	; 4
     128:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
}
     12c:	cf 91       	pop	r28
     12e:	1f 91       	pop	r17
     130:	0f 91       	pop	r16
     132:	08 95       	ret

00000134 <I2C_master_start>:

uint8_t I2C_master_start(void) {
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     134:	84 ea       	ldi	r24, 0xA4	; 164
     136:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while (!(TWCR & (1<<TWINT)));
     13a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     13e:	88 23       	and	r24, r24
     140:	e4 f7       	brge	.-8      	; 0x13a <I2C_master_start+0x6>
	return (TWSR & 0xF8) == 0x08;
     142:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     146:	98 7f       	andi	r25, 0xF8	; 248
     148:	81 e0       	ldi	r24, 0x01	; 1
     14a:	98 30       	cpi	r25, 0x08	; 8
     14c:	09 f0       	breq	.+2      	; 0x150 <I2C_master_start+0x1c>
     14e:	80 e0       	ldi	r24, 0x00	; 0
}
     150:	08 95       	ret

00000152 <I2C_master_repeatedstart>:

uint8_t I2C_master_repeatedstart(void) {
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     152:	84 ea       	ldi	r24, 0xA4	; 164
     154:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while (!(TWCR & (1<<TWINT)));
     158:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     15c:	88 23       	and	r24, r24
     15e:	e4 f7       	brge	.-8      	; 0x158 <I2C_master_repeatedstart+0x6>
	return (TWSR & 0xF8) == 0x10;
     160:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     164:	98 7f       	andi	r25, 0xF8	; 248
     166:	81 e0       	ldi	r24, 0x01	; 1
     168:	90 31       	cpi	r25, 0x10	; 16
     16a:	09 f0       	breq	.+2      	; 0x16e <I2C_master_repeatedstart+0x1c>
     16c:	80 e0       	ldi	r24, 0x00	; 0
}
     16e:	08 95       	ret

00000170 <I2C_master_stop>:

void I2C_master_stop(void) {
	TWCR = (1<<TWINT) | (1<<TWSTO) | (1<<TWEN);
     170:	84 e9       	ldi	r24, 0x94	; 148
     172:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while (TWCR & (1<<TWSTO));
     176:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     17a:	84 fd       	sbrc	r24, 4
     17c:	fc cf       	rjmp	.-8      	; 0x176 <I2C_master_stop+0x6>
}
     17e:	08 95       	ret

00000180 <I2C_master_write>:

uint8_t I2C_master_write(uint8_t data) {
	TWDR = data;
     180:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
     184:	84 e8       	ldi	r24, 0x84	; 132
     186:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while (!(TWCR & (1<<TWINT)));
     18a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     18e:	88 23       	and	r24, r24
     190:	e4 f7       	brge	.-8      	; 0x18a <I2C_master_write+0xa>
	return (TWSR & 0xF8) == 0x18 || (TWSR & 0xF8) == 0x28 || (TWSR & 0xF8) == 0x40;
     192:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     196:	88 7f       	andi	r24, 0xF8	; 248
     198:	88 31       	cpi	r24, 0x18	; 24
     19a:	61 f0       	breq	.+24     	; 0x1b4 <I2C_master_write+0x34>
     19c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     1a0:	88 7f       	andi	r24, 0xF8	; 248
     1a2:	88 32       	cpi	r24, 0x28	; 40
     1a4:	49 f0       	breq	.+18     	; 0x1b8 <I2C_master_write+0x38>
     1a6:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     1aa:	88 7f       	andi	r24, 0xF8	; 248
     1ac:	80 34       	cpi	r24, 0x40	; 64
     1ae:	31 f4       	brne	.+12     	; 0x1bc <I2C_master_write+0x3c>
     1b0:	81 e0       	ldi	r24, 0x01	; 1
     1b2:	08 95       	ret
     1b4:	81 e0       	ldi	r24, 0x01	; 1
     1b6:	08 95       	ret
     1b8:	81 e0       	ldi	r24, 0x01	; 1
     1ba:	08 95       	ret
     1bc:	80 e0       	ldi	r24, 0x00	; 0
}
     1be:	08 95       	ret

000001c0 <I2C_master_read>:

uint8_t I2C_master_read(uint8_t *buffer, uint8_t ack) {
     1c0:	fc 01       	movw	r30, r24
	if (ack) {
     1c2:	66 23       	and	r22, r22
     1c4:	21 f0       	breq	.+8      	; 0x1ce <I2C_master_read+0xe>
		TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     1c6:	84 ec       	ldi	r24, 0xC4	; 196
     1c8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     1cc:	03 c0       	rjmp	.+6      	; 0x1d4 <I2C_master_read+0x14>
		} else {
		TWCR = (1<<TWINT) | (1<<TWEN);
     1ce:	84 e8       	ldi	r24, 0x84	; 132
     1d0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	}
	
	while (!(TWCR & (1<<TWINT)));
     1d4:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     1d8:	99 23       	and	r25, r25
     1da:	e4 f7       	brge	.-8      	; 0x1d4 <I2C_master_read+0x14>
	*buffer = TWDR;
     1dc:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
     1e0:	80 83       	st	Z, r24
	return 1;
}
     1e2:	81 e0       	ldi	r24, 0x01	; 1
     1e4:	08 95       	ret

000001e6 <LCD_WRITE_BUS>:
//S1 and S2:
void u8_to_dec(uint8_t v, char *buf){
	buf[0] = '0' + (v / 100);
	buf[1] = '0' + (v / 10) % 10;
	buf[2] = '0' + (v % 10);
	buf[3] = '\0';
     1e6:	9b b1       	in	r25, 0x0b	; 11
     1e8:	93 70       	andi	r25, 0x03	; 3
     1ea:	9b b9       	out	0x0b, r25	; 11
     1ec:	95 b1       	in	r25, 0x05	; 5
     1ee:	9c 7f       	andi	r25, 0xFC	; 252
     1f0:	95 b9       	out	0x05, r25	; 5
     1f2:	9b b1       	in	r25, 0x0b	; 11
     1f4:	28 2f       	mov	r18, r24
     1f6:	30 e0       	ldi	r19, 0x00	; 0
     1f8:	22 0f       	add	r18, r18
     1fa:	33 1f       	adc	r19, r19
     1fc:	22 0f       	add	r18, r18
     1fe:	33 1f       	adc	r19, r19
     200:	29 2b       	or	r18, r25
     202:	2b b9       	out	0x0b, r18	; 11
     204:	95 b1       	in	r25, 0x05	; 5
     206:	82 95       	swap	r24
     208:	86 95       	lsr	r24
     20a:	86 95       	lsr	r24
     20c:	83 70       	andi	r24, 0x03	; 3
     20e:	89 2b       	or	r24, r25
     210:	85 b9       	out	0x05, r24	; 5
     212:	08 95       	ret

00000214 <LCD_PULSE>:
     214:	85 b1       	in	r24, 0x05	; 5
     216:	80 61       	ori	r24, 0x10	; 16
     218:	85 b9       	out	0x05, r24	; 5
     21a:	85 e0       	ldi	r24, 0x05	; 5
     21c:	8a 95       	dec	r24
     21e:	f1 f7       	brne	.-4      	; 0x21c <LCD_PULSE+0x8>
     220:	00 00       	nop
     222:	85 b1       	in	r24, 0x05	; 5
     224:	8f 7e       	andi	r24, 0xEF	; 239
     226:	85 b9       	out	0x05, r24	; 5
     228:	08 95       	ret

0000022a <LCD_START_UP>:
     22a:	2f ef       	ldi	r18, 0xFF	; 255
     22c:	83 ef       	ldi	r24, 0xF3	; 243
     22e:	91 e0       	ldi	r25, 0x01	; 1
     230:	21 50       	subi	r18, 0x01	; 1
     232:	80 40       	sbci	r24, 0x00	; 0
     234:	90 40       	sbci	r25, 0x00	; 0
     236:	e1 f7       	brne	.-8      	; 0x230 <LCD_START_UP+0x6>
     238:	00 c0       	rjmp	.+0      	; 0x23a <LCD_START_UP+0x10>
     23a:	00 00       	nop
     23c:	80 e3       	ldi	r24, 0x30	; 48
     23e:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     242:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     246:	8f e3       	ldi	r24, 0x3F	; 63
     248:	9c e9       	ldi	r25, 0x9C	; 156
     24a:	01 97       	sbiw	r24, 0x01	; 1
     24c:	f1 f7       	brne	.-4      	; 0x24a <LCD_START_UP+0x20>
     24e:	00 c0       	rjmp	.+0      	; 0x250 <LCD_START_UP+0x26>
     250:	00 00       	nop
     252:	80 e3       	ldi	r24, 0x30	; 48
     254:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     258:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     25c:	8f e1       	ldi	r24, 0x1F	; 31
     25e:	93 e0       	ldi	r25, 0x03	; 3
     260:	01 97       	sbiw	r24, 0x01	; 1
     262:	f1 f7       	brne	.-4      	; 0x260 <LCD_START_UP+0x36>
     264:	00 c0       	rjmp	.+0      	; 0x266 <LCD_START_UP+0x3c>
     266:	00 00       	nop
     268:	80 e3       	ldi	r24, 0x30	; 48
     26a:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     26e:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     272:	8f e1       	ldi	r24, 0x1F	; 31
     274:	93 e0       	ldi	r25, 0x03	; 3
     276:	01 97       	sbiw	r24, 0x01	; 1
     278:	f1 f7       	brne	.-4      	; 0x276 <LCD_START_UP+0x4c>
     27a:	00 c0       	rjmp	.+0      	; 0x27c <LCD_START_UP+0x52>
     27c:	00 00       	nop
     27e:	88 e3       	ldi	r24, 0x38	; 56
     280:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     284:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     288:	8f e8       	ldi	r24, 0x8F	; 143
     28a:	91 e0       	ldi	r25, 0x01	; 1
     28c:	01 97       	sbiw	r24, 0x01	; 1
     28e:	f1 f7       	brne	.-4      	; 0x28c <LCD_START_UP+0x62>
     290:	00 c0       	rjmp	.+0      	; 0x292 <LCD_START_UP+0x68>
     292:	00 00       	nop
     294:	88 e0       	ldi	r24, 0x08	; 8
     296:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     29a:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     29e:	8f e8       	ldi	r24, 0x8F	; 143
     2a0:	91 e0       	ldi	r25, 0x01	; 1
     2a2:	01 97       	sbiw	r24, 0x01	; 1
     2a4:	f1 f7       	brne	.-4      	; 0x2a2 <LCD_START_UP+0x78>
     2a6:	00 c0       	rjmp	.+0      	; 0x2a8 <LCD_START_UP+0x7e>
     2a8:	00 00       	nop
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     2b0:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     2b4:	8f e3       	ldi	r24, 0x3F	; 63
     2b6:	9c e9       	ldi	r25, 0x9C	; 156
     2b8:	01 97       	sbiw	r24, 0x01	; 1
     2ba:	f1 f7       	brne	.-4      	; 0x2b8 <LCD_START_UP+0x8e>
     2bc:	00 c0       	rjmp	.+0      	; 0x2be <LCD_START_UP+0x94>
     2be:	00 00       	nop
     2c0:	86 e0       	ldi	r24, 0x06	; 6
     2c2:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     2c6:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     2ca:	8f e8       	ldi	r24, 0x8F	; 143
     2cc:	91 e0       	ldi	r25, 0x01	; 1
     2ce:	01 97       	sbiw	r24, 0x01	; 1
     2d0:	f1 f7       	brne	.-4      	; 0x2ce <LCD_START_UP+0xa4>
     2d2:	00 c0       	rjmp	.+0      	; 0x2d4 <LCD_START_UP+0xaa>
     2d4:	00 00       	nop
     2d6:	8c e0       	ldi	r24, 0x0C	; 12
     2d8:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     2dc:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     2e0:	8f e8       	ldi	r24, 0x8F	; 143
     2e2:	91 e0       	ldi	r25, 0x01	; 1
     2e4:	01 97       	sbiw	r24, 0x01	; 1
     2e6:	f1 f7       	brne	.-4      	; 0x2e4 <LCD_START_UP+0xba>
     2e8:	00 c0       	rjmp	.+0      	; 0x2ea <LCD_START_UP+0xc0>
     2ea:	00 00       	nop
     2ec:	08 95       	ret

000002ee <LCD_OUT>:
     2ee:	95 b1       	in	r25, 0x05	; 5
     2f0:	94 60       	ori	r25, 0x04	; 4
     2f2:	95 b9       	out	0x05, r25	; 5
     2f4:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     2f8:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     2fc:	08 95       	ret

000002fe <LCD_OUT_FULL>:
     2fe:	cf 93       	push	r28
     300:	df 93       	push	r29
     302:	ec 01       	movw	r28, r24
     304:	03 c0       	rjmp	.+6      	; 0x30c <LCD_OUT_FULL+0xe>
     306:	0e 94 77 01 	call	0x2ee	; 0x2ee <LCD_OUT>
     30a:	21 96       	adiw	r28, 0x01	; 1
     30c:	88 81       	ld	r24, Y
     30e:	81 11       	cpse	r24, r1
     310:	fa cf       	rjmp	.-12     	; 0x306 <LCD_OUT_FULL+0x8>
     312:	df 91       	pop	r29
     314:	cf 91       	pop	r28
     316:	08 95       	ret

00000318 <LOC>:
     318:	95 b1       	in	r25, 0x05	; 5
     31a:	9b 7f       	andi	r25, 0xFB	; 251
     31c:	95 b9       	out	0x05, r25	; 5
     31e:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <LCD_WRITE_BUS>
     322:	0e 94 0a 01 	call	0x214	; 0x214 <LCD_PULSE>
     326:	85 ed       	ldi	r24, 0xD5	; 213
     328:	8a 95       	dec	r24
     32a:	f1 f7       	brne	.-4      	; 0x328 <LOC+0x10>
     32c:	00 00       	nop
     32e:	08 95       	ret

00000330 <format_voltage>:
}
void format_voltage(uint8_t adc, char *buf){
     330:	8f 92       	push	r8
     332:	9f 92       	push	r9
     334:	af 92       	push	r10
     336:	bf 92       	push	r11
     338:	cf 92       	push	r12
     33a:	df 92       	push	r13
     33c:	ef 92       	push	r14
     33e:	ff 92       	push	r15
     340:	1f 93       	push	r17
     342:	cf 93       	push	r28
     344:	df 93       	push	r29
     346:	eb 01       	movw	r28, r22
	uint32_t mv = (uint32_t)adc * 5000;  // use 32-bit to avoid overflow
     348:	28 2f       	mov	r18, r24
     34a:	30 e0       	ldi	r19, 0x00	; 0
     34c:	a8 e8       	ldi	r26, 0x88	; 136
     34e:	b3 e1       	ldi	r27, 0x13	; 19
     350:	0e 94 bb 05 	call	0xb76	; 0xb76 <__umulhisi3>
     354:	6b 01       	movw	r12, r22
     356:	7c 01       	movw	r14, r24
	mv /= 255;
     358:	2f ef       	ldi	r18, 0xFF	; 255
     35a:	30 e0       	ldi	r19, 0x00	; 0
     35c:	40 e0       	ldi	r20, 0x00	; 0
     35e:	50 e0       	ldi	r21, 0x00	; 0
     360:	0e 94 99 05 	call	0xb32	; 0xb32 <__udivmodsi4>
     364:	49 01       	movw	r8, r18
     366:	5a 01       	movw	r10, r20

	uint16_t v = mv / 1000;        // integer volts
     368:	c7 01       	movw	r24, r14
     36a:	b6 01       	movw	r22, r12
     36c:	28 e1       	ldi	r18, 0x18	; 24
     36e:	34 ee       	ldi	r19, 0xE4	; 228
     370:	43 e0       	ldi	r20, 0x03	; 3
     372:	50 e0       	ldi	r21, 0x00	; 0
     374:	0e 94 99 05 	call	0xb32	; 0xb32 <__udivmodsi4>
     378:	12 2f       	mov	r17, r18
	uint16_t d = (mv % 1000) / 10; // centivolts (0–99)
     37a:	c5 01       	movw	r24, r10
     37c:	b4 01       	movw	r22, r8
     37e:	28 ee       	ldi	r18, 0xE8	; 232
     380:	33 e0       	ldi	r19, 0x03	; 3
     382:	40 e0       	ldi	r20, 0x00	; 0
     384:	50 e0       	ldi	r21, 0x00	; 0
     386:	0e 94 99 05 	call	0xb32	; 0xb32 <__udivmodsi4>
     38a:	2a e0       	ldi	r18, 0x0A	; 10
     38c:	30 e0       	ldi	r19, 0x00	; 0
     38e:	40 e0       	ldi	r20, 0x00	; 0
     390:	50 e0       	ldi	r21, 0x00	; 0
     392:	0e 94 99 05 	call	0xb32	; 0xb32 <__udivmodsi4>
     396:	69 01       	movw	r12, r18
     398:	7a 01       	movw	r14, r20

	buf[0] = '0' + v;
     39a:	10 5d       	subi	r17, 0xD0	; 208
     39c:	18 83       	st	Y, r17
	buf[1] = '.';
     39e:	8e e2       	ldi	r24, 0x2E	; 46
     3a0:	89 83       	std	Y+1, r24	; 0x01
	buf[2] = '0' + (d / 10);
     3a2:	ad ec       	ldi	r26, 0xCD	; 205
     3a4:	bc ec       	ldi	r27, 0xCC	; 204
     3a6:	0e 94 bb 05 	call	0xb76	; 0xb76 <__umulhisi3>
     3aa:	ac 01       	movw	r20, r24
     3ac:	56 95       	lsr	r21
     3ae:	47 95       	ror	r20
     3b0:	56 95       	lsr	r21
     3b2:	47 95       	ror	r20
     3b4:	56 95       	lsr	r21
     3b6:	47 95       	ror	r20
     3b8:	80 e3       	ldi	r24, 0x30	; 48
     3ba:	84 0f       	add	r24, r20
     3bc:	8a 83       	std	Y+2, r24	; 0x02
	buf[3] = '0' + (d % 10);
     3be:	ca 01       	movw	r24, r20
     3c0:	88 0f       	add	r24, r24
     3c2:	99 1f       	adc	r25, r25
     3c4:	44 0f       	add	r20, r20
     3c6:	55 1f       	adc	r21, r21
     3c8:	44 0f       	add	r20, r20
     3ca:	55 1f       	adc	r21, r21
     3cc:	44 0f       	add	r20, r20
     3ce:	55 1f       	adc	r21, r21
     3d0:	48 0f       	add	r20, r24
     3d2:	59 1f       	adc	r21, r25
     3d4:	c6 01       	movw	r24, r12
     3d6:	84 1b       	sub	r24, r20
     3d8:	95 0b       	sbc	r25, r21
     3da:	80 5d       	subi	r24, 0xD0	; 208
     3dc:	8b 83       	std	Y+3, r24	; 0x03
	buf[4] = 'V';
     3de:	86 e5       	ldi	r24, 0x56	; 86
     3e0:	8c 83       	std	Y+4, r24	; 0x04
	buf[5] = '\0';
     3e2:	1d 82       	std	Y+5, r1	; 0x05
}
     3e4:	df 91       	pop	r29
     3e6:	cf 91       	pop	r28
     3e8:	1f 91       	pop	r17
     3ea:	ff 90       	pop	r15
     3ec:	ef 90       	pop	r14
     3ee:	df 90       	pop	r13
     3f0:	cf 90       	pop	r12
     3f2:	bf 90       	pop	r11
     3f4:	af 90       	pop	r10
     3f6:	9f 90       	pop	r9
     3f8:	8f 90       	pop	r8
     3fa:	08 95       	ret

000003fc <format_adc1024>:
void format_adc1024(uint8_t adc, char *buf)
{
     3fc:	cf 92       	push	r12
     3fe:	df 92       	push	r13
     400:	ef 92       	push	r14
     402:	ff 92       	push	r15
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	eb 01       	movw	r28, r22
	uint16_t val = ((uint32_t)adc * 1024) / 255;
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	a0 e0       	ldi	r26, 0x00	; 0
     40e:	b0 e0       	ldi	r27, 0x00	; 0
     410:	bc 01       	movw	r22, r24
     412:	cd 01       	movw	r24, r26
     414:	05 2e       	mov	r0, r21
     416:	5a e0       	ldi	r21, 0x0A	; 10
     418:	66 0f       	add	r22, r22
     41a:	77 1f       	adc	r23, r23
     41c:	88 1f       	adc	r24, r24
     41e:	99 1f       	adc	r25, r25
     420:	5a 95       	dec	r21
     422:	d1 f7       	brne	.-12     	; 0x418 <__EEPROM_REGION_LENGTH__+0x18>
     424:	50 2d       	mov	r21, r0
     426:	2f ef       	ldi	r18, 0xFF	; 255
     428:	30 e0       	ldi	r19, 0x00	; 0
     42a:	40 e0       	ldi	r20, 0x00	; 0
     42c:	50 e0       	ldi	r21, 0x00	; 0
     42e:	0e 94 99 05 	call	0xb32	; 0xb32 <__udivmodsi4>
     432:	69 01       	movw	r12, r18
     434:	7a 01       	movw	r14, r20
     436:	a9 01       	movw	r20, r18

	// format as 4-digit right-aligned number
	buf[0] = (val / 1000) ? ('0' + val / 1000) : ' ';
     438:	48 3e       	cpi	r20, 0xE8	; 232
     43a:	23 e0       	ldi	r18, 0x03	; 3
     43c:	52 07       	cpc	r21, r18
     43e:	98 f0       	brcs	.+38     	; 0x466 <__EEPROM_REGION_LENGTH__+0x66>
     440:	96 01       	movw	r18, r12
     442:	36 95       	lsr	r19
     444:	27 95       	ror	r18
     446:	36 95       	lsr	r19
     448:	27 95       	ror	r18
     44a:	36 95       	lsr	r19
     44c:	27 95       	ror	r18
     44e:	a5 ec       	ldi	r26, 0xC5	; 197
     450:	b0 e2       	ldi	r27, 0x20	; 32
     452:	0e 94 bb 05 	call	0xb76	; 0xb76 <__umulhisi3>
     456:	92 95       	swap	r25
     458:	82 95       	swap	r24
     45a:	8f 70       	andi	r24, 0x0F	; 15
     45c:	89 27       	eor	r24, r25
     45e:	9f 70       	andi	r25, 0x0F	; 15
     460:	89 27       	eor	r24, r25
     462:	80 5d       	subi	r24, 0xD0	; 208
     464:	01 c0       	rjmp	.+2      	; 0x468 <__EEPROM_REGION_LENGTH__+0x68>
     466:	80 e2       	ldi	r24, 0x20	; 32
     468:	88 83       	st	Y, r24
	buf[1] = (val / 100)  ? ('0' + (val / 100) % 10) : ' ';
     46a:	44 36       	cpi	r20, 0x64	; 100
     46c:	51 05       	cpc	r21, r1
     46e:	40 f1       	brcs	.+80     	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
     470:	96 01       	movw	r18, r12
     472:	36 95       	lsr	r19
     474:	27 95       	ror	r18
     476:	36 95       	lsr	r19
     478:	27 95       	ror	r18
     47a:	ab e7       	ldi	r26, 0x7B	; 123
     47c:	b4 e1       	ldi	r27, 0x14	; 20
     47e:	0e 94 bb 05 	call	0xb76	; 0xb76 <__umulhisi3>
     482:	fc 01       	movw	r30, r24
     484:	f6 95       	lsr	r31
     486:	e7 95       	ror	r30
     488:	9f 01       	movw	r18, r30
     48a:	ad ec       	ldi	r26, 0xCD	; 205
     48c:	bc ec       	ldi	r27, 0xCC	; 204
     48e:	0e 94 bb 05 	call	0xb76	; 0xb76 <__umulhisi3>
     492:	96 95       	lsr	r25
     494:	87 95       	ror	r24
     496:	96 95       	lsr	r25
     498:	87 95       	ror	r24
     49a:	96 95       	lsr	r25
     49c:	87 95       	ror	r24
     49e:	9c 01       	movw	r18, r24
     4a0:	22 0f       	add	r18, r18
     4a2:	33 1f       	adc	r19, r19
     4a4:	88 0f       	add	r24, r24
     4a6:	99 1f       	adc	r25, r25
     4a8:	88 0f       	add	r24, r24
     4aa:	99 1f       	adc	r25, r25
     4ac:	88 0f       	add	r24, r24
     4ae:	99 1f       	adc	r25, r25
     4b0:	82 0f       	add	r24, r18
     4b2:	93 1f       	adc	r25, r19
     4b4:	9f 01       	movw	r18, r30
     4b6:	28 1b       	sub	r18, r24
     4b8:	39 0b       	sbc	r19, r25
     4ba:	c9 01       	movw	r24, r18
     4bc:	80 5d       	subi	r24, 0xD0	; 208
     4be:	01 c0       	rjmp	.+2      	; 0x4c2 <__EEPROM_REGION_LENGTH__+0xc2>
     4c0:	80 e2       	ldi	r24, 0x20	; 32
     4c2:	89 83       	std	Y+1, r24	; 0x01
	buf[2] = (val / 10)   ? ('0' + (val / 10) % 10) : ' ';
     4c4:	4a 30       	cpi	r20, 0x0A	; 10
     4c6:	51 05       	cpc	r21, r1
     4c8:	30 f1       	brcs	.+76     	; 0x516 <__EEPROM_REGION_LENGTH__+0x116>
     4ca:	96 01       	movw	r18, r12
     4cc:	ad ec       	ldi	r26, 0xCD	; 205
     4ce:	bc ec       	ldi	r27, 0xCC	; 204
     4d0:	0e 94 bb 05 	call	0xb76	; 0xb76 <__umulhisi3>
     4d4:	ac 01       	movw	r20, r24
     4d6:	56 95       	lsr	r21
     4d8:	47 95       	ror	r20
     4da:	56 95       	lsr	r21
     4dc:	47 95       	ror	r20
     4de:	56 95       	lsr	r21
     4e0:	47 95       	ror	r20
     4e2:	9a 01       	movw	r18, r20
     4e4:	0e 94 bb 05 	call	0xb76	; 0xb76 <__umulhisi3>
     4e8:	96 95       	lsr	r25
     4ea:	87 95       	ror	r24
     4ec:	96 95       	lsr	r25
     4ee:	87 95       	ror	r24
     4f0:	96 95       	lsr	r25
     4f2:	87 95       	ror	r24
     4f4:	9c 01       	movw	r18, r24
     4f6:	22 0f       	add	r18, r18
     4f8:	33 1f       	adc	r19, r19
     4fa:	88 0f       	add	r24, r24
     4fc:	99 1f       	adc	r25, r25
     4fe:	88 0f       	add	r24, r24
     500:	99 1f       	adc	r25, r25
     502:	88 0f       	add	r24, r24
     504:	99 1f       	adc	r25, r25
     506:	82 0f       	add	r24, r18
     508:	93 1f       	adc	r25, r19
     50a:	9a 01       	movw	r18, r20
     50c:	28 1b       	sub	r18, r24
     50e:	39 0b       	sbc	r19, r25
     510:	c9 01       	movw	r24, r18
     512:	80 5d       	subi	r24, 0xD0	; 208
     514:	01 c0       	rjmp	.+2      	; 0x518 <__EEPROM_REGION_LENGTH__+0x118>
     516:	80 e2       	ldi	r24, 0x20	; 32
     518:	8a 83       	std	Y+2, r24	; 0x02
	buf[3] = '0' + (val % 10);
     51a:	96 01       	movw	r18, r12
     51c:	ad ec       	ldi	r26, 0xCD	; 205
     51e:	bc ec       	ldi	r27, 0xCC	; 204
     520:	0e 94 bb 05 	call	0xb76	; 0xb76 <__umulhisi3>
     524:	96 95       	lsr	r25
     526:	87 95       	ror	r24
     528:	96 95       	lsr	r25
     52a:	87 95       	ror	r24
     52c:	96 95       	lsr	r25
     52e:	87 95       	ror	r24
     530:	9c 01       	movw	r18, r24
     532:	22 0f       	add	r18, r18
     534:	33 1f       	adc	r19, r19
     536:	88 0f       	add	r24, r24
     538:	99 1f       	adc	r25, r25
     53a:	88 0f       	add	r24, r24
     53c:	99 1f       	adc	r25, r25
     53e:	88 0f       	add	r24, r24
     540:	99 1f       	adc	r25, r25
     542:	82 0f       	add	r24, r18
     544:	93 1f       	adc	r25, r19
     546:	96 01       	movw	r18, r12
     548:	28 1b       	sub	r18, r24
     54a:	39 0b       	sbc	r19, r25
     54c:	c9 01       	movw	r24, r18
     54e:	80 5d       	subi	r24, 0xD0	; 208
     550:	8b 83       	std	Y+3, r24	; 0x03
	buf[4] = '\0';
     552:	1c 82       	std	Y+4, r1	; 0x04
}
     554:	df 91       	pop	r29
     556:	cf 91       	pop	r28
     558:	ff 90       	pop	r15
     55a:	ef 90       	pop	r14
     55c:	df 90       	pop	r13
     55e:	cf 90       	pop	r12
     560:	08 95       	ret

00000562 <parse_int>:
//Turno de envío a ESP32
uint8_t turn = 0;            // 0 = LUX, 1 = POTENCIA

//Convierte de string a int
int parse_int(const char *s)
{
     562:	fc 01       	movw	r30, r24
    int v = 0;
    uint8_t neg = 0;

    if (*s == '-') { neg = 1; s++; }
     564:	80 81       	ld	r24, Z
     566:	8d 32       	cpi	r24, 0x2D	; 45
     568:	19 f4       	brne	.+6      	; 0x570 <parse_int+0xe>
     56a:	31 96       	adiw	r30, 0x01	; 1
     56c:	51 e0       	ldi	r21, 0x01	; 1
     56e:	01 c0       	rjmp	.+2      	; 0x572 <parse_int+0x10>

//Convierte de string a int
int parse_int(const char *s)
{
    int v = 0;
    uint8_t neg = 0;
     570:	50 e0       	ldi	r21, 0x00	; 0
     572:	80 e0       	ldi	r24, 0x00	; 0
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	11 c0       	rjmp	.+34     	; 0x59a <parse_int+0x38>

    if (*s == '-') { neg = 1; s++; }

    while (*s >= '0' && *s <= '9')
    {
        v = v * 10 + (*s - '0');
     578:	9c 01       	movw	r18, r24
     57a:	22 0f       	add	r18, r18
     57c:	33 1f       	adc	r19, r19
     57e:	88 0f       	add	r24, r24
     580:	99 1f       	adc	r25, r25
     582:	88 0f       	add	r24, r24
     584:	99 1f       	adc	r25, r25
     586:	88 0f       	add	r24, r24
     588:	99 1f       	adc	r25, r25
     58a:	28 0f       	add	r18, r24
     58c:	39 1f       	adc	r19, r25
     58e:	84 2f       	mov	r24, r20
     590:	90 e0       	ldi	r25, 0x00	; 0
     592:	c0 97       	sbiw	r24, 0x30	; 48
     594:	82 0f       	add	r24, r18
     596:	93 1f       	adc	r25, r19
        s++;
     598:	31 96       	adiw	r30, 0x01	; 1
    int v = 0;
    uint8_t neg = 0;

    if (*s == '-') { neg = 1; s++; }

    while (*s >= '0' && *s <= '9')
     59a:	40 81       	ld	r20, Z
     59c:	20 ed       	ldi	r18, 0xD0	; 208
     59e:	24 0f       	add	r18, r20
     5a0:	2a 30       	cpi	r18, 0x0A	; 10
     5a2:	50 f3       	brcs	.-44     	; 0x578 <parse_int+0x16>
    {
        v = v * 10 + (*s - '0');
        s++;
    }

    if (neg) v = -v;
     5a4:	55 23       	and	r21, r21
     5a6:	19 f0       	breq	.+6      	; 0x5ae <parse_int+0x4c>
     5a8:	91 95       	neg	r25
     5aa:	81 95       	neg	r24
     5ac:	91 09       	sbc	r25, r1
    return v;
}
     5ae:	08 95       	ret

000005b0 <main>:

int main(void)
{
     5b0:	cf 93       	push	r28
     5b2:	df 93       	push	r29
     5b4:	cd b7       	in	r28, 0x3d	; 61
     5b6:	de b7       	in	r29, 0x3e	; 62
     5b8:	69 97       	sbiw	r28, 0x19	; 25
     5ba:	0f b6       	in	r0, 0x3f	; 63
     5bc:	f8 94       	cli
     5be:	de bf       	out	0x3e, r29	; 62
     5c0:	0f be       	out	0x3f, r0	; 63
     5c2:	cd bf       	out	0x3d, r28	; 61
    I2C_master_init(100000, 1);
     5c4:	41 e0       	ldi	r20, 0x01	; 1
     5c6:	60 ea       	ldi	r22, 0xA0	; 160
     5c8:	76 e8       	ldi	r23, 0x86	; 134
     5ca:	81 e0       	ldi	r24, 0x01	; 1
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	0e 94 53 00 	call	0xa6	; 0xa6 <I2C_master_init>
    UART_Init();
     5d2:	0e 94 02 05 	call	0xa04	; 0xa04 <UART_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5d6:	2f ef       	ldi	r18, 0xFF	; 255
     5d8:	83 ec       	ldi	r24, 0xC3	; 195
     5da:	99 e0       	ldi	r25, 0x09	; 9
     5dc:	21 50       	subi	r18, 0x01	; 1
     5de:	80 40       	sbci	r24, 0x00	; 0
     5e0:	90 40       	sbci	r25, 0x00	; 0
     5e2:	e1 f7       	brne	.-8      	; 0x5dc <main+0x2c>
     5e4:	00 c0       	rjmp	.+0      	; 0x5e6 <main+0x36>
     5e6:	00 00       	nop
    _delay_ms(200);
    sei();
     5e8:	78 94       	sei
	DDRB = 0xFF;
     5ea:	8f ef       	ldi	r24, 0xFF	; 255
     5ec:	84 b9       	out	0x04, r24	; 4
	DDRD = 0xFF;	
     5ee:	8a b9       	out	0x0a, r24	; 10
	//LCD:
	LCD_START_UP();
     5f0:	0e 94 15 01 	call	0x22a	; 0x22a <LCD_START_UP>
	//0: 0x80 -> 0x40 -> 0xC0.
	LOC(0x80);
     5f4:	80 e8       	ldi	r24, 0x80	; 128
     5f6:	0e 94 8c 01 	call	0x318	; 0x318 <LOC>
	LCD_OUT_FULL("Lux POT POS");
     5fa:	83 e0       	ldi	r24, 0x03	; 3
     5fc:	91 e0       	ldi	r25, 0x01	; 1
     5fe:	0e 94 7f 01 	call	0x2fe	; 0x2fe <LCD_OUT_FULL>
	
    //Iniciar BH1750
    I2C_master_start();
     602:	0e 94 9a 00 	call	0x134	; 0x134 <I2C_master_start>
    I2C_master_write(BH1750_ADDR_W);
     606:	86 e4       	ldi	r24, 0x46	; 70
     608:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
    I2C_master_write(0x01); //encender
     60c:	81 e0       	ldi	r24, 0x01	; 1
     60e:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
    I2C_master_stop();
     612:	0e 94 b8 00 	call	0x170	; 0x170 <I2C_master_stop>
     616:	8f e3       	ldi	r24, 0x3F	; 63
     618:	9c e9       	ldi	r25, 0x9C	; 156
     61a:	01 97       	sbiw	r24, 0x01	; 1
     61c:	f1 f7       	brne	.-4      	; 0x61a <main+0x6a>
     61e:	00 c0       	rjmp	.+0      	; 0x620 <main+0x70>
     620:	00 00       	nop
    _delay_ms(10);

    I2C_master_start();
     622:	0e 94 9a 00 	call	0x134	; 0x134 <I2C_master_start>
    I2C_master_write(BH1750_ADDR_W);
     626:	86 e4       	ldi	r24, 0x46	; 70
     628:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
    I2C_master_write(0x10); //alta resolucion
     62c:	80 e1       	ldi	r24, 0x10	; 16
     62e:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
    I2C_master_stop();
     632:	0e 94 b8 00 	call	0x170	; 0x170 <I2C_master_stop>
     636:	9f ef       	ldi	r25, 0xFF	; 255
     638:	29 ec       	ldi	r18, 0xC9	; 201
     63a:	88 e0       	ldi	r24, 0x08	; 8
     63c:	91 50       	subi	r25, 0x01	; 1
     63e:	20 40       	sbci	r18, 0x00	; 0
     640:	80 40       	sbci	r24, 0x00	; 0
     642:	e1 f7       	brne	.-8      	; 0x63c <main+0x8c>
     644:	00 c0       	rjmp	.+0      	; 0x646 <main+0x96>
     646:	00 00       	nop
    //Temporizadores
    uint16_t t_uart_i2c = 0;
    uint16_t t_bh1750 = 0;
    uint16_t t_sendESP = 0;
    uint16_t t_ldr = 0;
	uint16_t t_dc =0;
     648:	a1 2c       	mov	r10, r1
     64a:	b1 2c       	mov	r11, r1
	
    //Temporizadores
    uint16_t t_uart_i2c = 0;
    uint16_t t_bh1750 = 0;
    uint16_t t_sendESP = 0;
    uint16_t t_ldr = 0;
     64c:	c1 2c       	mov	r12, r1
     64e:	d1 2c       	mov	r13, r1
	
	
    //Temporizadores
    uint16_t t_uart_i2c = 0;
    uint16_t t_bh1750 = 0;
    uint16_t t_sendESP = 0;
     650:	e1 2c       	mov	r14, r1
     652:	f1 2c       	mov	r15, r1

	
	
    //Temporizadores
    uint16_t t_uart_i2c = 0;
    uint16_t t_bh1750 = 0;
     654:	81 2c       	mov	r8, r1
     656:	91 2c       	mov	r9, r1
    char rxLine[25];

	
	
    //Temporizadores
    uint16_t t_uart_i2c = 0;
     658:	00 e0       	ldi	r16, 0x00	; 0
     65a:	10 e0       	ldi	r17, 0x00	; 0
     65c:	3d c0       	rjmp	.+122    	; 0x6d8 <main+0x128>
    {
        //Leer UART del esp32
        while (UART_ReadLine_NonBlocking(rxLine, sizeof(rxLine)))
        {
            //"S:90", "T:120", "D:255", "M:1"
            if (rxLine[1] == ':')
     65e:	8a 81       	ldd	r24, Y+2	; 0x02
     660:	8a 33       	cpi	r24, 0x3A	; 58
     662:	d1 f5       	brne	.+116    	; 0x6d8 <main+0x128>
            {
                int val = parse_int(&rxLine[2]);
     664:	ce 01       	movw	r24, r28
     666:	03 96       	adiw	r24, 0x03	; 3
     668:	0e 94 b1 02 	call	0x562	; 0x562 <parse_int>
     66c:	9c 01       	movw	r18, r24

                if (rxLine[0] == 'D')
     66e:	99 81       	ldd	r25, Y+1	; 0x01
     670:	94 34       	cpi	r25, 0x44	; 68
     672:	69 f4       	brne	.+26     	; 0x68e <main+0xde>
                {
                    if (val < 0) val = 0;
     674:	33 23       	and	r19, r19
     676:	14 f4       	brge	.+4      	; 0x67c <main+0xcc>
     678:	20 e0       	ldi	r18, 0x00	; 0
     67a:	30 e0       	ldi	r19, 0x00	; 0
                    if (val > 255) val = 255;
     67c:	2f 3f       	cpi	r18, 0xFF	; 255
     67e:	31 05       	cpc	r19, r1
     680:	19 f0       	breq	.+6      	; 0x688 <main+0xd8>
     682:	14 f0       	brlt	.+4      	; 0x688 <main+0xd8>
     684:	2f ef       	ldi	r18, 0xFF	; 255
     686:	30 e0       	ldi	r19, 0x00	; 0
                    cmd_dc = (uint8_t)val;
     688:	20 93 31 01 	sts	0x0131, r18	; 0x800131 <cmd_dc>
     68c:	25 c0       	rjmp	.+74     	; 0x6d8 <main+0x128>
                }
                else if (rxLine[0] == 'S')
     68e:	93 35       	cpi	r25, 0x53	; 83
     690:	61 f4       	brne	.+24     	; 0x6aa <main+0xfa>
                {
                    if (val < 0) val = 0;
     692:	33 23       	and	r19, r19
     694:	14 f4       	brge	.+4      	; 0x69a <main+0xea>
     696:	20 e0       	ldi	r18, 0x00	; 0
     698:	30 e0       	ldi	r19, 0x00	; 0
                    if (val > 180) val = 180;
     69a:	25 3b       	cpi	r18, 0xB5	; 181
     69c:	31 05       	cpc	r19, r1
     69e:	14 f0       	brlt	.+4      	; 0x6a4 <main+0xf4>
     6a0:	24 eb       	ldi	r18, 0xB4	; 180
     6a2:	30 e0       	ldi	r19, 0x00	; 0
                    cmd_servo = (uint8_t)val;
     6a4:	20 93 02 01 	sts	0x0102, r18	; 0x800102 <cmd_servo>
     6a8:	17 c0       	rjmp	.+46     	; 0x6d8 <main+0x128>
                }
                else if (rxLine[0] == 'T')
     6aa:	94 35       	cpi	r25, 0x54	; 84
     6ac:	69 f4       	brne	.+26     	; 0x6c8 <main+0x118>
                {
                    if (val < 0) val = 0;
     6ae:	33 23       	and	r19, r19
     6b0:	14 f4       	brge	.+4      	; 0x6b6 <main+0x106>
     6b2:	20 e0       	ldi	r18, 0x00	; 0
     6b4:	30 e0       	ldi	r19, 0x00	; 0
                    if (val > 255) val = 255;
     6b6:	2f 3f       	cpi	r18, 0xFF	; 255
     6b8:	31 05       	cpc	r19, r1
     6ba:	19 f0       	breq	.+6      	; 0x6c2 <main+0x112>
     6bc:	14 f0       	brlt	.+4      	; 0x6c2 <main+0x112>
     6be:	2f ef       	ldi	r18, 0xFF	; 255
     6c0:	30 e0       	ldi	r19, 0x00	; 0
                    cmd_stepper = (uint8_t)val;
     6c2:	20 93 30 01 	sts	0x0130, r18	; 0x800130 <cmd_stepper>
     6c6:	08 c0       	rjmp	.+16     	; 0x6d8 <main+0x128>
                }
                else if (rxLine[0] == 'M')
     6c8:	9d 34       	cpi	r25, 0x4D	; 77
     6ca:	31 f4       	brne	.+12     	; 0x6d8 <main+0x128>
                {
                    modo_auto = (val != 0) ? 1 : 0;
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	23 2b       	or	r18, r19
     6d0:	09 f4       	brne	.+2      	; 0x6d4 <main+0x124>
     6d2:	80 e0       	ldi	r24, 0x00	; 0
     6d4:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <modo_auto>
    uint16_t t_ldr = 0;
	uint16_t t_dc =0;
    while (1)
    {
        //Leer UART del esp32
        while (UART_ReadLine_NonBlocking(rxLine, sizeof(rxLine)))
     6d8:	69 e1       	ldi	r22, 0x19	; 25
     6da:	ce 01       	movw	r24, r28
     6dc:	01 96       	adiw	r24, 0x01	; 1
     6de:	0e 94 6a 05 	call	0xad4	; 0xad4 <UART_ReadLine_NonBlocking>
     6e2:	81 11       	cpse	r24, r1
     6e4:	bc cf       	rjmp	.-136    	; 0x65e <main+0xae>
                }
            }
        }

        //Cada 20ms enviar comandos al esclavo 0x30
        if (t_uart_i2c >= 20)
     6e6:	04 31       	cpi	r16, 0x14	; 20
     6e8:	11 05       	cpc	r17, r1
     6ea:	50 f1       	brcs	.+84     	; 0x740 <main+0x190>
        {
            t_uart_i2c = 0;
            //Elegir que valores enviar segun modo
            uint8_t servo_enviar = modo_auto ? servo_auto : cmd_servo;
     6ec:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <modo_auto>
     6f0:	88 23       	and	r24, r24
     6f2:	19 f0       	breq	.+6      	; 0x6fa <main+0x14a>
     6f4:	00 91 00 01 	lds	r16, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     6f8:	02 c0       	rjmp	.+4      	; 0x6fe <main+0x14e>
     6fa:	00 91 02 01 	lds	r16, 0x0102	; 0x800102 <cmd_servo>
            uint8_t stepper_enviar = modo_auto ? stepper_auto : cmd_stepper;
     6fe:	88 23       	and	r24, r24
     700:	19 f0       	breq	.+6      	; 0x708 <main+0x158>
     702:	10 91 2f 01 	lds	r17, 0x012F	; 0x80012f <stepper_auto>
     706:	02 c0       	rjmp	.+4      	; 0x70c <main+0x15c>
     708:	10 91 30 01 	lds	r17, 0x0130	; 0x800130 <cmd_stepper>

            I2C_master_start();
     70c:	0e 94 9a 00 	call	0x134	; 0x134 <I2C_master_start>
            I2C_master_write(SLAVE_30_W);
     710:	80 e6       	ldi	r24, 0x60	; 96
     712:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
            I2C_master_write(servo_enviar);
     716:	80 2f       	mov	r24, r16
     718:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
            I2C_master_write(stepper_enviar);
     71c:	81 2f       	mov	r24, r17
     71e:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
            I2C_master_stop();
     722:	0e 94 b8 00 	call	0x170	; 0x170 <I2C_master_stop>

            //esclavo 0x40
            
            I2C_master_start();
     726:	0e 94 9a 00 	call	0x134	; 0x134 <I2C_master_start>
            I2C_master_write(SLAVE_40_W);
     72a:	80 e8       	ldi	r24, 0x80	; 128
     72c:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
            I2C_master_write(cmd_dc);
     730:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <cmd_dc>
     734:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
            I2C_master_stop();
     738:	0e 94 b8 00 	call	0x170	; 0x170 <I2C_master_stop>
        }

        //Cada 20ms enviar comandos al esclavo 0x30
        if (t_uart_i2c >= 20)
        {
            t_uart_i2c = 0;
     73c:	00 e0       	ldi	r16, 0x00	; 0
     73e:	10 e0       	ldi	r17, 0x00	; 0
            I2C_master_stop();
            
        }

        //leer BH1750 cada 250ms
        if (t_bh1750 >= 250)
     740:	9a ef       	ldi	r25, 0xFA	; 250
     742:	89 16       	cp	r8, r25
     744:	91 04       	cpc	r9, r1
     746:	08 f4       	brcc	.+2      	; 0x74a <main+0x19a>
     748:	44 c0       	rjmp	.+136    	; 0x7d2 <main+0x222>
        {
            t_bh1750 = 0;
            I2C_master_start();
     74a:	0e 94 9a 00 	call	0x134	; 0x134 <I2C_master_start>
            I2C_master_write(BH1750_ADDR_W);
     74e:	86 e4       	ldi	r24, 0x46	; 70
     750:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
            I2C_master_repeatedstart();
     754:	0e 94 a9 00 	call	0x152	; 0x152 <I2C_master_repeatedstart>
            I2C_master_write(BH1750_ADDR_R);
     758:	87 e4       	ldi	r24, 0x47	; 71
     75a:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>

            I2C_master_read(&lux_h, 1);
     75e:	61 e0       	ldi	r22, 0x01	; 1
     760:	86 e7       	ldi	r24, 0x76	; 118
     762:	91 e0       	ldi	r25, 0x01	; 1
     764:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <I2C_master_read>
            I2C_master_read(&lux_l, 0);
     768:	60 e0       	ldi	r22, 0x00	; 0
     76a:	87 e7       	ldi	r24, 0x77	; 119
     76c:	91 e0       	ldi	r25, 0x01	; 1
     76e:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <I2C_master_read>
            I2C_master_stop();
     772:	0e 94 b8 00 	call	0x170	; 0x170 <I2C_master_stop>

            uint16_t raw_lux = ((uint16_t)lux_h << 8) | lux_l;
     776:	80 91 76 01 	lds	r24, 0x0176	; 0x800176 <lux_h>
     77a:	90 e0       	ldi	r25, 0x00	; 0
     77c:	98 2f       	mov	r25, r24
     77e:	88 27       	eor	r24, r24
     780:	20 91 77 01 	lds	r18, 0x0177	; 0x800177 <lux_l>
     784:	82 2b       	or	r24, r18
            lux_entero = (raw_lux * 10) / 12;
     786:	9c 01       	movw	r18, r24
     788:	22 0f       	add	r18, r18
     78a:	33 1f       	adc	r19, r19
     78c:	88 0f       	add	r24, r24
     78e:	99 1f       	adc	r25, r25
     790:	88 0f       	add	r24, r24
     792:	99 1f       	adc	r25, r25
     794:	88 0f       	add	r24, r24
     796:	99 1f       	adc	r25, r25
     798:	28 0f       	add	r18, r24
     79a:	39 1f       	adc	r19, r25
     79c:	ab ea       	ldi	r26, 0xAB	; 171
     79e:	ba ea       	ldi	r27, 0xAA	; 170
     7a0:	0e 94 bb 05 	call	0xb76	; 0xb76 <__umulhisi3>
     7a4:	96 95       	lsr	r25
     7a6:	87 95       	ror	r24
     7a8:	96 95       	lsr	r25
     7aa:	87 95       	ror	r24
     7ac:	96 95       	lsr	r25
     7ae:	87 95       	ror	r24
     7b0:	90 93 34 01 	sts	0x0134, r25	; 0x800134 <lux_entero+0x1>
     7b4:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <lux_entero>
			
			format_adc1024(lux_entero, buf);
     7b8:	68 e7       	ldi	r22, 0x78	; 120
     7ba:	71 e0       	ldi	r23, 0x01	; 1
     7bc:	0e 94 fe 01 	call	0x3fc	; 0x3fc <format_adc1024>
			LOC(0xC0);   // row2 col1
     7c0:	80 ec       	ldi	r24, 0xC0	; 192
     7c2:	0e 94 8c 01 	call	0x318	; 0x318 <LOC>
			LCD_OUT_FULL(buf);
     7c6:	88 e7       	ldi	r24, 0x78	; 120
     7c8:	91 e0       	ldi	r25, 0x01	; 1
     7ca:	0e 94 7f 01 	call	0x2fe	; 0x2fe <LCD_OUT_FULL>
        }

        //leer BH1750 cada 250ms
        if (t_bh1750 >= 250)
        {
            t_bh1750 = 0;
     7ce:	81 2c       	mov	r8, r1
     7d0:	91 2c       	mov	r9, r1
			
			format_adc1024(lux_entero, buf);
			LOC(0xC0);   // row2 col1
			LCD_OUT_FULL(buf);
        }
		 if (t_dc >= 30)
     7d2:	2e e1       	ldi	r18, 0x1E	; 30
     7d4:	a2 16       	cp	r10, r18
     7d6:	b1 04       	cpc	r11, r1
     7d8:	88 f0       	brcs	.+34     	; 0x7fc <main+0x24c>
		 {
			if (lux_entero < 2000){
     7da:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <lux_entero>
     7de:	90 91 34 01 	lds	r25, 0x0134	; 0x800134 <lux_entero+0x1>
     7e2:	80 3d       	cpi	r24, 0xD0	; 208
     7e4:	97 40       	sbci	r25, 0x07	; 7
     7e6:	50 f4       	brcc	.+20     	; 0x7fc <main+0x24c>
				if (potencia_rx > 50){
     7e8:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <potencia_rx>
     7ec:	83 33       	cpi	r24, 0x33	; 51
     7ee:	20 f0       	brcs	.+8      	; 0x7f8 <main+0x248>
					cmd_dc = 255;
     7f0:	8f ef       	ldi	r24, 0xFF	; 255
     7f2:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <cmd_dc>
     7f6:	02 c0       	rjmp	.+4      	; 0x7fc <main+0x24c>
				}
				else{
					cmd_dc = 0;
     7f8:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <cmd_dc>
				}
			}
		 }

        //leer LDRs del esclavo 0x30
        if (t_ldr >= 50)
     7fc:	82 e3       	ldi	r24, 0x32	; 50
     7fe:	c8 16       	cp	r12, r24
     800:	d1 04       	cpc	r13, r1
     802:	08 f4       	brcc	.+2      	; 0x806 <__DATA_REGION_LENGTH__+0x6>
     804:	a4 c0       	rjmp	.+328    	; 0x94e <__stack+0x4f>
        {
            t_ldr = 0;

            //Leer los 4 LDRs
            I2C_master_start();
     806:	0e 94 9a 00 	call	0x134	; 0x134 <I2C_master_start>
            I2C_master_write(SLAVE_30_R);
     80a:	81 e6       	ldi	r24, 0x61	; 97
     80c:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
            I2C_master_read(&ldr0, 1);
     810:	61 e0       	ldi	r22, 0x01	; 1
     812:	88 e3       	ldi	r24, 0x38	; 56
     814:	91 e0       	ldi	r25, 0x01	; 1
     816:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <I2C_master_read>
            I2C_master_read(&ldr1, 1);
     81a:	61 e0       	ldi	r22, 0x01	; 1
     81c:	80 e8       	ldi	r24, 0x80	; 128
     81e:	91 e0       	ldi	r25, 0x01	; 1
     820:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <I2C_master_read>
            I2C_master_read(&ldr2, 1);
     824:	61 e0       	ldi	r22, 0x01	; 1
     826:	87 e3       	ldi	r24, 0x37	; 55
     828:	91 e0       	ldi	r25, 0x01	; 1
     82a:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <I2C_master_read>
            I2C_master_read(&ldr3, 0);
     82e:	60 e0       	ldi	r22, 0x00	; 0
     830:	89 e3       	ldi	r24, 0x39	; 57
     832:	91 e0       	ldi	r25, 0x01	; 1
     834:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <I2C_master_read>
            I2C_master_stop();
     838:	0e 94 b8 00 	call	0x170	; 0x170 <I2C_master_stop>
			
			//leer potencia al esclavo 0x40
			I2C_master_start();
     83c:	0e 94 9a 00 	call	0x134	; 0x134 <I2C_master_start>
			I2C_master_write(SLAVE_40_R);
     840:	81 e8       	ldi	r24, 0x81	; 129
     842:	0e 94 c0 00 	call	0x180	; 0x180 <I2C_master_write>
			I2C_master_read(&potencia_rx, 0);
     846:	60 e0       	ldi	r22, 0x00	; 0
     848:	82 e3       	ldi	r24, 0x32	; 50
     84a:	91 e0       	ldi	r25, 0x01	; 1
     84c:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <I2C_master_read>
			I2C_master_stop();
     850:	0e 94 b8 00 	call	0x170	; 0x170 <I2C_master_stop>
			
			format_voltage(potencia_rx, buf);
     854:	68 e7       	ldi	r22, 0x78	; 120
     856:	71 e0       	ldi	r23, 0x01	; 1
     858:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <potencia_rx>
     85c:	0e 94 98 01 	call	0x330	; 0x330 <format_voltage>
			LOC(0xC6);   // row2 col1
     860:	86 ec       	ldi	r24, 0xC6	; 198
     862:	0e 94 8c 01 	call	0x318	; 0x318 <LOC>
			LCD_OUT_FULL(buf);
     866:	88 e7       	ldi	r24, 0x78	; 120
     868:	91 e0       	ldi	r25, 0x01	; 1
     86a:	0e 94 7f 01 	call	0x2fe	; 0x2fe <LCD_OUT_FULL>
			
			

            //Logica de seguimiento automatico
            if (modo_auto)
     86e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <modo_auto>
     872:	88 23       	and	r24, r24
     874:	09 f4       	brne	.+2      	; 0x878 <__DATA_REGION_LENGTH__+0x78>
     876:	66 c0       	rjmp	.+204    	; 0x944 <__stack+0x45>
            {
                //comparar ldr0 0 y ldr1 180
                if (ldr0 > ldr1 + UMBRAL)
     878:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <ldr0>
     87c:	90 e0       	ldi	r25, 0x00	; 0
     87e:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <ldr1>
     882:	30 e0       	ldi	r19, 0x00	; 0
     884:	a9 01       	movw	r20, r18
     886:	4e 5c       	subi	r20, 0xCE	; 206
     888:	5f 4f       	sbci	r21, 0xFF	; 255
     88a:	48 17       	cp	r20, r24
     88c:	59 07       	cpc	r21, r25
     88e:	7c f4       	brge	.+30     	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
                {
                    if (stepper_auto < 255) stepper_auto += PASO_AUTO2;
     890:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <stepper_auto>
     894:	8f 3f       	cpi	r24, 0xFF	; 255
     896:	19 f0       	breq	.+6      	; 0x89e <__DATA_REGION_LENGTH__+0x9e>
     898:	8b 5f       	subi	r24, 0xFB	; 251
     89a:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <stepper_auto>
                    if (stepper_auto > 255) stepper_auto = 255;
					LOC(0xCB);
     89e:	8b ec       	ldi	r24, 0xCB	; 203
     8a0:	0e 94 8c 01 	call	0x318	; 0x318 <LOC>
					LCD_OUT_FULL("ESTE");
     8a4:	80 e1       	ldi	r24, 0x10	; 16
     8a6:	91 e0       	ldi	r25, 0x01	; 1
     8a8:	0e 94 7f 01 	call	0x2fe	; 0x2fe <LCD_OUT_FULL>
     8ac:	12 c0       	rjmp	.+36     	; 0x8d2 <__DATA_REGION_LENGTH__+0xd2>
                }
                else if (ldr1 > ldr0 + UMBRAL)
     8ae:	c2 96       	adiw	r24, 0x32	; 50
     8b0:	82 17       	cp	r24, r18
     8b2:	93 07       	cpc	r25, r19
     8b4:	74 f4       	brge	.+28     	; 0x8d2 <__DATA_REGION_LENGTH__+0xd2>
                {
                    if (stepper_auto > 0) stepper_auto -= PASO_AUTO2;
     8b6:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <stepper_auto>
     8ba:	88 23       	and	r24, r24
     8bc:	19 f0       	breq	.+6      	; 0x8c4 <__DATA_REGION_LENGTH__+0xc4>
     8be:	85 50       	subi	r24, 0x05	; 5
     8c0:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <stepper_auto>
                    if (stepper_auto < 0) stepper_auto = 0;
					LOC(0xCB);
     8c4:	8b ec       	ldi	r24, 0xCB	; 203
     8c6:	0e 94 8c 01 	call	0x318	; 0x318 <LOC>
					LCD_OUT_FULL("OESTE");
     8ca:	8f e0       	ldi	r24, 0x0F	; 15
     8cc:	91 e0       	ldi	r25, 0x01	; 1
     8ce:	0e 94 7f 01 	call	0x2fe	; 0x2fe <LCD_OUT_FULL>
                }

                //comparar ldr2 90 y ldr3 270
                if (ldr2 > ldr3 + UMBRAL)
     8d2:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <ldr2>
     8d6:	90 e0       	ldi	r25, 0x00	; 0
     8d8:	20 91 39 01 	lds	r18, 0x0139	; 0x800139 <ldr3>
     8dc:	30 e0       	ldi	r19, 0x00	; 0
     8de:	a9 01       	movw	r20, r18
     8e0:	4e 5c       	subi	r20, 0xCE	; 206
     8e2:	5f 4f       	sbci	r21, 0xFF	; 255
     8e4:	48 17       	cp	r20, r24
     8e6:	59 07       	cpc	r21, r25
     8e8:	c4 f4       	brge	.+48     	; 0x91a <__stack+0x1b>
                {
                    if (servo_auto < 180) servo_auto += PASO_AUTO1;
     8ea:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     8ee:	84 3b       	cpi	r24, 0xB4	; 180
     8f0:	18 f4       	brcc	.+6      	; 0x8f8 <__DATA_REGION_LENGTH__+0xf8>
     8f2:	8e 5f       	subi	r24, 0xFE	; 254
     8f4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
                    if (servo_auto > 180) servo_auto = 180;
     8f8:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     8fc:	85 3b       	cpi	r24, 0xB5	; 181
     8fe:	18 f0       	brcs	.+6      	; 0x906 <__stack+0x7>
     900:	84 eb       	ldi	r24, 0xB4	; 180
     902:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
					LOC(0xCB);
     906:	8b ec       	ldi	r24, 0xCB	; 203
     908:	0e 94 8c 01 	call	0x318	; 0x318 <LOC>
					LCD_OUT_FULL("NORTE");
     90c:	85 e1       	ldi	r24, 0x15	; 21
     90e:	91 e0       	ldi	r25, 0x01	; 1
     910:	0e 94 7f 01 	call	0x2fe	; 0x2fe <LCD_OUT_FULL>
		 }

        //leer LDRs del esclavo 0x30
        if (t_ldr >= 50)
        {
            t_ldr = 0;
     914:	c1 2c       	mov	r12, r1
     916:	d1 2c       	mov	r13, r1
     918:	1a c0       	rjmp	.+52     	; 0x94e <__stack+0x4f>
                    if (servo_auto < 180) servo_auto += PASO_AUTO1;
                    if (servo_auto > 180) servo_auto = 180;
					LOC(0xCB);
					LCD_OUT_FULL("NORTE");
                }
                else if (ldr3 > ldr2 + UMBRAL)
     91a:	c2 96       	adiw	r24, 0x32	; 50
     91c:	82 17       	cp	r24, r18
     91e:	93 07       	cpc	r25, r19
     920:	a4 f4       	brge	.+40     	; 0x94a <__stack+0x4b>
                {
                    if (servo_auto > 0) servo_auto -= PASO_AUTO1;
     922:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     926:	88 23       	and	r24, r24
     928:	19 f0       	breq	.+6      	; 0x930 <__stack+0x31>
     92a:	82 50       	subi	r24, 0x02	; 2
     92c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
                    if (servo_auto < 0) servo_auto = 0;
					LOC(0xCB);
     930:	8b ec       	ldi	r24, 0xCB	; 203
     932:	0e 94 8c 01 	call	0x318	; 0x318 <LOC>
					LCD_OUT_FULL("SUR");
     936:	8b e1       	ldi	r24, 0x1B	; 27
     938:	91 e0       	ldi	r25, 0x01	; 1
     93a:	0e 94 7f 01 	call	0x2fe	; 0x2fe <LCD_OUT_FULL>
		 }

        //leer LDRs del esclavo 0x30
        if (t_ldr >= 50)
        {
            t_ldr = 0;
     93e:	c1 2c       	mov	r12, r1
     940:	d1 2c       	mov	r13, r1
     942:	05 c0       	rjmp	.+10     	; 0x94e <__stack+0x4f>
     944:	c1 2c       	mov	r12, r1
     946:	d1 2c       	mov	r13, r1
     948:	02 c0       	rjmp	.+4      	; 0x94e <__stack+0x4f>
     94a:	c1 2c       	mov	r12, r1
     94c:	d1 2c       	mov	r13, r1
                }
            }
        }

        //Cada 2S enviar a ESP32 lux y potencia
        if (t_sendESP >= 2000)
     94e:	90 ed       	ldi	r25, 0xD0	; 208
     950:	e9 16       	cp	r14, r25
     952:	97 e0       	ldi	r25, 0x07	; 7
     954:	f9 06       	cpc	r15, r25
     956:	08 f4       	brcc	.+2      	; 0x95a <__stack+0x5b>
     958:	40 c0       	rjmp	.+128    	; 0x9da <__stack+0xdb>
        {
            t_sendESP = 0;

            if (turn == 0)
     95a:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <__data_end>
     95e:	81 11       	cpse	r24, r1
     960:	20 c0       	rjmp	.+64     	; 0x9a2 <__stack+0xa3>
            {
                sprintf(buffer, "L:%u\r\n", lux_entero);
     962:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <lux_entero+0x1>
     966:	8f 93       	push	r24
     968:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <lux_entero>
     96c:	8f 93       	push	r24
     96e:	8f e1       	ldi	r24, 0x1F	; 31
     970:	91 e0       	ldi	r25, 0x01	; 1
     972:	9f 93       	push	r25
     974:	8f 93       	push	r24
     976:	8a e3       	ldi	r24, 0x3A	; 58
     978:	91 e0       	ldi	r25, 0x01	; 1
     97a:	9f 93       	push	r25
     97c:	8f 93       	push	r24
     97e:	0e 94 ca 05 	call	0xb94	; 0xb94 <sprintf>
                UART_SendString(buffer);
     982:	8a e3       	ldi	r24, 0x3A	; 58
     984:	91 e0       	ldi	r25, 0x01	; 1
     986:	0e 94 15 05 	call	0xa2a	; 0xa2a <UART_SendString>
                turn = 1;
     98a:	81 e0       	ldi	r24, 0x01	; 1
     98c:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <__data_end>
     990:	0f 90       	pop	r0
     992:	0f 90       	pop	r0
     994:	0f 90       	pop	r0
     996:	0f 90       	pop	r0
     998:	0f 90       	pop	r0
     99a:	0f 90       	pop	r0
        }

        //Cada 2S enviar a ESP32 lux y potencia
        if (t_sendESP >= 2000)
        {
            t_sendESP = 0;
     99c:	e1 2c       	mov	r14, r1
     99e:	f1 2c       	mov	r15, r1
     9a0:	1c c0       	rjmp	.+56     	; 0x9da <__stack+0xdb>
                turn = 1;
            }
            else
            {
                
				sprintf(buffer, "P:%u\r\n", potencia_rx);
     9a2:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <potencia_rx>
     9a6:	1f 92       	push	r1
     9a8:	8f 93       	push	r24
     9aa:	86 e2       	ldi	r24, 0x26	; 38
     9ac:	91 e0       	ldi	r25, 0x01	; 1
     9ae:	9f 93       	push	r25
     9b0:	8f 93       	push	r24
     9b2:	8a e3       	ldi	r24, 0x3A	; 58
     9b4:	91 e0       	ldi	r25, 0x01	; 1
     9b6:	9f 93       	push	r25
     9b8:	8f 93       	push	r24
     9ba:	0e 94 ca 05 	call	0xb94	; 0xb94 <sprintf>
                UART_SendString(buffer);
     9be:	8a e3       	ldi	r24, 0x3A	; 58
     9c0:	91 e0       	ldi	r25, 0x01	; 1
     9c2:	0e 94 15 05 	call	0xa2a	; 0xa2a <UART_SendString>
                turn = 0;
     9c6:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <__data_end>
     9ca:	0f 90       	pop	r0
     9cc:	0f 90       	pop	r0
     9ce:	0f 90       	pop	r0
     9d0:	0f 90       	pop	r0
     9d2:	0f 90       	pop	r0
     9d4:	0f 90       	pop	r0
        }

        //Cada 2S enviar a ESP32 lux y potencia
        if (t_sendESP >= 2000)
        {
            t_sendESP = 0;
     9d6:	e1 2c       	mov	r14, r1
     9d8:	f1 2c       	mov	r15, r1
     9da:	8f e9       	ldi	r24, 0x9F	; 159
     9dc:	9f e0       	ldi	r25, 0x0F	; 15
     9de:	01 97       	sbiw	r24, 0x01	; 1
     9e0:	f1 f7       	brne	.-4      	; 0x9de <__stack+0xdf>
     9e2:	00 c0       	rjmp	.+0      	; 0x9e4 <__stack+0xe5>
     9e4:	00 00       	nop
                turn = 0;
            }
        }

        _delay_ms(1);
        t_uart_i2c++;
     9e6:	0f 5f       	subi	r16, 0xFF	; 255
     9e8:	1f 4f       	sbci	r17, 0xFF	; 255
        t_bh1750++;
     9ea:	9f ef       	ldi	r25, 0xFF	; 255
     9ec:	89 1a       	sub	r8, r25
     9ee:	99 0a       	sbc	r9, r25
        t_sendESP++;
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	e2 1a       	sub	r14, r18
     9f4:	f2 0a       	sbc	r15, r18
        t_ldr++;
     9f6:	8f ef       	ldi	r24, 0xFF	; 255
     9f8:	c8 1a       	sub	r12, r24
     9fa:	d8 0a       	sbc	r13, r24
		t_dc++;
     9fc:	9f ef       	ldi	r25, 0xFF	; 255
     9fe:	a9 1a       	sub	r10, r25
     a00:	b9 0a       	sbc	r11, r25
    }
     a02:	6a ce       	rjmp	.-812    	; 0x6d8 <main+0x128>

00000a04 <UART_Init>:
volatile char uart_buffer[UART_BUFFER_SIZE];
volatile uint8_t uart_buffer_index = 0;

void UART_Init(void)
{
	UBRR0H = (uint8_t)(UBRR_VAL >> 8);
     a04:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
	UBRR0L = (uint8_t)UBRR_VAL;
     a08:	87 e6       	ldi	r24, 0x67	; 103
     a0a:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
	UCSR0C = (1 << UCSZ01) | (1 << UCSZ00);
     a0e:	86 e0       	ldi	r24, 0x06	; 6
     a10:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
	UCSR0B = (1 << RXEN0) | (1 << TXEN0) | (1 << RXCIE0);
     a14:	88 e9       	ldi	r24, 0x98	; 152
     a16:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
     a1a:	08 95       	ret

00000a1c <UART_SendChar>:
}

void UART_SendChar(char c)
{
	while (!(UCSR0A & (1 << UDRE0)));
     a1c:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     a20:	95 ff       	sbrs	r25, 5
     a22:	fc cf       	rjmp	.-8      	; 0xa1c <UART_SendChar>
	UDR0 = c;
     a24:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
     a28:	08 95       	ret

00000a2a <UART_SendString>:
}

void UART_SendString(const char *str)
{
     a2a:	cf 93       	push	r28
     a2c:	df 93       	push	r29
     a2e:	ec 01       	movw	r28, r24
	while (*str)
     a30:	03 c0       	rjmp	.+6      	; 0xa38 <UART_SendString+0xe>
	UART_SendChar(*str++);
     a32:	21 96       	adiw	r28, 0x01	; 1
     a34:	0e 94 0e 05 	call	0xa1c	; 0xa1c <UART_SendChar>
	UDR0 = c;
}

void UART_SendString(const char *str)
{
	while (*str)
     a38:	88 81       	ld	r24, Y
     a3a:	81 11       	cpse	r24, r1
     a3c:	fa cf       	rjmp	.-12     	; 0xa32 <UART_SendString+0x8>
	UART_SendChar(*str++);
}
     a3e:	df 91       	pop	r29
     a40:	cf 91       	pop	r28
     a42:	08 95       	ret

00000a44 <__vector_18>:

ISR(USART_RX_vect)
{
     a44:	1f 92       	push	r1
     a46:	0f 92       	push	r0
     a48:	0f b6       	in	r0, 0x3f	; 63
     a4a:	0f 92       	push	r0
     a4c:	11 24       	eor	r1, r1
     a4e:	2f 93       	push	r18
     a50:	8f 93       	push	r24
     a52:	9f 93       	push	r25
     a54:	ef 93       	push	r30
     a56:	ff 93       	push	r31
	char c = UDR0;
     a58:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
	uint8_t oldSREG = SREG;  //Guarda estado de interrupciones
     a5c:	8f b7       	in	r24, 0x3f	; 63
	
	if (uart_buffer_index < UART_BUFFER_SIZE - 1) {
     a5e:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <uart_buffer_index>
     a62:	9f 30       	cpi	r25, 0x0F	; 15
     a64:	50 f4       	brcc	.+20     	; 0xa7a <__vector_18+0x36>
		uart_buffer[uart_buffer_index++] = c;
     a66:	e0 91 36 01 	lds	r30, 0x0136	; 0x800136 <uart_buffer_index>
     a6a:	91 e0       	ldi	r25, 0x01	; 1
     a6c:	9e 0f       	add	r25, r30
     a6e:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <uart_buffer_index>
     a72:	f0 e0       	ldi	r31, 0x00	; 0
     a74:	ef 57       	subi	r30, 0x7F	; 127
     a76:	fe 4f       	sbci	r31, 0xFE	; 254
     a78:	20 83       	st	Z, r18
	}
	
	SREG = oldSREG;
     a7a:	8f bf       	out	0x3f, r24	; 63
}
     a7c:	ff 91       	pop	r31
     a7e:	ef 91       	pop	r30
     a80:	9f 91       	pop	r25
     a82:	8f 91       	pop	r24
     a84:	2f 91       	pop	r18
     a86:	0f 90       	pop	r0
     a88:	0f be       	out	0x3f, r0	; 63
     a8a:	0f 90       	pop	r0
     a8c:	1f 90       	pop	r1
     a8e:	18 95       	reti

00000a90 <UART_GetChar>:

char UART_GetChar(void)
{
	char c = 0;
	uint8_t oldSREG = SREG;  //Guarda estado de interrupciones
     a90:	5f b7       	in	r21, 0x3f	; 63
	cli();
     a92:	f8 94       	cli
	
	if (uart_buffer_index > 0) {
     a94:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <uart_buffer_index>
     a98:	88 23       	and	r24, r24
     a9a:	c9 f0       	breq	.+50     	; 0xace <UART_GetChar+0x3e>
		c = uart_buffer[0];
     a9c:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <uart_buffer>
		//Pra desplazar el buffer
		for (uint8_t i = 1; i < uart_buffer_index; i++) {
     aa0:	91 e0       	ldi	r25, 0x01	; 1
     aa2:	0b c0       	rjmp	.+22     	; 0xaba <UART_GetChar+0x2a>
			uart_buffer[i-1] = uart_buffer[i];
     aa4:	29 2f       	mov	r18, r25
     aa6:	30 e0       	ldi	r19, 0x00	; 0
     aa8:	f9 01       	movw	r30, r18
     aaa:	ef 57       	subi	r30, 0x7F	; 127
     aac:	fe 4f       	sbci	r31, 0xFE	; 254
     aae:	40 81       	ld	r20, Z
     ab0:	f9 01       	movw	r30, r18
     ab2:	e0 58       	subi	r30, 0x80	; 128
     ab4:	fe 4f       	sbci	r31, 0xFE	; 254
     ab6:	40 83       	st	Z, r20
	cli();
	
	if (uart_buffer_index > 0) {
		c = uart_buffer[0];
		//Pra desplazar el buffer
		for (uint8_t i = 1; i < uart_buffer_index; i++) {
     ab8:	9f 5f       	subi	r25, 0xFF	; 255
     aba:	20 91 36 01 	lds	r18, 0x0136	; 0x800136 <uart_buffer_index>
     abe:	92 17       	cp	r25, r18
     ac0:	88 f3       	brcs	.-30     	; 0xaa4 <UART_GetChar+0x14>
			uart_buffer[i-1] = uart_buffer[i];
		}
		uart_buffer_index--;
     ac2:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <uart_buffer_index>
     ac6:	91 50       	subi	r25, 0x01	; 1
     ac8:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <uart_buffer_index>
     acc:	01 c0       	rjmp	.+2      	; 0xad0 <UART_GetChar+0x40>
	SREG = oldSREG;
}

char UART_GetChar(void)
{
	char c = 0;
     ace:	80 e0       	ldi	r24, 0x00	; 0
			uart_buffer[i-1] = uart_buffer[i];
		}
		uart_buffer_index--;
	}
	
	SREG = oldSREG;
     ad0:	5f bf       	out	0x3f, r21	; 63
	return c;
}
     ad2:	08 95       	ret

00000ad4 <UART_ReadLine_NonBlocking>:
//Uart sin bloquear
uint8_t UART_ReadLine_NonBlocking(char *out, uint8_t maxLen)
{
     ad4:	1f 93       	push	r17
     ad6:	cf 93       	push	r28
     ad8:	df 93       	push	r29
     ada:	ec 01       	movw	r28, r24
     adc:	16 2f       	mov	r17, r22
	static uint8_t idx = 0;

	while (1)
	{
		char c = UART_GetChar();
     ade:	0e 94 48 05 	call	0xa90	; 0xa90 <UART_GetChar>
		if (c == 0) return 0;
     ae2:	88 23       	and	r24, r24
     ae4:	09 f1       	breq	.+66     	; 0xb28 <UART_ReadLine_NonBlocking+0x54>

		if (c == '\r') continue;
     ae6:	8d 30       	cpi	r24, 0x0D	; 13
     ae8:	d1 f3       	breq	.-12     	; 0xade <UART_ReadLine_NonBlocking+0xa>

		if (c == '\n')
     aea:	8a 30       	cpi	r24, 0x0A	; 10
     aec:	49 f4       	brne	.+18     	; 0xb00 <UART_ReadLine_NonBlocking+0x2c>
		{
			out[idx] = '\0';
     aee:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <idx.1651>
     af2:	c8 0f       	add	r28, r24
     af4:	d1 1d       	adc	r29, r1
     af6:	18 82       	st	Y, r1
			idx = 0;
     af8:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <idx.1651>
			return 1;
     afc:	81 e0       	ldi	r24, 0x01	; 1
     afe:	15 c0       	rjmp	.+42     	; 0xb2a <UART_ReadLine_NonBlocking+0x56>
		}

		if (idx < (maxLen - 1))
     b00:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <idx.1651>
     b04:	49 2f       	mov	r20, r25
     b06:	50 e0       	ldi	r21, 0x00	; 0
     b08:	21 2f       	mov	r18, r17
     b0a:	30 e0       	ldi	r19, 0x00	; 0
     b0c:	21 50       	subi	r18, 0x01	; 1
     b0e:	31 09       	sbc	r19, r1
     b10:	42 17       	cp	r20, r18
     b12:	53 07       	cpc	r21, r19
     b14:	24 f7       	brge	.-56     	; 0xade <UART_ReadLine_NonBlocking+0xa>
		{
			out[idx++] = c;
     b16:	21 e0       	ldi	r18, 0x01	; 1
     b18:	29 0f       	add	r18, r25
     b1a:	20 93 35 01 	sts	0x0135, r18	; 0x800135 <idx.1651>
     b1e:	fe 01       	movw	r30, r28
     b20:	e9 0f       	add	r30, r25
     b22:	f1 1d       	adc	r31, r1
     b24:	80 83       	st	Z, r24
     b26:	db cf       	rjmp	.-74     	; 0xade <UART_ReadLine_NonBlocking+0xa>
	static uint8_t idx = 0;

	while (1)
	{
		char c = UART_GetChar();
		if (c == 0) return 0;
     b28:	80 e0       	ldi	r24, 0x00	; 0
		if (idx < (maxLen - 1))
		{
			out[idx++] = c;
		}
	}
     b2a:	df 91       	pop	r29
     b2c:	cf 91       	pop	r28
     b2e:	1f 91       	pop	r17
     b30:	08 95       	ret

00000b32 <__udivmodsi4>:
     b32:	a1 e2       	ldi	r26, 0x21	; 33
     b34:	1a 2e       	mov	r1, r26
     b36:	aa 1b       	sub	r26, r26
     b38:	bb 1b       	sub	r27, r27
     b3a:	fd 01       	movw	r30, r26
     b3c:	0d c0       	rjmp	.+26     	; 0xb58 <__udivmodsi4_ep>

00000b3e <__udivmodsi4_loop>:
     b3e:	aa 1f       	adc	r26, r26
     b40:	bb 1f       	adc	r27, r27
     b42:	ee 1f       	adc	r30, r30
     b44:	ff 1f       	adc	r31, r31
     b46:	a2 17       	cp	r26, r18
     b48:	b3 07       	cpc	r27, r19
     b4a:	e4 07       	cpc	r30, r20
     b4c:	f5 07       	cpc	r31, r21
     b4e:	20 f0       	brcs	.+8      	; 0xb58 <__udivmodsi4_ep>
     b50:	a2 1b       	sub	r26, r18
     b52:	b3 0b       	sbc	r27, r19
     b54:	e4 0b       	sbc	r30, r20
     b56:	f5 0b       	sbc	r31, r21

00000b58 <__udivmodsi4_ep>:
     b58:	66 1f       	adc	r22, r22
     b5a:	77 1f       	adc	r23, r23
     b5c:	88 1f       	adc	r24, r24
     b5e:	99 1f       	adc	r25, r25
     b60:	1a 94       	dec	r1
     b62:	69 f7       	brne	.-38     	; 0xb3e <__udivmodsi4_loop>
     b64:	60 95       	com	r22
     b66:	70 95       	com	r23
     b68:	80 95       	com	r24
     b6a:	90 95       	com	r25
     b6c:	9b 01       	movw	r18, r22
     b6e:	ac 01       	movw	r20, r24
     b70:	bd 01       	movw	r22, r26
     b72:	cf 01       	movw	r24, r30
     b74:	08 95       	ret

00000b76 <__umulhisi3>:
     b76:	a2 9f       	mul	r26, r18
     b78:	b0 01       	movw	r22, r0
     b7a:	b3 9f       	mul	r27, r19
     b7c:	c0 01       	movw	r24, r0
     b7e:	a3 9f       	mul	r26, r19
     b80:	70 0d       	add	r23, r0
     b82:	81 1d       	adc	r24, r1
     b84:	11 24       	eor	r1, r1
     b86:	91 1d       	adc	r25, r1
     b88:	b2 9f       	mul	r27, r18
     b8a:	70 0d       	add	r23, r0
     b8c:	81 1d       	adc	r24, r1
     b8e:	11 24       	eor	r1, r1
     b90:	91 1d       	adc	r25, r1
     b92:	08 95       	ret

00000b94 <sprintf>:
     b94:	ae e0       	ldi	r26, 0x0E	; 14
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	e0 ed       	ldi	r30, 0xD0	; 208
     b9a:	f5 e0       	ldi	r31, 0x05	; 5
     b9c:	0c 94 8b 08 	jmp	0x1116	; 0x1116 <__prologue_saves__+0x1c>
     ba0:	0d 89       	ldd	r16, Y+21	; 0x15
     ba2:	1e 89       	ldd	r17, Y+22	; 0x16
     ba4:	86 e0       	ldi	r24, 0x06	; 6
     ba6:	8c 83       	std	Y+4, r24	; 0x04
     ba8:	1a 83       	std	Y+2, r17	; 0x02
     baa:	09 83       	std	Y+1, r16	; 0x01
     bac:	8f ef       	ldi	r24, 0xFF	; 255
     bae:	9f e7       	ldi	r25, 0x7F	; 127
     bb0:	9e 83       	std	Y+6, r25	; 0x06
     bb2:	8d 83       	std	Y+5, r24	; 0x05
     bb4:	ae 01       	movw	r20, r28
     bb6:	47 5e       	subi	r20, 0xE7	; 231
     bb8:	5f 4f       	sbci	r21, 0xFF	; 255
     bba:	6f 89       	ldd	r22, Y+23	; 0x17
     bbc:	78 8d       	ldd	r23, Y+24	; 0x18
     bbe:	ce 01       	movw	r24, r28
     bc0:	01 96       	adiw	r24, 0x01	; 1
     bc2:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <vfprintf>
     bc6:	ef 81       	ldd	r30, Y+7	; 0x07
     bc8:	f8 85       	ldd	r31, Y+8	; 0x08
     bca:	e0 0f       	add	r30, r16
     bcc:	f1 1f       	adc	r31, r17
     bce:	10 82       	st	Z, r1
     bd0:	2e 96       	adiw	r28, 0x0e	; 14
     bd2:	e4 e0       	ldi	r30, 0x04	; 4
     bd4:	0c 94 a7 08 	jmp	0x114e	; 0x114e <__epilogue_restores__+0x1c>

00000bd8 <vfprintf>:
     bd8:	ab e0       	ldi	r26, 0x0B	; 11
     bda:	b0 e0       	ldi	r27, 0x00	; 0
     bdc:	e2 ef       	ldi	r30, 0xF2	; 242
     bde:	f5 e0       	ldi	r31, 0x05	; 5
     be0:	0c 94 7d 08 	jmp	0x10fa	; 0x10fa <__prologue_saves__>
     be4:	6c 01       	movw	r12, r24
     be6:	7b 01       	movw	r14, r22
     be8:	8a 01       	movw	r16, r20
     bea:	fc 01       	movw	r30, r24
     bec:	17 82       	std	Z+7, r1	; 0x07
     bee:	16 82       	std	Z+6, r1	; 0x06
     bf0:	83 81       	ldd	r24, Z+3	; 0x03
     bf2:	81 ff       	sbrs	r24, 1
     bf4:	cc c1       	rjmp	.+920    	; 0xf8e <vfprintf+0x3b6>
     bf6:	ce 01       	movw	r24, r28
     bf8:	01 96       	adiw	r24, 0x01	; 1
     bfa:	3c 01       	movw	r6, r24
     bfc:	f6 01       	movw	r30, r12
     bfe:	93 81       	ldd	r25, Z+3	; 0x03
     c00:	f7 01       	movw	r30, r14
     c02:	93 fd       	sbrc	r25, 3
     c04:	85 91       	lpm	r24, Z+
     c06:	93 ff       	sbrs	r25, 3
     c08:	81 91       	ld	r24, Z+
     c0a:	7f 01       	movw	r14, r30
     c0c:	88 23       	and	r24, r24
     c0e:	09 f4       	brne	.+2      	; 0xc12 <vfprintf+0x3a>
     c10:	ba c1       	rjmp	.+884    	; 0xf86 <vfprintf+0x3ae>
     c12:	85 32       	cpi	r24, 0x25	; 37
     c14:	39 f4       	brne	.+14     	; 0xc24 <vfprintf+0x4c>
     c16:	93 fd       	sbrc	r25, 3
     c18:	85 91       	lpm	r24, Z+
     c1a:	93 ff       	sbrs	r25, 3
     c1c:	81 91       	ld	r24, Z+
     c1e:	7f 01       	movw	r14, r30
     c20:	85 32       	cpi	r24, 0x25	; 37
     c22:	29 f4       	brne	.+10     	; 0xc2e <vfprintf+0x56>
     c24:	b6 01       	movw	r22, r12
     c26:	90 e0       	ldi	r25, 0x00	; 0
     c28:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <fputc>
     c2c:	e7 cf       	rjmp	.-50     	; 0xbfc <vfprintf+0x24>
     c2e:	91 2c       	mov	r9, r1
     c30:	21 2c       	mov	r2, r1
     c32:	31 2c       	mov	r3, r1
     c34:	ff e1       	ldi	r31, 0x1F	; 31
     c36:	f3 15       	cp	r31, r3
     c38:	d8 f0       	brcs	.+54     	; 0xc70 <vfprintf+0x98>
     c3a:	8b 32       	cpi	r24, 0x2B	; 43
     c3c:	79 f0       	breq	.+30     	; 0xc5c <vfprintf+0x84>
     c3e:	38 f4       	brcc	.+14     	; 0xc4e <vfprintf+0x76>
     c40:	80 32       	cpi	r24, 0x20	; 32
     c42:	79 f0       	breq	.+30     	; 0xc62 <vfprintf+0x8a>
     c44:	83 32       	cpi	r24, 0x23	; 35
     c46:	a1 f4       	brne	.+40     	; 0xc70 <vfprintf+0x98>
     c48:	23 2d       	mov	r18, r3
     c4a:	20 61       	ori	r18, 0x10	; 16
     c4c:	1d c0       	rjmp	.+58     	; 0xc88 <vfprintf+0xb0>
     c4e:	8d 32       	cpi	r24, 0x2D	; 45
     c50:	61 f0       	breq	.+24     	; 0xc6a <vfprintf+0x92>
     c52:	80 33       	cpi	r24, 0x30	; 48
     c54:	69 f4       	brne	.+26     	; 0xc70 <vfprintf+0x98>
     c56:	23 2d       	mov	r18, r3
     c58:	21 60       	ori	r18, 0x01	; 1
     c5a:	16 c0       	rjmp	.+44     	; 0xc88 <vfprintf+0xb0>
     c5c:	83 2d       	mov	r24, r3
     c5e:	82 60       	ori	r24, 0x02	; 2
     c60:	38 2e       	mov	r3, r24
     c62:	e3 2d       	mov	r30, r3
     c64:	e4 60       	ori	r30, 0x04	; 4
     c66:	3e 2e       	mov	r3, r30
     c68:	2a c0       	rjmp	.+84     	; 0xcbe <vfprintf+0xe6>
     c6a:	f3 2d       	mov	r31, r3
     c6c:	f8 60       	ori	r31, 0x08	; 8
     c6e:	1d c0       	rjmp	.+58     	; 0xcaa <vfprintf+0xd2>
     c70:	37 fc       	sbrc	r3, 7
     c72:	2d c0       	rjmp	.+90     	; 0xcce <vfprintf+0xf6>
     c74:	20 ed       	ldi	r18, 0xD0	; 208
     c76:	28 0f       	add	r18, r24
     c78:	2a 30       	cpi	r18, 0x0A	; 10
     c7a:	40 f0       	brcs	.+16     	; 0xc8c <vfprintf+0xb4>
     c7c:	8e 32       	cpi	r24, 0x2E	; 46
     c7e:	b9 f4       	brne	.+46     	; 0xcae <vfprintf+0xd6>
     c80:	36 fc       	sbrc	r3, 6
     c82:	81 c1       	rjmp	.+770    	; 0xf86 <vfprintf+0x3ae>
     c84:	23 2d       	mov	r18, r3
     c86:	20 64       	ori	r18, 0x40	; 64
     c88:	32 2e       	mov	r3, r18
     c8a:	19 c0       	rjmp	.+50     	; 0xcbe <vfprintf+0xe6>
     c8c:	36 fe       	sbrs	r3, 6
     c8e:	06 c0       	rjmp	.+12     	; 0xc9c <vfprintf+0xc4>
     c90:	8a e0       	ldi	r24, 0x0A	; 10
     c92:	98 9e       	mul	r9, r24
     c94:	20 0d       	add	r18, r0
     c96:	11 24       	eor	r1, r1
     c98:	92 2e       	mov	r9, r18
     c9a:	11 c0       	rjmp	.+34     	; 0xcbe <vfprintf+0xe6>
     c9c:	ea e0       	ldi	r30, 0x0A	; 10
     c9e:	2e 9e       	mul	r2, r30
     ca0:	20 0d       	add	r18, r0
     ca2:	11 24       	eor	r1, r1
     ca4:	22 2e       	mov	r2, r18
     ca6:	f3 2d       	mov	r31, r3
     ca8:	f0 62       	ori	r31, 0x20	; 32
     caa:	3f 2e       	mov	r3, r31
     cac:	08 c0       	rjmp	.+16     	; 0xcbe <vfprintf+0xe6>
     cae:	8c 36       	cpi	r24, 0x6C	; 108
     cb0:	21 f4       	brne	.+8      	; 0xcba <vfprintf+0xe2>
     cb2:	83 2d       	mov	r24, r3
     cb4:	80 68       	ori	r24, 0x80	; 128
     cb6:	38 2e       	mov	r3, r24
     cb8:	02 c0       	rjmp	.+4      	; 0xcbe <vfprintf+0xe6>
     cba:	88 36       	cpi	r24, 0x68	; 104
     cbc:	41 f4       	brne	.+16     	; 0xcce <vfprintf+0xf6>
     cbe:	f7 01       	movw	r30, r14
     cc0:	93 fd       	sbrc	r25, 3
     cc2:	85 91       	lpm	r24, Z+
     cc4:	93 ff       	sbrs	r25, 3
     cc6:	81 91       	ld	r24, Z+
     cc8:	7f 01       	movw	r14, r30
     cca:	81 11       	cpse	r24, r1
     ccc:	b3 cf       	rjmp	.-154    	; 0xc34 <vfprintf+0x5c>
     cce:	98 2f       	mov	r25, r24
     cd0:	9f 7d       	andi	r25, 0xDF	; 223
     cd2:	95 54       	subi	r25, 0x45	; 69
     cd4:	93 30       	cpi	r25, 0x03	; 3
     cd6:	28 f4       	brcc	.+10     	; 0xce2 <vfprintf+0x10a>
     cd8:	0c 5f       	subi	r16, 0xFC	; 252
     cda:	1f 4f       	sbci	r17, 0xFF	; 255
     cdc:	9f e3       	ldi	r25, 0x3F	; 63
     cde:	99 83       	std	Y+1, r25	; 0x01
     ce0:	0d c0       	rjmp	.+26     	; 0xcfc <vfprintf+0x124>
     ce2:	83 36       	cpi	r24, 0x63	; 99
     ce4:	31 f0       	breq	.+12     	; 0xcf2 <vfprintf+0x11a>
     ce6:	83 37       	cpi	r24, 0x73	; 115
     ce8:	71 f0       	breq	.+28     	; 0xd06 <vfprintf+0x12e>
     cea:	83 35       	cpi	r24, 0x53	; 83
     cec:	09 f0       	breq	.+2      	; 0xcf0 <vfprintf+0x118>
     cee:	59 c0       	rjmp	.+178    	; 0xda2 <vfprintf+0x1ca>
     cf0:	21 c0       	rjmp	.+66     	; 0xd34 <vfprintf+0x15c>
     cf2:	f8 01       	movw	r30, r16
     cf4:	80 81       	ld	r24, Z
     cf6:	89 83       	std	Y+1, r24	; 0x01
     cf8:	0e 5f       	subi	r16, 0xFE	; 254
     cfa:	1f 4f       	sbci	r17, 0xFF	; 255
     cfc:	88 24       	eor	r8, r8
     cfe:	83 94       	inc	r8
     d00:	91 2c       	mov	r9, r1
     d02:	53 01       	movw	r10, r6
     d04:	13 c0       	rjmp	.+38     	; 0xd2c <vfprintf+0x154>
     d06:	28 01       	movw	r4, r16
     d08:	f2 e0       	ldi	r31, 0x02	; 2
     d0a:	4f 0e       	add	r4, r31
     d0c:	51 1c       	adc	r5, r1
     d0e:	f8 01       	movw	r30, r16
     d10:	a0 80       	ld	r10, Z
     d12:	b1 80       	ldd	r11, Z+1	; 0x01
     d14:	36 fe       	sbrs	r3, 6
     d16:	03 c0       	rjmp	.+6      	; 0xd1e <vfprintf+0x146>
     d18:	69 2d       	mov	r22, r9
     d1a:	70 e0       	ldi	r23, 0x00	; 0
     d1c:	02 c0       	rjmp	.+4      	; 0xd22 <vfprintf+0x14a>
     d1e:	6f ef       	ldi	r22, 0xFF	; 255
     d20:	7f ef       	ldi	r23, 0xFF	; 255
     d22:	c5 01       	movw	r24, r10
     d24:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <strnlen>
     d28:	4c 01       	movw	r8, r24
     d2a:	82 01       	movw	r16, r4
     d2c:	f3 2d       	mov	r31, r3
     d2e:	ff 77       	andi	r31, 0x7F	; 127
     d30:	3f 2e       	mov	r3, r31
     d32:	16 c0       	rjmp	.+44     	; 0xd60 <vfprintf+0x188>
     d34:	28 01       	movw	r4, r16
     d36:	22 e0       	ldi	r18, 0x02	; 2
     d38:	42 0e       	add	r4, r18
     d3a:	51 1c       	adc	r5, r1
     d3c:	f8 01       	movw	r30, r16
     d3e:	a0 80       	ld	r10, Z
     d40:	b1 80       	ldd	r11, Z+1	; 0x01
     d42:	36 fe       	sbrs	r3, 6
     d44:	03 c0       	rjmp	.+6      	; 0xd4c <vfprintf+0x174>
     d46:	69 2d       	mov	r22, r9
     d48:	70 e0       	ldi	r23, 0x00	; 0
     d4a:	02 c0       	rjmp	.+4      	; 0xd50 <vfprintf+0x178>
     d4c:	6f ef       	ldi	r22, 0xFF	; 255
     d4e:	7f ef       	ldi	r23, 0xFF	; 255
     d50:	c5 01       	movw	r24, r10
     d52:	0e 94 cd 07 	call	0xf9a	; 0xf9a <strnlen_P>
     d56:	4c 01       	movw	r8, r24
     d58:	f3 2d       	mov	r31, r3
     d5a:	f0 68       	ori	r31, 0x80	; 128
     d5c:	3f 2e       	mov	r3, r31
     d5e:	82 01       	movw	r16, r4
     d60:	33 fc       	sbrc	r3, 3
     d62:	1b c0       	rjmp	.+54     	; 0xd9a <vfprintf+0x1c2>
     d64:	82 2d       	mov	r24, r2
     d66:	90 e0       	ldi	r25, 0x00	; 0
     d68:	88 16       	cp	r8, r24
     d6a:	99 06       	cpc	r9, r25
     d6c:	b0 f4       	brcc	.+44     	; 0xd9a <vfprintf+0x1c2>
     d6e:	b6 01       	movw	r22, r12
     d70:	80 e2       	ldi	r24, 0x20	; 32
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <fputc>
     d78:	2a 94       	dec	r2
     d7a:	f4 cf       	rjmp	.-24     	; 0xd64 <vfprintf+0x18c>
     d7c:	f5 01       	movw	r30, r10
     d7e:	37 fc       	sbrc	r3, 7
     d80:	85 91       	lpm	r24, Z+
     d82:	37 fe       	sbrs	r3, 7
     d84:	81 91       	ld	r24, Z+
     d86:	5f 01       	movw	r10, r30
     d88:	b6 01       	movw	r22, r12
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <fputc>
     d90:	21 10       	cpse	r2, r1
     d92:	2a 94       	dec	r2
     d94:	21 e0       	ldi	r18, 0x01	; 1
     d96:	82 1a       	sub	r8, r18
     d98:	91 08       	sbc	r9, r1
     d9a:	81 14       	cp	r8, r1
     d9c:	91 04       	cpc	r9, r1
     d9e:	71 f7       	brne	.-36     	; 0xd7c <vfprintf+0x1a4>
     da0:	e8 c0       	rjmp	.+464    	; 0xf72 <vfprintf+0x39a>
     da2:	84 36       	cpi	r24, 0x64	; 100
     da4:	11 f0       	breq	.+4      	; 0xdaa <vfprintf+0x1d2>
     da6:	89 36       	cpi	r24, 0x69	; 105
     da8:	41 f5       	brne	.+80     	; 0xdfa <vfprintf+0x222>
     daa:	f8 01       	movw	r30, r16
     dac:	37 fe       	sbrs	r3, 7
     dae:	07 c0       	rjmp	.+14     	; 0xdbe <vfprintf+0x1e6>
     db0:	60 81       	ld	r22, Z
     db2:	71 81       	ldd	r23, Z+1	; 0x01
     db4:	82 81       	ldd	r24, Z+2	; 0x02
     db6:	93 81       	ldd	r25, Z+3	; 0x03
     db8:	0c 5f       	subi	r16, 0xFC	; 252
     dba:	1f 4f       	sbci	r17, 0xFF	; 255
     dbc:	08 c0       	rjmp	.+16     	; 0xdce <vfprintf+0x1f6>
     dbe:	60 81       	ld	r22, Z
     dc0:	71 81       	ldd	r23, Z+1	; 0x01
     dc2:	07 2e       	mov	r0, r23
     dc4:	00 0c       	add	r0, r0
     dc6:	88 0b       	sbc	r24, r24
     dc8:	99 0b       	sbc	r25, r25
     dca:	0e 5f       	subi	r16, 0xFE	; 254
     dcc:	1f 4f       	sbci	r17, 0xFF	; 255
     dce:	f3 2d       	mov	r31, r3
     dd0:	ff 76       	andi	r31, 0x6F	; 111
     dd2:	3f 2e       	mov	r3, r31
     dd4:	97 ff       	sbrs	r25, 7
     dd6:	09 c0       	rjmp	.+18     	; 0xdea <vfprintf+0x212>
     dd8:	90 95       	com	r25
     dda:	80 95       	com	r24
     ddc:	70 95       	com	r23
     dde:	61 95       	neg	r22
     de0:	7f 4f       	sbci	r23, 0xFF	; 255
     de2:	8f 4f       	sbci	r24, 0xFF	; 255
     de4:	9f 4f       	sbci	r25, 0xFF	; 255
     de6:	f0 68       	ori	r31, 0x80	; 128
     de8:	3f 2e       	mov	r3, r31
     dea:	2a e0       	ldi	r18, 0x0A	; 10
     dec:	30 e0       	ldi	r19, 0x00	; 0
     dee:	a3 01       	movw	r20, r6
     df0:	0e 94 1f 08 	call	0x103e	; 0x103e <__ultoa_invert>
     df4:	88 2e       	mov	r8, r24
     df6:	86 18       	sub	r8, r6
     df8:	45 c0       	rjmp	.+138    	; 0xe84 <vfprintf+0x2ac>
     dfa:	85 37       	cpi	r24, 0x75	; 117
     dfc:	31 f4       	brne	.+12     	; 0xe0a <vfprintf+0x232>
     dfe:	23 2d       	mov	r18, r3
     e00:	2f 7e       	andi	r18, 0xEF	; 239
     e02:	b2 2e       	mov	r11, r18
     e04:	2a e0       	ldi	r18, 0x0A	; 10
     e06:	30 e0       	ldi	r19, 0x00	; 0
     e08:	25 c0       	rjmp	.+74     	; 0xe54 <vfprintf+0x27c>
     e0a:	93 2d       	mov	r25, r3
     e0c:	99 7f       	andi	r25, 0xF9	; 249
     e0e:	b9 2e       	mov	r11, r25
     e10:	8f 36       	cpi	r24, 0x6F	; 111
     e12:	c1 f0       	breq	.+48     	; 0xe44 <vfprintf+0x26c>
     e14:	18 f4       	brcc	.+6      	; 0xe1c <vfprintf+0x244>
     e16:	88 35       	cpi	r24, 0x58	; 88
     e18:	79 f0       	breq	.+30     	; 0xe38 <vfprintf+0x260>
     e1a:	b5 c0       	rjmp	.+362    	; 0xf86 <vfprintf+0x3ae>
     e1c:	80 37       	cpi	r24, 0x70	; 112
     e1e:	19 f0       	breq	.+6      	; 0xe26 <vfprintf+0x24e>
     e20:	88 37       	cpi	r24, 0x78	; 120
     e22:	21 f0       	breq	.+8      	; 0xe2c <vfprintf+0x254>
     e24:	b0 c0       	rjmp	.+352    	; 0xf86 <vfprintf+0x3ae>
     e26:	e9 2f       	mov	r30, r25
     e28:	e0 61       	ori	r30, 0x10	; 16
     e2a:	be 2e       	mov	r11, r30
     e2c:	b4 fe       	sbrs	r11, 4
     e2e:	0d c0       	rjmp	.+26     	; 0xe4a <vfprintf+0x272>
     e30:	fb 2d       	mov	r31, r11
     e32:	f4 60       	ori	r31, 0x04	; 4
     e34:	bf 2e       	mov	r11, r31
     e36:	09 c0       	rjmp	.+18     	; 0xe4a <vfprintf+0x272>
     e38:	34 fe       	sbrs	r3, 4
     e3a:	0a c0       	rjmp	.+20     	; 0xe50 <vfprintf+0x278>
     e3c:	29 2f       	mov	r18, r25
     e3e:	26 60       	ori	r18, 0x06	; 6
     e40:	b2 2e       	mov	r11, r18
     e42:	06 c0       	rjmp	.+12     	; 0xe50 <vfprintf+0x278>
     e44:	28 e0       	ldi	r18, 0x08	; 8
     e46:	30 e0       	ldi	r19, 0x00	; 0
     e48:	05 c0       	rjmp	.+10     	; 0xe54 <vfprintf+0x27c>
     e4a:	20 e1       	ldi	r18, 0x10	; 16
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	02 c0       	rjmp	.+4      	; 0xe54 <vfprintf+0x27c>
     e50:	20 e1       	ldi	r18, 0x10	; 16
     e52:	32 e0       	ldi	r19, 0x02	; 2
     e54:	f8 01       	movw	r30, r16
     e56:	b7 fe       	sbrs	r11, 7
     e58:	07 c0       	rjmp	.+14     	; 0xe68 <vfprintf+0x290>
     e5a:	60 81       	ld	r22, Z
     e5c:	71 81       	ldd	r23, Z+1	; 0x01
     e5e:	82 81       	ldd	r24, Z+2	; 0x02
     e60:	93 81       	ldd	r25, Z+3	; 0x03
     e62:	0c 5f       	subi	r16, 0xFC	; 252
     e64:	1f 4f       	sbci	r17, 0xFF	; 255
     e66:	06 c0       	rjmp	.+12     	; 0xe74 <vfprintf+0x29c>
     e68:	60 81       	ld	r22, Z
     e6a:	71 81       	ldd	r23, Z+1	; 0x01
     e6c:	80 e0       	ldi	r24, 0x00	; 0
     e6e:	90 e0       	ldi	r25, 0x00	; 0
     e70:	0e 5f       	subi	r16, 0xFE	; 254
     e72:	1f 4f       	sbci	r17, 0xFF	; 255
     e74:	a3 01       	movw	r20, r6
     e76:	0e 94 1f 08 	call	0x103e	; 0x103e <__ultoa_invert>
     e7a:	88 2e       	mov	r8, r24
     e7c:	86 18       	sub	r8, r6
     e7e:	fb 2d       	mov	r31, r11
     e80:	ff 77       	andi	r31, 0x7F	; 127
     e82:	3f 2e       	mov	r3, r31
     e84:	36 fe       	sbrs	r3, 6
     e86:	0d c0       	rjmp	.+26     	; 0xea2 <vfprintf+0x2ca>
     e88:	23 2d       	mov	r18, r3
     e8a:	2e 7f       	andi	r18, 0xFE	; 254
     e8c:	a2 2e       	mov	r10, r18
     e8e:	89 14       	cp	r8, r9
     e90:	58 f4       	brcc	.+22     	; 0xea8 <vfprintf+0x2d0>
     e92:	34 fe       	sbrs	r3, 4
     e94:	0b c0       	rjmp	.+22     	; 0xeac <vfprintf+0x2d4>
     e96:	32 fc       	sbrc	r3, 2
     e98:	09 c0       	rjmp	.+18     	; 0xeac <vfprintf+0x2d4>
     e9a:	83 2d       	mov	r24, r3
     e9c:	8e 7e       	andi	r24, 0xEE	; 238
     e9e:	a8 2e       	mov	r10, r24
     ea0:	05 c0       	rjmp	.+10     	; 0xeac <vfprintf+0x2d4>
     ea2:	b8 2c       	mov	r11, r8
     ea4:	a3 2c       	mov	r10, r3
     ea6:	03 c0       	rjmp	.+6      	; 0xeae <vfprintf+0x2d6>
     ea8:	b8 2c       	mov	r11, r8
     eaa:	01 c0       	rjmp	.+2      	; 0xeae <vfprintf+0x2d6>
     eac:	b9 2c       	mov	r11, r9
     eae:	a4 fe       	sbrs	r10, 4
     eb0:	0f c0       	rjmp	.+30     	; 0xed0 <vfprintf+0x2f8>
     eb2:	fe 01       	movw	r30, r28
     eb4:	e8 0d       	add	r30, r8
     eb6:	f1 1d       	adc	r31, r1
     eb8:	80 81       	ld	r24, Z
     eba:	80 33       	cpi	r24, 0x30	; 48
     ebc:	21 f4       	brne	.+8      	; 0xec6 <vfprintf+0x2ee>
     ebe:	9a 2d       	mov	r25, r10
     ec0:	99 7e       	andi	r25, 0xE9	; 233
     ec2:	a9 2e       	mov	r10, r25
     ec4:	09 c0       	rjmp	.+18     	; 0xed8 <vfprintf+0x300>
     ec6:	a2 fe       	sbrs	r10, 2
     ec8:	06 c0       	rjmp	.+12     	; 0xed6 <vfprintf+0x2fe>
     eca:	b3 94       	inc	r11
     ecc:	b3 94       	inc	r11
     ece:	04 c0       	rjmp	.+8      	; 0xed8 <vfprintf+0x300>
     ed0:	8a 2d       	mov	r24, r10
     ed2:	86 78       	andi	r24, 0x86	; 134
     ed4:	09 f0       	breq	.+2      	; 0xed8 <vfprintf+0x300>
     ed6:	b3 94       	inc	r11
     ed8:	a3 fc       	sbrc	r10, 3
     eda:	11 c0       	rjmp	.+34     	; 0xefe <vfprintf+0x326>
     edc:	a0 fe       	sbrs	r10, 0
     ede:	06 c0       	rjmp	.+12     	; 0xeec <vfprintf+0x314>
     ee0:	b2 14       	cp	r11, r2
     ee2:	88 f4       	brcc	.+34     	; 0xf06 <vfprintf+0x32e>
     ee4:	28 0c       	add	r2, r8
     ee6:	92 2c       	mov	r9, r2
     ee8:	9b 18       	sub	r9, r11
     eea:	0e c0       	rjmp	.+28     	; 0xf08 <vfprintf+0x330>
     eec:	b2 14       	cp	r11, r2
     eee:	60 f4       	brcc	.+24     	; 0xf08 <vfprintf+0x330>
     ef0:	b6 01       	movw	r22, r12
     ef2:	80 e2       	ldi	r24, 0x20	; 32
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <fputc>
     efa:	b3 94       	inc	r11
     efc:	f7 cf       	rjmp	.-18     	; 0xeec <vfprintf+0x314>
     efe:	b2 14       	cp	r11, r2
     f00:	18 f4       	brcc	.+6      	; 0xf08 <vfprintf+0x330>
     f02:	2b 18       	sub	r2, r11
     f04:	02 c0       	rjmp	.+4      	; 0xf0a <vfprintf+0x332>
     f06:	98 2c       	mov	r9, r8
     f08:	21 2c       	mov	r2, r1
     f0a:	a4 fe       	sbrs	r10, 4
     f0c:	10 c0       	rjmp	.+32     	; 0xf2e <vfprintf+0x356>
     f0e:	b6 01       	movw	r22, r12
     f10:	80 e3       	ldi	r24, 0x30	; 48
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <fputc>
     f18:	a2 fe       	sbrs	r10, 2
     f1a:	17 c0       	rjmp	.+46     	; 0xf4a <vfprintf+0x372>
     f1c:	a1 fc       	sbrc	r10, 1
     f1e:	03 c0       	rjmp	.+6      	; 0xf26 <vfprintf+0x34e>
     f20:	88 e7       	ldi	r24, 0x78	; 120
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	02 c0       	rjmp	.+4      	; 0xf2a <vfprintf+0x352>
     f26:	88 e5       	ldi	r24, 0x58	; 88
     f28:	90 e0       	ldi	r25, 0x00	; 0
     f2a:	b6 01       	movw	r22, r12
     f2c:	0c c0       	rjmp	.+24     	; 0xf46 <vfprintf+0x36e>
     f2e:	8a 2d       	mov	r24, r10
     f30:	86 78       	andi	r24, 0x86	; 134
     f32:	59 f0       	breq	.+22     	; 0xf4a <vfprintf+0x372>
     f34:	a1 fe       	sbrs	r10, 1
     f36:	02 c0       	rjmp	.+4      	; 0xf3c <vfprintf+0x364>
     f38:	8b e2       	ldi	r24, 0x2B	; 43
     f3a:	01 c0       	rjmp	.+2      	; 0xf3e <vfprintf+0x366>
     f3c:	80 e2       	ldi	r24, 0x20	; 32
     f3e:	a7 fc       	sbrc	r10, 7
     f40:	8d e2       	ldi	r24, 0x2D	; 45
     f42:	b6 01       	movw	r22, r12
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <fputc>
     f4a:	89 14       	cp	r8, r9
     f4c:	38 f4       	brcc	.+14     	; 0xf5c <vfprintf+0x384>
     f4e:	b6 01       	movw	r22, r12
     f50:	80 e3       	ldi	r24, 0x30	; 48
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <fputc>
     f58:	9a 94       	dec	r9
     f5a:	f7 cf       	rjmp	.-18     	; 0xf4a <vfprintf+0x372>
     f5c:	8a 94       	dec	r8
     f5e:	f3 01       	movw	r30, r6
     f60:	e8 0d       	add	r30, r8
     f62:	f1 1d       	adc	r31, r1
     f64:	80 81       	ld	r24, Z
     f66:	b6 01       	movw	r22, r12
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <fputc>
     f6e:	81 10       	cpse	r8, r1
     f70:	f5 cf       	rjmp	.-22     	; 0xf5c <vfprintf+0x384>
     f72:	22 20       	and	r2, r2
     f74:	09 f4       	brne	.+2      	; 0xf78 <vfprintf+0x3a0>
     f76:	42 ce       	rjmp	.-892    	; 0xbfc <vfprintf+0x24>
     f78:	b6 01       	movw	r22, r12
     f7a:	80 e2       	ldi	r24, 0x20	; 32
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <fputc>
     f82:	2a 94       	dec	r2
     f84:	f6 cf       	rjmp	.-20     	; 0xf72 <vfprintf+0x39a>
     f86:	f6 01       	movw	r30, r12
     f88:	86 81       	ldd	r24, Z+6	; 0x06
     f8a:	97 81       	ldd	r25, Z+7	; 0x07
     f8c:	02 c0       	rjmp	.+4      	; 0xf92 <vfprintf+0x3ba>
     f8e:	8f ef       	ldi	r24, 0xFF	; 255
     f90:	9f ef       	ldi	r25, 0xFF	; 255
     f92:	2b 96       	adiw	r28, 0x0b	; 11
     f94:	e2 e1       	ldi	r30, 0x12	; 18
     f96:	0c 94 99 08 	jmp	0x1132	; 0x1132 <__epilogue_restores__>

00000f9a <strnlen_P>:
     f9a:	fc 01       	movw	r30, r24
     f9c:	05 90       	lpm	r0, Z+
     f9e:	61 50       	subi	r22, 0x01	; 1
     fa0:	70 40       	sbci	r23, 0x00	; 0
     fa2:	01 10       	cpse	r0, r1
     fa4:	d8 f7       	brcc	.-10     	; 0xf9c <strnlen_P+0x2>
     fa6:	80 95       	com	r24
     fa8:	90 95       	com	r25
     faa:	8e 0f       	add	r24, r30
     fac:	9f 1f       	adc	r25, r31
     fae:	08 95       	ret

00000fb0 <strnlen>:
     fb0:	fc 01       	movw	r30, r24
     fb2:	61 50       	subi	r22, 0x01	; 1
     fb4:	70 40       	sbci	r23, 0x00	; 0
     fb6:	01 90       	ld	r0, Z+
     fb8:	01 10       	cpse	r0, r1
     fba:	d8 f7       	brcc	.-10     	; 0xfb2 <strnlen+0x2>
     fbc:	80 95       	com	r24
     fbe:	90 95       	com	r25
     fc0:	8e 0f       	add	r24, r30
     fc2:	9f 1f       	adc	r25, r31
     fc4:	08 95       	ret

00000fc6 <fputc>:
     fc6:	0f 93       	push	r16
     fc8:	1f 93       	push	r17
     fca:	cf 93       	push	r28
     fcc:	df 93       	push	r29
     fce:	fb 01       	movw	r30, r22
     fd0:	23 81       	ldd	r18, Z+3	; 0x03
     fd2:	21 fd       	sbrc	r18, 1
     fd4:	03 c0       	rjmp	.+6      	; 0xfdc <fputc+0x16>
     fd6:	8f ef       	ldi	r24, 0xFF	; 255
     fd8:	9f ef       	ldi	r25, 0xFF	; 255
     fda:	2c c0       	rjmp	.+88     	; 0x1034 <fputc+0x6e>
     fdc:	22 ff       	sbrs	r18, 2
     fde:	16 c0       	rjmp	.+44     	; 0x100c <fputc+0x46>
     fe0:	46 81       	ldd	r20, Z+6	; 0x06
     fe2:	57 81       	ldd	r21, Z+7	; 0x07
     fe4:	24 81       	ldd	r18, Z+4	; 0x04
     fe6:	35 81       	ldd	r19, Z+5	; 0x05
     fe8:	42 17       	cp	r20, r18
     fea:	53 07       	cpc	r21, r19
     fec:	44 f4       	brge	.+16     	; 0xffe <fputc+0x38>
     fee:	a0 81       	ld	r26, Z
     ff0:	b1 81       	ldd	r27, Z+1	; 0x01
     ff2:	9d 01       	movw	r18, r26
     ff4:	2f 5f       	subi	r18, 0xFF	; 255
     ff6:	3f 4f       	sbci	r19, 0xFF	; 255
     ff8:	31 83       	std	Z+1, r19	; 0x01
     ffa:	20 83       	st	Z, r18
     ffc:	8c 93       	st	X, r24
     ffe:	26 81       	ldd	r18, Z+6	; 0x06
    1000:	37 81       	ldd	r19, Z+7	; 0x07
    1002:	2f 5f       	subi	r18, 0xFF	; 255
    1004:	3f 4f       	sbci	r19, 0xFF	; 255
    1006:	37 83       	std	Z+7, r19	; 0x07
    1008:	26 83       	std	Z+6, r18	; 0x06
    100a:	14 c0       	rjmp	.+40     	; 0x1034 <fputc+0x6e>
    100c:	8b 01       	movw	r16, r22
    100e:	ec 01       	movw	r28, r24
    1010:	fb 01       	movw	r30, r22
    1012:	00 84       	ldd	r0, Z+8	; 0x08
    1014:	f1 85       	ldd	r31, Z+9	; 0x09
    1016:	e0 2d       	mov	r30, r0
    1018:	09 95       	icall
    101a:	89 2b       	or	r24, r25
    101c:	e1 f6       	brne	.-72     	; 0xfd6 <fputc+0x10>
    101e:	d8 01       	movw	r26, r16
    1020:	16 96       	adiw	r26, 0x06	; 6
    1022:	8d 91       	ld	r24, X+
    1024:	9c 91       	ld	r25, X
    1026:	17 97       	sbiw	r26, 0x07	; 7
    1028:	01 96       	adiw	r24, 0x01	; 1
    102a:	17 96       	adiw	r26, 0x07	; 7
    102c:	9c 93       	st	X, r25
    102e:	8e 93       	st	-X, r24
    1030:	16 97       	sbiw	r26, 0x06	; 6
    1032:	ce 01       	movw	r24, r28
    1034:	df 91       	pop	r29
    1036:	cf 91       	pop	r28
    1038:	1f 91       	pop	r17
    103a:	0f 91       	pop	r16
    103c:	08 95       	ret

0000103e <__ultoa_invert>:
    103e:	fa 01       	movw	r30, r20
    1040:	aa 27       	eor	r26, r26
    1042:	28 30       	cpi	r18, 0x08	; 8
    1044:	51 f1       	breq	.+84     	; 0x109a <__ultoa_invert+0x5c>
    1046:	20 31       	cpi	r18, 0x10	; 16
    1048:	81 f1       	breq	.+96     	; 0x10aa <__ultoa_invert+0x6c>
    104a:	e8 94       	clt
    104c:	6f 93       	push	r22
    104e:	6e 7f       	andi	r22, 0xFE	; 254
    1050:	6e 5f       	subi	r22, 0xFE	; 254
    1052:	7f 4f       	sbci	r23, 0xFF	; 255
    1054:	8f 4f       	sbci	r24, 0xFF	; 255
    1056:	9f 4f       	sbci	r25, 0xFF	; 255
    1058:	af 4f       	sbci	r26, 0xFF	; 255
    105a:	b1 e0       	ldi	r27, 0x01	; 1
    105c:	3e d0       	rcall	.+124    	; 0x10da <__ultoa_invert+0x9c>
    105e:	b4 e0       	ldi	r27, 0x04	; 4
    1060:	3c d0       	rcall	.+120    	; 0x10da <__ultoa_invert+0x9c>
    1062:	67 0f       	add	r22, r23
    1064:	78 1f       	adc	r23, r24
    1066:	89 1f       	adc	r24, r25
    1068:	9a 1f       	adc	r25, r26
    106a:	a1 1d       	adc	r26, r1
    106c:	68 0f       	add	r22, r24
    106e:	79 1f       	adc	r23, r25
    1070:	8a 1f       	adc	r24, r26
    1072:	91 1d       	adc	r25, r1
    1074:	a1 1d       	adc	r26, r1
    1076:	6a 0f       	add	r22, r26
    1078:	71 1d       	adc	r23, r1
    107a:	81 1d       	adc	r24, r1
    107c:	91 1d       	adc	r25, r1
    107e:	a1 1d       	adc	r26, r1
    1080:	20 d0       	rcall	.+64     	; 0x10c2 <__ultoa_invert+0x84>
    1082:	09 f4       	brne	.+2      	; 0x1086 <__ultoa_invert+0x48>
    1084:	68 94       	set
    1086:	3f 91       	pop	r19
    1088:	2a e0       	ldi	r18, 0x0A	; 10
    108a:	26 9f       	mul	r18, r22
    108c:	11 24       	eor	r1, r1
    108e:	30 19       	sub	r19, r0
    1090:	30 5d       	subi	r19, 0xD0	; 208
    1092:	31 93       	st	Z+, r19
    1094:	de f6       	brtc	.-74     	; 0x104c <__ultoa_invert+0xe>
    1096:	cf 01       	movw	r24, r30
    1098:	08 95       	ret
    109a:	46 2f       	mov	r20, r22
    109c:	47 70       	andi	r20, 0x07	; 7
    109e:	40 5d       	subi	r20, 0xD0	; 208
    10a0:	41 93       	st	Z+, r20
    10a2:	b3 e0       	ldi	r27, 0x03	; 3
    10a4:	0f d0       	rcall	.+30     	; 0x10c4 <__ultoa_invert+0x86>
    10a6:	c9 f7       	brne	.-14     	; 0x109a <__ultoa_invert+0x5c>
    10a8:	f6 cf       	rjmp	.-20     	; 0x1096 <__ultoa_invert+0x58>
    10aa:	46 2f       	mov	r20, r22
    10ac:	4f 70       	andi	r20, 0x0F	; 15
    10ae:	40 5d       	subi	r20, 0xD0	; 208
    10b0:	4a 33       	cpi	r20, 0x3A	; 58
    10b2:	18 f0       	brcs	.+6      	; 0x10ba <__ultoa_invert+0x7c>
    10b4:	49 5d       	subi	r20, 0xD9	; 217
    10b6:	31 fd       	sbrc	r19, 1
    10b8:	40 52       	subi	r20, 0x20	; 32
    10ba:	41 93       	st	Z+, r20
    10bc:	02 d0       	rcall	.+4      	; 0x10c2 <__ultoa_invert+0x84>
    10be:	a9 f7       	brne	.-22     	; 0x10aa <__ultoa_invert+0x6c>
    10c0:	ea cf       	rjmp	.-44     	; 0x1096 <__ultoa_invert+0x58>
    10c2:	b4 e0       	ldi	r27, 0x04	; 4
    10c4:	a6 95       	lsr	r26
    10c6:	97 95       	ror	r25
    10c8:	87 95       	ror	r24
    10ca:	77 95       	ror	r23
    10cc:	67 95       	ror	r22
    10ce:	ba 95       	dec	r27
    10d0:	c9 f7       	brne	.-14     	; 0x10c4 <__ultoa_invert+0x86>
    10d2:	00 97       	sbiw	r24, 0x00	; 0
    10d4:	61 05       	cpc	r22, r1
    10d6:	71 05       	cpc	r23, r1
    10d8:	08 95       	ret
    10da:	9b 01       	movw	r18, r22
    10dc:	ac 01       	movw	r20, r24
    10de:	0a 2e       	mov	r0, r26
    10e0:	06 94       	lsr	r0
    10e2:	57 95       	ror	r21
    10e4:	47 95       	ror	r20
    10e6:	37 95       	ror	r19
    10e8:	27 95       	ror	r18
    10ea:	ba 95       	dec	r27
    10ec:	c9 f7       	brne	.-14     	; 0x10e0 <__ultoa_invert+0xa2>
    10ee:	62 0f       	add	r22, r18
    10f0:	73 1f       	adc	r23, r19
    10f2:	84 1f       	adc	r24, r20
    10f4:	95 1f       	adc	r25, r21
    10f6:	a0 1d       	adc	r26, r0
    10f8:	08 95       	ret

000010fa <__prologue_saves__>:
    10fa:	2f 92       	push	r2
    10fc:	3f 92       	push	r3
    10fe:	4f 92       	push	r4
    1100:	5f 92       	push	r5
    1102:	6f 92       	push	r6
    1104:	7f 92       	push	r7
    1106:	8f 92       	push	r8
    1108:	9f 92       	push	r9
    110a:	af 92       	push	r10
    110c:	bf 92       	push	r11
    110e:	cf 92       	push	r12
    1110:	df 92       	push	r13
    1112:	ef 92       	push	r14
    1114:	ff 92       	push	r15
    1116:	0f 93       	push	r16
    1118:	1f 93       	push	r17
    111a:	cf 93       	push	r28
    111c:	df 93       	push	r29
    111e:	cd b7       	in	r28, 0x3d	; 61
    1120:	de b7       	in	r29, 0x3e	; 62
    1122:	ca 1b       	sub	r28, r26
    1124:	db 0b       	sbc	r29, r27
    1126:	0f b6       	in	r0, 0x3f	; 63
    1128:	f8 94       	cli
    112a:	de bf       	out	0x3e, r29	; 62
    112c:	0f be       	out	0x3f, r0	; 63
    112e:	cd bf       	out	0x3d, r28	; 61
    1130:	09 94       	ijmp

00001132 <__epilogue_restores__>:
    1132:	2a 88       	ldd	r2, Y+18	; 0x12
    1134:	39 88       	ldd	r3, Y+17	; 0x11
    1136:	48 88       	ldd	r4, Y+16	; 0x10
    1138:	5f 84       	ldd	r5, Y+15	; 0x0f
    113a:	6e 84       	ldd	r6, Y+14	; 0x0e
    113c:	7d 84       	ldd	r7, Y+13	; 0x0d
    113e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1140:	9b 84       	ldd	r9, Y+11	; 0x0b
    1142:	aa 84       	ldd	r10, Y+10	; 0x0a
    1144:	b9 84       	ldd	r11, Y+9	; 0x09
    1146:	c8 84       	ldd	r12, Y+8	; 0x08
    1148:	df 80       	ldd	r13, Y+7	; 0x07
    114a:	ee 80       	ldd	r14, Y+6	; 0x06
    114c:	fd 80       	ldd	r15, Y+5	; 0x05
    114e:	0c 81       	ldd	r16, Y+4	; 0x04
    1150:	1b 81       	ldd	r17, Y+3	; 0x03
    1152:	aa 81       	ldd	r26, Y+2	; 0x02
    1154:	b9 81       	ldd	r27, Y+1	; 0x01
    1156:	ce 0f       	add	r28, r30
    1158:	d1 1d       	adc	r29, r1
    115a:	0f b6       	in	r0, 0x3f	; 63
    115c:	f8 94       	cli
    115e:	de bf       	out	0x3e, r29	; 62
    1160:	0f be       	out	0x3f, r0	; 63
    1162:	cd bf       	out	0x3d, r28	; 61
    1164:	ed 01       	movw	r28, r26
    1166:	08 95       	ret

00001168 <_exit>:
    1168:	f8 94       	cli

0000116a <__stop_program>:
    116a:	ff cf       	rjmp	.-2      	; 0x116a <__stop_program>
