<config>

	<inputs>

		

		

		<input_type>Verilog</input_type>

		

		<input_path_and_name>hard_block_include.v</input_path_and_name>

		<input_path_and_name>eltwise_layer.v</input_path_and_name>

	</inputs>

	<output>

		

		<output_type>blif</output_type>

		<output_path_and_name>eltwise_layer.yosys.blif</output_path_and_name>

		<target>

			

			<arch_file>k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml</arch_file>

		</target>

	</output>

	<optimizations>

		<multiply size="3" fixed="1" fracture="0" padding="-1" />

		<memory split_memory_width="1" split_memory_depth="11" />

		<adder size="0" threshold_size="1" />

	</optimizations>

	<debug_outputs>

		

		<debug_output_path>.</debug_output_path>

		<output_ast_graphs>1</output_ast_graphs>

		<output_netlist_graphs>1</output_netlist_graphs>

	</debug_outputs>

</config>