//! Lower level data and instruction cache control.


#[inline(always)]
pub fn l1_instruction_enable() {
    
}
