Time resolution is 1 ps
$stop called at time : 12 ns : File "C:/Users/denis/Verilog_projects/Lab_7/or_latch/or_latch.srcs/sim_1/new/test_bistabil.v" Line 14
