<stg><name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5</name>


<trans_list>

<trans id="177" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body79

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body79:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="7">
<![CDATA[
for.body79:1 %trunc_ln66 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body79:2 %icmp_ln66 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body79:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body79:4 %add_ln66 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body79:5 %br_ln66 = br i1 %icmp_ln66, void %for.body79.split, void %VITIS_LOOP_80_8.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.body79.split:0 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln66, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="9">
<![CDATA[
for.body79.split:1 %zext_ln70 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:2 %accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="accum_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body79.split:3 %or_ln70 = or i9 %tmp, i9 1

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
for.body79.split:4 %zext_ln70_1 = zext i9 %or_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:5 %accum_V_addr_1 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="accum_V_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:24 %accum_V_1_addr = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="accum_V_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:25 %accum_V_1_addr_1 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="accum_V_1_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:32 %accum_V_2_addr = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="accum_V_2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:33 %accum_V_2_addr_1 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="accum_V_2_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:40 %accum_V_3_addr = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="accum_V_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:41 %accum_V_3_addr_1 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="accum_V_3_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:48 %accum_V_4_addr = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="accum_V_4_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:49 %accum_V_4_addr_1 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="accum_V_4_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:56 %accum_V_5_addr = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="accum_V_5_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:57 %accum_V_5_addr_1 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="accum_V_5_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:64 %accum_V_6_addr = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="accum_V_6_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:65 %accum_V_6_addr_1 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="accum_V_6_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:72 %accum_V_7_addr = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="accum_V_7_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:73 %accum_V_7_addr_1 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="accum_V_7_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:82 %store_ln70 = store i16 0, i9 %accum_V_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:83 %store_ln70 = store i16 0, i9 %accum_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:84 %store_ln70 = store i16 0, i9 %accum_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:85 %store_ln70 = store i16 0, i9 %accum_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:86 %store_ln70 = store i16 0, i9 %accum_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:87 %store_ln70 = store i16 0, i9 %accum_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:88 %store_ln70 = store i16 0, i9 %accum_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:89 %store_ln70 = store i16 0, i9 %accum_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:90 %store_ln70 = store i16 0, i9 %accum_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:91 %store_ln70 = store i16 0, i9 %accum_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:92 %store_ln70 = store i16 0, i9 %accum_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:93 %store_ln70 = store i16 0, i9 %accum_V_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:94 %store_ln70 = store i16 0, i9 %accum_V_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:95 %store_ln70 = store i16 0, i9 %accum_V_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:96 %store_ln70 = store i16 0, i9 %accum_V_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:97 %store_ln70 = store i16 0, i9 %accum_V_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body79.split:146 %store_ln66 = store i7 %add_ln66, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
VITIS_LOOP_80_8.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body79.split:6 %or_ln70_1 = or i9 %tmp, i9 2

]]></Node>
<StgValue><ssdm name="or_ln70_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="9">
<![CDATA[
for.body79.split:7 %zext_ln70_2 = zext i9 %or_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:8 %accum_V_addr_2 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="accum_V_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body79.split:9 %or_ln70_2 = or i9 %tmp, i9 3

]]></Node>
<StgValue><ssdm name="or_ln70_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="9">
<![CDATA[
for.body79.split:10 %zext_ln70_3 = zext i9 %or_ln70_2

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:11 %accum_V_addr_3 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="accum_V_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:26 %accum_V_1_addr_2 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="accum_V_1_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:27 %accum_V_1_addr_3 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="accum_V_1_addr_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:34 %accum_V_2_addr_2 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="accum_V_2_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:35 %accum_V_2_addr_3 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="accum_V_2_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:42 %accum_V_3_addr_2 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="accum_V_3_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:43 %accum_V_3_addr_3 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="accum_V_3_addr_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:50 %accum_V_4_addr_2 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="accum_V_4_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:51 %accum_V_4_addr_3 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="accum_V_4_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:58 %accum_V_5_addr_2 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="accum_V_5_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:59 %accum_V_5_addr_3 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="accum_V_5_addr_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:66 %accum_V_6_addr_2 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="accum_V_6_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:67 %accum_V_6_addr_3 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="accum_V_6_addr_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:74 %accum_V_7_addr_2 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="accum_V_7_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:75 %accum_V_7_addr_3 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="accum_V_7_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:98 %store_ln70 = store i16 0, i9 %accum_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:99 %store_ln70 = store i16 0, i9 %accum_V_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:100 %store_ln70 = store i16 0, i9 %accum_V_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:101 %store_ln70 = store i16 0, i9 %accum_V_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:102 %store_ln70 = store i16 0, i9 %accum_V_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:103 %store_ln70 = store i16 0, i9 %accum_V_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:104 %store_ln70 = store i16 0, i9 %accum_V_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:105 %store_ln70 = store i16 0, i9 %accum_V_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:106 %store_ln70 = store i16 0, i9 %accum_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:107 %store_ln70 = store i16 0, i9 %accum_V_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:108 %store_ln70 = store i16 0, i9 %accum_V_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:109 %store_ln70 = store i16 0, i9 %accum_V_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:110 %store_ln70 = store i16 0, i9 %accum_V_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:111 %store_ln70 = store i16 0, i9 %accum_V_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:112 %store_ln70 = store i16 0, i9 %accum_V_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:113 %store_ln70 = store i16 0, i9 %accum_V_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body79.split:12 %or_ln70_3 = or i9 %tmp, i9 4

]]></Node>
<StgValue><ssdm name="or_ln70_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
for.body79.split:13 %zext_ln70_4 = zext i9 %or_ln70_3

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:14 %accum_V_addr_4 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="accum_V_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body79.split:15 %or_ln70_4 = or i9 %tmp, i9 5

]]></Node>
<StgValue><ssdm name="or_ln70_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="9">
<![CDATA[
for.body79.split:16 %zext_ln70_5 = zext i9 %or_ln70_4

]]></Node>
<StgValue><ssdm name="zext_ln70_5"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:17 %accum_V_addr_5 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="accum_V_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:28 %accum_V_1_addr_4 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="accum_V_1_addr_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:29 %accum_V_1_addr_5 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="accum_V_1_addr_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:36 %accum_V_2_addr_4 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="accum_V_2_addr_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:37 %accum_V_2_addr_5 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="accum_V_2_addr_5"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:44 %accum_V_3_addr_4 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="accum_V_3_addr_4"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:45 %accum_V_3_addr_5 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="accum_V_3_addr_5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:52 %accum_V_4_addr_4 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="accum_V_4_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:53 %accum_V_4_addr_5 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="accum_V_4_addr_5"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:60 %accum_V_5_addr_4 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="accum_V_5_addr_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:61 %accum_V_5_addr_5 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="accum_V_5_addr_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:68 %accum_V_6_addr_4 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="accum_V_6_addr_4"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:69 %accum_V_6_addr_5 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="accum_V_6_addr_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:76 %accum_V_7_addr_4 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="accum_V_7_addr_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:77 %accum_V_7_addr_5 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="accum_V_7_addr_5"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:114 %store_ln70 = store i16 0, i9 %accum_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:115 %store_ln70 = store i16 0, i9 %accum_V_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:116 %store_ln70 = store i16 0, i9 %accum_V_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:117 %store_ln70 = store i16 0, i9 %accum_V_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:118 %store_ln70 = store i16 0, i9 %accum_V_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:119 %store_ln70 = store i16 0, i9 %accum_V_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:120 %store_ln70 = store i16 0, i9 %accum_V_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:121 %store_ln70 = store i16 0, i9 %accum_V_7_addr_4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:122 %store_ln70 = store i16 0, i9 %accum_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:123 %store_ln70 = store i16 0, i9 %accum_V_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:124 %store_ln70 = store i16 0, i9 %accum_V_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:125 %store_ln70 = store i16 0, i9 %accum_V_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:126 %store_ln70 = store i16 0, i9 %accum_V_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:127 %store_ln70 = store i16 0, i9 %accum_V_5_addr_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:128 %store_ln70 = store i16 0, i9 %accum_V_6_addr_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:129 %store_ln70 = store i16 0, i9 %accum_V_7_addr_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body79.split:18 %or_ln70_5 = or i9 %tmp, i9 6

]]></Node>
<StgValue><ssdm name="or_ln70_5"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
for.body79.split:19 %zext_ln70_6 = zext i9 %or_ln70_5

]]></Node>
<StgValue><ssdm name="zext_ln70_6"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:20 %accum_V_addr_6 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_6

]]></Node>
<StgValue><ssdm name="accum_V_addr_6"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body79.split:21 %or_ln70_6 = or i9 %tmp, i9 7

]]></Node>
<StgValue><ssdm name="or_ln70_6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="9">
<![CDATA[
for.body79.split:22 %zext_ln70_7 = zext i9 %or_ln70_6

]]></Node>
<StgValue><ssdm name="zext_ln70_7"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:23 %accum_V_addr_7 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_7

]]></Node>
<StgValue><ssdm name="accum_V_addr_7"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:30 %accum_V_1_addr_6 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_6

]]></Node>
<StgValue><ssdm name="accum_V_1_addr_6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:31 %accum_V_1_addr_7 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_7

]]></Node>
<StgValue><ssdm name="accum_V_1_addr_7"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:38 %accum_V_2_addr_6 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_6

]]></Node>
<StgValue><ssdm name="accum_V_2_addr_6"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:39 %accum_V_2_addr_7 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_7

]]></Node>
<StgValue><ssdm name="accum_V_2_addr_7"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:46 %accum_V_3_addr_6 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_6

]]></Node>
<StgValue><ssdm name="accum_V_3_addr_6"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:47 %accum_V_3_addr_7 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_7

]]></Node>
<StgValue><ssdm name="accum_V_3_addr_7"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:54 %accum_V_4_addr_6 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_6

]]></Node>
<StgValue><ssdm name="accum_V_4_addr_6"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:55 %accum_V_4_addr_7 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_7

]]></Node>
<StgValue><ssdm name="accum_V_4_addr_7"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:62 %accum_V_5_addr_6 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_6

]]></Node>
<StgValue><ssdm name="accum_V_5_addr_6"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:63 %accum_V_5_addr_7 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_7

]]></Node>
<StgValue><ssdm name="accum_V_5_addr_7"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:70 %accum_V_6_addr_6 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_6

]]></Node>
<StgValue><ssdm name="accum_V_6_addr_6"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:71 %accum_V_6_addr_7 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_7

]]></Node>
<StgValue><ssdm name="accum_V_6_addr_7"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:78 %accum_V_7_addr_6 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_6

]]></Node>
<StgValue><ssdm name="accum_V_7_addr_6"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body79.split:79 %accum_V_7_addr_7 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_7

]]></Node>
<StgValue><ssdm name="accum_V_7_addr_7"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body79.split:80 %specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln67"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body79.split:81 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:130 %store_ln70 = store i16 0, i9 %accum_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:131 %store_ln70 = store i16 0, i9 %accum_V_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:132 %store_ln70 = store i16 0, i9 %accum_V_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:133 %store_ln70 = store i16 0, i9 %accum_V_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:134 %store_ln70 = store i16 0, i9 %accum_V_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:135 %store_ln70 = store i16 0, i9 %accum_V_5_addr_6

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:136 %store_ln70 = store i16 0, i9 %accum_V_6_addr_6

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:137 %store_ln70 = store i16 0, i9 %accum_V_7_addr_6

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:138 %store_ln70 = store i16 0, i9 %accum_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:139 %store_ln70 = store i16 0, i9 %accum_V_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:140 %store_ln70 = store i16 0, i9 %accum_V_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:141 %store_ln70 = store i16 0, i9 %accum_V_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:142 %store_ln70 = store i16 0, i9 %accum_V_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:143 %store_ln70 = store i16 0, i9 %accum_V_5_addr_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:144 %store_ln70 = store i16 0, i9 %accum_V_6_addr_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
for.body79.split:145 %store_ln70 = store i16 0, i9 %accum_V_7_addr_7

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
for.body79.split:147 %br_ln66 = br void %for.body79

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
