{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550615245748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550615245754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 16:27:25 2019 " "Processing started: Tue Feb 19 16:27:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550615245754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615245754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c lab6_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615245755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550615246670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550615246670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615254914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615254933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615254957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615254965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615254974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "register.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615254981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 4 4 " "Found 4 design units, including 4 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16bit_2input " "Found entity 1: mux_16bit_2input" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254989 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_16bit_4input " "Found entity 2: mux_16bit_4input" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254989 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_3bit_2input " "Found entity 3: mux_3bit_2input" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254989 ""} { "Info" "ISGN_ENTITY_NAME" "4 bus_mux " "Found entity 4: bus_mux" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615254989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615254989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext.sv 5 5 " "Found 5 design units, including 5 entities, in source file ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT10 " "Found entity 1: SEXT10" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255035 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEXT8 " "Found entity 2: SEXT8" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255035 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEXT5 " "Found entity 3: SEXT5" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255035 ""} { "Info" "ISGN_ENTITY_NAME" "4 SEXT4 " "Found entity 4: SEXT4" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255035 ""} { "Info" "ISGN_ENTITY_NAME" "5 ZEXT16 " "Found entity 5: ZEXT16" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_block " "Found entity 1: BEN_block" {  } { { "BEN.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/BEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.sv 3 3 " "Found 3 design units, including 3 entities, in source file adders.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "adders.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/adders.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255065 ""} { "Info" "ISGN_ENTITY_NAME" "2 RippleCarryAdder8bit " "Found entity 2: RippleCarryAdder8bit" {  } { { "adders.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/adders.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255065 ""} { "Info" "ISGN_ENTITY_NAME" "3 RippleCarrySubtractor8bit " "Found entity 3: RippleCarrySubtractor8bit" {  } { { "adders.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/adders.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550615255073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615255073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550615255308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN slc3.sv(42) " "Verilog HDL or VHDL warning at slc3.sv(42): object \"MIO_EN\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550615255496 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "slc3.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550615255496 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255524 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_OUT datapath.sv(35) " "Output port \"PC_OUT\" at datapath.sv(35) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550615255536 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Data_from_CPU datapath.sv(39) " "Output port \"Data_from_CPU\" at datapath.sv(39) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550615255537 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 slc3:my_slc\|datapath:d0\|reg16:PC " "Elaborating entity \"reg16\" for hierarchy \"slc3:my_slc\|datapath:d0\|reg16:PC\"" {  } { { "datapath.sv" "PC" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bit_4input slc3:my_slc\|datapath:d0\|mux_16bit_4input:PCMUXinstance " "Elaborating entity \"mux_16bit_4input\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux_16bit_4input:PCMUXinstance\"" {  } { { "datapath.sv" "PCMUXinstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT10 slc3:my_slc\|datapath:d0\|SEXT10:IRsexter10 " "Elaborating entity \"SEXT10\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT10:IRsexter10\"" {  } { { "datapath.sv" "IRsexter10" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT8 slc3:my_slc\|datapath:d0\|SEXT8:IRsexter8 " "Elaborating entity \"SEXT8\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT8:IRsexter8\"" {  } { { "datapath.sv" "IRsexter8" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT5 slc3:my_slc\|datapath:d0\|SEXT5:IRsexter5 " "Elaborating entity \"SEXT5\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT5:IRsexter5\"" {  } { { "datapath.sv" "IRsexter5" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT4 slc3:my_slc\|datapath:d0\|SEXT4:IRsexter4 " "Elaborating entity \"SEXT4\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT4:IRsexter4\"" {  } { { "datapath.sv" "IRsexter4" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bit_2input slc3:my_slc\|datapath:d0\|mux_16bit_2input:ADDR1MUXinstance " "Elaborating entity \"mux_16bit_2input\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux_16bit_2input:ADDR1MUXinstance\"" {  } { { "datapath.sv" "ADDR1MUXinstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance " "Elaborating entity \"register_unit\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance\"" {  } { { "datapath.sv" "regUnitInstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_2input slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance\|mux_3bit_2input:DRMUX " "Elaborating entity \"mux_3bit_2input\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance\|mux_3bit_2input:DRMUX\"" {  } { { "register_unit.sv" "DRMUX" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu slc3:my_slc\|datapath:d0\|alu:aluInstance " "Elaborating entity \"alu\" for hierarchy \"slc3:my_slc\|datapath:d0\|alu:aluInstance\"" {  } { { "datapath.sv" "aluInstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_block slc3:my_slc\|datapath:d0\|BEN_block:BENLogic " "Elaborating entity \"BEN_block\" for hierarchy \"slc3:my_slc\|datapath:d0\|BEN_block:BENLogic\"" {  } { { "datapath.sv" "BENLogic" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux slc3:my_slc\|datapath:d0\|bus_mux:BusMuxInstance " "Elaborating entity \"bus_mux\" for hierarchy \"slc3:my_slc\|datapath:d0\|bus_mux:BusMuxInstance\"" {  } { { "datapath.sv" "BusMuxInstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550615255696 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615255697 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[11\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[11\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[10\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[10\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[9\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[9\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[8\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[8\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[7\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[7\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[6\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[6\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[5\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[5\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[4\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[4\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[3\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[3\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[2\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[2\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[1\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[1\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|IROUT\[0\] " "Net \"slc3:my_slc\|datapath:d0\|IROUT\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "IROUT\[0\]" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550615255863 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1550615255863 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550615257085 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550615257085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550615257214 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550615257719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550615258669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550615258669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550615259732 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550615259732 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1550615259732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550615259732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550615259732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550615259772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 16:27:39 2019 " "Processing ended: Tue Feb 19 16:27:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550615259772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550615259772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550615259772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550615259772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1550615266400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550615266406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 16:27:42 2019 " "Processing started: Tue Feb 19 16:27:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550615266406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1550615266406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LC3 -c lab6_toplevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LC3 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1550615266406 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1550615268290 ""}
{ "Info" "0" "" "Project  = LC3" {  } {  } 0 0 "Project  = LC3" 0 0 "Fitter" 0 0 1550615268307 ""}
{ "Info" "0" "" "Revision = lab6_toplevel" {  } {  } 0 0 "Revision = lab6_toplevel" 0 0 "Fitter" 0 0 1550615268307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1550615268604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1550615268605 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6_toplevel EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"lab6_toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1550615269028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550615269125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550615269125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1550615270429 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1550615270601 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1550615272374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1550615272374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1550615272374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1550615272374 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1550615272374 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1550615272536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1550615272536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1550615272536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1550615272536 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1550615272536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1550615272651 ""}
{ "Info" "ISTA_SDC_FOUND" "clock.sdc " "Reading SDC File: 'clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1550615276682 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1550615276692 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1550615276692 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1550615276692 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1550615276703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1550615276703 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "  20.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1550615276703 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1550615276703 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1550615276821 ""}  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1550615276821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1550615277621 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1550615277622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1550615277622 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550615277624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550615277626 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1550615277627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1550615277627 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1550615277627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1550615277682 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1550615277682 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1550615277682 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1550615277682 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550615277898 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1550615278309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1550615281648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550615281834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1550615281925 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1550615283631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550615283631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1550615283954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1550615286574 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1550615286574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1550615286792 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1550615286792 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1550615286792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550615286794 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1550615286998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550615287039 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550615287411 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550615287411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550615287768 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550615288532 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[0\] a permanently disabled " "Pin Data\[0\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[0] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[0\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[1\] a permanently disabled " "Pin Data\[1\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[1] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[1\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[2\] a permanently disabled " "Pin Data\[2\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[2] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[2\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[3\] a permanently disabled " "Pin Data\[3\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[3] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[3\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[4\] a permanently disabled " "Pin Data\[4\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[4] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[4\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[5\] a permanently disabled " "Pin Data\[5\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[5] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[5\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[6\] a permanently disabled " "Pin Data\[6\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[6] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[6\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[7\] a permanently disabled " "Pin Data\[7\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[7] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[7\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[8\] a permanently disabled " "Pin Data\[8\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[8] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[8\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[9\] a permanently disabled " "Pin Data\[9\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[9] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[9\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[10\] a permanently disabled " "Pin Data\[10\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[10] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[10\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[11\] a permanently disabled " "Pin Data\[11\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[11] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[11\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[12\] a permanently disabled " "Pin Data\[12\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[12] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[12\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[13\] a permanently disabled " "Pin Data\[13\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[13] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[13\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[14\] a permanently disabled " "Pin Data\[14\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[14] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[14\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[15\] a permanently disabled " "Pin Data\[15\] has a permanently disabled output enable" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { Data[15] } } } { "g:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Data\[15\]" } } } } { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1550615289116 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1550615289116 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.fit.smsg " "Generated suppressed messages file C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1550615289395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6737 " "Peak virtual memory: 6737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550615289934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 16:28:09 2019 " "Processing ended: Tue Feb 19 16:28:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550615289934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550615289934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550615289934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1550615289934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1550615292945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550615292949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 16:28:12 2019 " "Processing started: Tue Feb 19 16:28:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550615292949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1550615292949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LC3 -c lab6_toplevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LC3 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1550615292949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1550615293248 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1550615298055 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1550615298173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550615298812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 16:28:18 2019 " "Processing ended: Tue Feb 19 16:28:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550615298812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550615298812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550615298812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1550615298812 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1550615299537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1550615300508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550615300513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 16:28:19 2019 " "Processing started: Tue Feb 19 16:28:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550615300513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1550615300513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LC3 -c lab6_toplevel " "Command: quartus_sta LC3 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1550615300514 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1550615300702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1550615301035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1550615301035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615301100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615301100 ""}
{ "Info" "ISTA_SDC_FOUND" "clock.sdc " "Reading SDC File: 'clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1550615301671 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1550615301680 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1550615301680 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1550615301707 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1550615301747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.717 " "Worst-case setup slack is 5.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615301850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615301850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.717               0.000 Clk  " "    5.717               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615301850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615301850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615301860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615301860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 Clk  " "    0.445               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615301860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615301860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550615301879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550615301889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.745 " "Worst-case minimum pulse width slack is 4.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615301897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615301897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745               0.000 Clk  " "    4.745               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615301897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615301897 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1550615302029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1550615302114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1550615302998 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1550615303093 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1550615303093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.702 " "Worst-case setup slack is 6.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.702               0.000 Clk  " "    6.702               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615303110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 Clk  " "    0.394               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615303118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550615303125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550615303131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 Clk  " "    4.734               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615303135 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1550615303166 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1550615303272 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1550615303272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.964 " "Worst-case setup slack is 11.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.964               0.000 Clk  " "   11.964               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615303281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 Clk  " "    0.184               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615303291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550615303301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1550615303311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 Clk  " "    5.000               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1550615303318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1550615303318 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1550615304527 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1550615304527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550615304630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 16:28:24 2019 " "Processing ended: Tue Feb 19 16:28:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550615304630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550615304630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550615304630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1550615304630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1550615306006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550615306011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 16:28:25 2019 " "Processing started: Tue Feb 19 16:28:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550615306011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1550615306011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LC3 -c lab6_toplevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LC3 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1550615306011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1550615306459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_8_1200mv_85c_slow.svo C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_8_1200mv_85c_slow.svo in folder \"C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1550615306649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_8_1200mv_0c_slow.svo C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_8_1200mv_0c_slow.svo in folder \"C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1550615306741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_min_1200mv_0c_fast.svo C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_min_1200mv_0c_fast.svo in folder \"C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1550615306829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel.svo C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel.svo in folder \"C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1550615306917 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_8_1200mv_85c_v_slow.sdo C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1550615306982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_8_1200mv_0c_v_slow.sdo C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1550615307035 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_min_1200mv_0c_v_fast.sdo C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1550615307099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_v.sdo C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_v.sdo in folder \"C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1550615307152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550615307212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 16:28:27 2019 " "Processing ended: Tue Feb 19 16:28:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550615307212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550615307212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550615307212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1550615307212 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1550615307834 ""}
