,Unknown,Untouched,Logic,Declarations,Staging,Structure,Validity,Gating,Instrumentation,Comments,Whitespace,Total Meaningful Chars,Total Chars
TL-Verilog,0,286,1307,0,4,38,0,0,0,1208,958,1635,3801
top_gen.sv,0,0,0,2586,7520,53,0,0,1468,1371,3517,10159,16515
top.sv,0,286,1808,0,0,70,0,0,0,1321,1008,2164,4493
SystemVerilog Total,0,286,1808,2586,7520,123,0,0,1468,2692,4525,12323,21008
Color,DarkGray,#305050,purple,blue,#509050,#1090c0,#E04010,orange,#C0C0F0,#C04040,gray,,
