From bb4aef0197337b8d7701e6b3fbe77f57f2b3d19a Mon Sep 17 00:00:00 2001
From: Sergey Suloev <ssuloev@orpaltech.com>
Date: Mon, 5 Oct 2020 11:54:01 +0300
Subject: [PATCH] drm/panel: Add support for Himax HX8394A-based panels

---
 drivers/gpu/drm/panel/Kconfig               |   9 +
 drivers/gpu/drm/panel/Makefile              |   1 +
 drivers/gpu/drm/panel/panel-himax-hx8394a.c | 450 ++++++++++++++++++++
 3 files changed, 460 insertions(+)
 create mode 100644 drivers/gpu/drm/panel/panel-himax-hx8394a.c

diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig
index de2f2a4..0798d45 100644
--- a/drivers/gpu/drm/panel/Kconfig
+++ b/drivers/gpu/drm/panel/Kconfig
@@ -97,6 +97,15 @@ config DRM_PANEL_FEIYANG_FY07024DI26A30D
 	  Say Y if you want to enable support for panels based on the
 	  Feiyang FY07024DI26A30-D MIPI-DSI interface.
 
+config DRM_PANEL_HIMAX_HX8394A
+	tristate "Himax HX8394A-based MIPI-DSI panels"
+	depends on OF
+	depends on DRM_MIPI_DSI
+	depends on BACKLIGHT_CLASS_DEVICE
+	help
+	  Say Y here if you want to enable support for Himax HX8394A-based
+	  MIPI-DSI panels. To compile this driver as a module, choose M here.
+
 config DRM_PANEL_ILITEK_IL9322
 	tristate "Ilitek ILI9322 320x240 QVGA panels"
 	depends on OF && SPI
diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile
index e45ceac..ddbf771 100644
--- a/drivers/gpu/drm/panel/Makefile
+++ b/drivers/gpu/drm/panel/Makefile
@@ -8,6 +8,7 @@ obj-$(CONFIG_DRM_PANEL_SIMPLE) += panel-simple.o
 obj-$(CONFIG_DRM_PANEL_ELIDA_KD35T133) += panel-elida-kd35t133.o
 obj-$(CONFIG_DRM_PANEL_FEIXIN_K101_IM2BA02) += panel-feixin-k101-im2ba02.o
 obj-$(CONFIG_DRM_PANEL_FEIYANG_FY07024DI26A30D) += panel-feiyang-fy07024di26a30d.o
+obj-$(CONFIG_DRM_PANEL_HIMAX_HX8394A) += panel-himax-hx8394a.o
 obj-$(CONFIG_DRM_PANEL_ILITEK_IL9322) += panel-ilitek-ili9322.o
 obj-$(CONFIG_DRM_PANEL_ILITEK_ILI9881C) += panel-ilitek-ili9881c.o
 obj-$(CONFIG_DRM_PANEL_INNOLUX_P079ZCA) += panel-innolux-p079zca.o
diff --git a/drivers/gpu/drm/panel/panel-himax-hx8394a.c b/drivers/gpu/drm/panel/panel-himax-hx8394a.c
new file mode 100644
index 0000000..54b9ae5
--- /dev/null
+++ b/drivers/gpu/drm/panel/panel-himax-hx8394a.c
@@ -0,0 +1,450 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * The driver for Himax HX8394A-based MIPI-DSI panels
+ *
+ * Copyright (C) 2018-2020 Sergey Suloev <ssuloev@orpaltech.com>
+ */
+
+#define DEBUG
+
+#include <linux/delay.h>
+#include <linux/device.h>
+#include <linux/err.h>
+#include <linux/errno.h>
+#include <linux/fb.h>
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/of_device.h>
+
+#include <linux/gpio/consumer.h>
+#include <linux/regulator/consumer.h>
+
+#include <drm/drm_mipi_dsi.h>
+#include <drm/drm_modes.h>
+#include <drm/drm_panel.h>
+#include <drm/drm_print.h>
+
+#include <video/mipi_display.h>
+
+
+enum hx8394a_cmd_type {
+	DCS_CMD = 1,
+	DELAY_CMD,
+};
+
+struct hx8394a_panel_cmd {
+	enum hx8394a_cmd_type type;
+	size_t len;
+	const char *data;
+};
+
+#define INIT_CMD(...) { \
+	.type = DCS_CMD, \
+	.len = sizeof((char[]){__VA_ARGS__}), \
+	.data = (char[]){__VA_ARGS__} }
+
+#define INIT_DELAY(...) { \
+	.type = DELAY_CMD,\
+	.len = sizeof((char[]){__VA_ARGS__}), \
+	.data = (char[]){__VA_ARGS__} }
+
+struct hx8394a_panel_quirks {
+	unsigned long flags;
+	unsigned int lanes;
+	enum mipi_dsi_pixel_format format;
+
+	const struct drm_display_mode	*mode;
+	const struct hx8394a_panel_cmd	*init_cmds;
+
+	/**
+	 * @width: width (in mm) of the panel's active display area
+	 * @height: height (in mm) of the panel's active display area
+	 */
+	struct {
+		u32 width;
+		u32 height;
+	} size;
+};
+
+struct hx8394a_panel {
+	struct drm_panel base;
+	struct mipi_dsi_device *dsi;
+	struct gpio_desc *reset;
+	struct regulator *power;
+	const struct hx8394a_panel_quirks *desc;
+	bool prepared;
+};
+
+static const struct hx8394a_panel_cmd microtech_lcd_mtf0500hdi_init[] = {
+	// Set EXTC
+	INIT_CMD(0xb9,	0xff,0x83,0x94),
+
+	// Himax internal use, closed.
+	INIT_CMD(0xc7,	0x00,0x10,0x00,0x10),
+
+	INIT_CMD(0xbc,	0x07),
+
+	// Set MIPI
+	INIT_CMD(0xba,	0x13),
+
+	// Set POWER
+	INIT_CMD(0xb1,	0x01,0x00,0x07,0x83,0x01,0x12,0x0f,0x32,0x38,0x29,
+			0x29,0x50,0x02,0x00,0x00),
+
+	// Set DISP
+	INIT_CMD(0xb2,	0x00,0xc8,0x09,0x05,0x00,0x71),
+
+	// Set PANEL
+	INIT_CMD(0xcc,	0x01),
+
+	// NOP
+	INIT_DELAY(5),
+
+	// Set GIP
+	INIT_CMD(0xd5,	0x00,0x00,0x00,0x00,0x0a,0x00,0x01,0x00,0x00,0x00,
+			0x33,0x00,0x23,0x45,0x67,0x01,0x01,0x23,0x88,0x88,
+			0x88,0x88,0x88,0x88,0x88,0x99,0x99,0x99,0x88,0x88,
+			0x99,0x88,0x54,0x32,0x10,0x76,0x32,0x10,0x88,0x88,
+			0x88,0x88,0x88,0x88,0x88,0x99,0x99,0x99,0x88,0x88,
+			0x88,0x99),
+	// Set CYC
+	INIT_CMD(0xb4,	0x80,0x08,0x32,0x10,0x00,0x32,0x15,0x08,0x32,0x12,
+			0x20,0x33,0x05,0x4c,0x05,0x37,0x05,0x3f,0x1e,0x5f,
+			0x5f,0x06),
+
+	INIT_CMD(0xb6,	0x00),
+
+	// Set GAMMA
+	INIT_CMD(0xe0,	0x01,0x0b,0x10,0x25,0x35,0x3f,0x15,0x36,0x04,0x09,
+			0x0e,0x10,0x13,0x10,0x14,0x16,0x1b,0x01,0x0b,0x10,
+			0x25,0x35,0x3f,0x15,0x36,0x04,0x09,0x0e,0x10,0x13,
+			0x10,0x14,0x16,0x1b),
+
+	// NOP
+	INIT_DELAY(5),
+
+	INIT_CMD(0xbf,	0x06,0x00,0x10,0x04),
+
+	INIT_CMD(0xc0,	0x0c,0x17),
+
+	{ /*EOF*/ },
+};
+
+/*
+ * Display characteristics
+ * ============================================================================
+ * MTF0500HDI-22	720*1280	65.4*119.3*1.65	62.1*110.4      MIPI    IC:HX8394A 25PIN         IPS
+ */
+
+static const struct drm_display_mode microtech_lcd_mtf0500hdi_mode = {
+	.clock		= (720 + 79 + 60 + 59) * (1280 + 7 + 2 + 10) * 60 / 1000,
+
+	.hdisplay	= 720,
+	.hsync_start	= 720 + 79,
+	.hsync_end	= 720 + 79 + 60,
+	.htotal		= 720 + 79 + 60 + 59,
+
+	.vdisplay	= 1280,
+	.vsync_start	= 1280 + 7,
+	.vsync_end	= 1280 + 7 + 2,
+	.vtotal		= 1280 + 7 + 2 + 10,
+};
+
+static const struct hx8394a_panel_quirks microtech_lcd_mtf0500hdi = {
+	.init_cmds	= microtech_lcd_mtf0500hdi_init,
+	.mode		= &microtech_lcd_mtf0500hdi_mode,
+	.format		= MIPI_DSI_FMT_RGB888,
+	.size		= {
+		.width	= 62,
+		.height	= 110,
+	},
+	.lanes	= 4,
+	.flags	= MIPI_DSI_MODE_VIDEO
+		| MIPI_DSI_MODE_VIDEO_BURST
+		| MIPI_DSI_MODE_VIDEO_HSE
+		| MIPI_DSI_MODE_EOT_PACKET
+		| MIPI_DSI_CLOCK_NON_CONTINUOUS,
+};
+
+static struct hx8394a_panel *panel_to_hxp(struct drm_panel *panel)
+{
+	return container_of(panel, struct hx8394a_panel, base);
+}
+
+static int hx8394a_panel_init_cmds(struct hx8394a_panel *hxp)
+{
+	struct mipi_dsi_device *dsi = hxp->dsi;
+	struct drm_panel *panel	= &hxp->base;
+	const struct hx8394a_panel_cmd *cmds = hxp->desc->init_cmds;
+	int i, ret;
+
+	if (cmds) {
+		/* execute panel init sequence */
+		for (i = 0; cmds[i].type != 0; i++) {
+			const struct hx8394a_panel_cmd *cmd = &cmds[i];
+
+			switch (cmd->type) {
+			case DCS_CMD:
+				dev_dbg(panel->dev,
+					"panel write: cmd = %02X, len = %d\n",
+					cmd->data[0], cmd->len-1);
+
+				ret = mipi_dsi_dcs_write_buffer(dsi, cmd->data, cmd->len);
+				break;
+
+			case DELAY_CMD:
+				msleep(cmd->data[0]);
+				break;
+
+			default:
+				ret = -EINVAL;
+                        }
+
+			if (ret < 0) {
+				dev_err(panel->dev,
+					"failed to write command %u\n", i);
+				return ret;
+			}
+                }
+        }
+
+	dev_dbg(panel->dev, "panel init success\n");
+	return 0;
+}
+
+static int hx8394a_panel_unprepare(struct drm_panel *panel)
+{
+	struct hx8394a_panel *hxp = panel_to_hxp(panel);
+	struct mipi_dsi_device *dsi = hxp->dsi;
+	int ret;
+
+	if (!hxp->prepared)
+		return 0;
+
+	dev_dbg(panel->dev, "panel unprepare\n");
+
+	dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;
+
+	ret = mipi_dsi_dcs_set_display_off(dsi);
+	if (ret < 0)
+		dev_err(panel->dev, "failed to set display off: %d\n", ret);
+
+	/* wait for display off */
+	msleep(20);
+
+        ret = mipi_dsi_dcs_enter_sleep_mode(dsi);
+        if (ret < 0)
+		dev_err(panel->dev, "failed to enter sleep mode: %d\n", ret);
+
+        /* wait for entering sleep mode*/
+        msleep(150);
+
+	/* power down the panel */
+	regulator_disable(hxp->power);
+	gpiod_set_value(hxp->reset, 1);
+
+	hxp->prepared = false;
+	return 0;
+}
+
+static void hx8394a_panel_reset(struct hx8394a_panel *hxp)
+{
+	gpiod_set_value_cansleep(hxp->reset, 0);
+	msleep(10);
+	gpiod_set_value_cansleep(hxp->reset, 1);
+	usleep_range(2000, 5000);
+	gpiod_set_value_cansleep(hxp->reset, 0);
+	msleep(20);
+}
+
+static int hx8394a_panel_prepare(struct drm_panel *panel)
+{
+	struct hx8394a_panel *hxp = panel_to_hxp(panel);
+	struct mipi_dsi_device *dsi = hxp->dsi;
+	int ret;
+
+	if (hxp->prepared)
+		return 0;
+
+	dev_dbg(panel->dev, "panel prepare\n");
+
+	ret = regulator_enable(hxp->power);
+	if (ret < 0) {
+		dev_err(panel->dev, "failed to power on: %d\n", ret);
+		return ret;
+	}
+	usleep_range(5000, 10000);
+
+	hx8394a_panel_reset(hxp);
+
+	dsi->mode_flags |= MIPI_DSI_MODE_LPM;
+
+	ret = hx8394a_panel_init_cmds(hxp);
+	if (ret < 0) {
+		dev_err(panel->dev, "failed to init panel: %d\n", ret);
+		goto err_exit;
+	}
+
+	ret = mipi_dsi_dcs_exit_sleep_mode(dsi);
+	if (ret < 0) {
+		dev_err(panel->dev, "failed to exit sleep mode: %d\n", ret);
+		goto err_exit;
+	}
+	/* wait for exit sleep mode */
+	msleep(150);
+
+	ret = mipi_dsi_dcs_set_display_on(dsi);
+	if (ret < 0) {
+		dev_err(panel->dev, "failed to set display on: %d\n", ret);
+		goto err_exit;
+	}
+	/* wait for display on */
+	msleep(20);
+
+	hxp->prepared = true;
+	return 0;
+
+err_exit:
+	/* power down the panel */
+	regulator_disable(hxp->power);
+	gpiod_set_value_cansleep(hxp->reset, 1);
+
+	return ret;
+}
+
+static int hx8394a_panel_get_modes(struct drm_panel *panel,
+				   struct drm_connector *connector)
+{
+	struct hx8394a_panel *hxp = panel_to_hxp(panel);
+	const struct drm_display_mode *m = hxp->desc->mode;
+	struct drm_display_mode *mode;
+
+	mode = drm_mode_duplicate(connector->dev, m);
+	if (!mode) {
+		DRM_ERROR("failed to add mode %ux%ux@%u\n",
+			  m->hdisplay, m->vdisplay,
+			  drm_mode_vrefresh(m));
+		return -ENOMEM;
+	}
+
+	drm_mode_set_name(mode);
+	mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
+
+	connector->display_info.width_mm = hxp->desc->size.width;
+	connector->display_info.height_mm = hxp->desc->size.height;
+
+	drm_mode_probed_add(connector, mode);
+
+	return 1;
+}
+
+static const struct drm_panel_funcs hx8394a_panel_funcs = {
+	.unprepare	= hx8394a_panel_unprepare,
+	.prepare	= hx8394a_panel_prepare,
+	.get_modes	= hx8394a_panel_get_modes,
+};
+
+static int hx8394a_panel_probe(struct mipi_dsi_device *dsi)
+{
+	struct hx8394a_panel_quirks *desc;
+	struct hx8394a_panel *hxp;
+	int ret;
+
+	dev_dbg(&dsi->dev, "panel probe\n");
+
+	hxp = devm_kzalloc(&dsi->dev, sizeof(*hxp), GFP_KERNEL);
+	if (!hxp)
+		return -ENOMEM;
+
+	desc = of_device_get_match_data(&dsi->dev);
+	if (!desc) {
+		dev_err(&dsi->dev, "no device match found\n");
+		return -ENODEV;
+	}
+
+	hxp->desc = desc;
+	hxp->dsi = dsi;
+	mipi_dsi_set_drvdata(dsi, hxp);
+
+	dsi->format = desc->format;
+	dsi->lanes  = desc->lanes;
+	dsi->mode_flags = desc->flags;
+
+	hxp->power = devm_regulator_get(&dsi->dev, "power");
+	if (IS_ERR(hxp->power)) {
+		ret = PTR_ERR(hxp->power);
+		if (ret != -EPROBE_DEFER)
+			dev_err(&dsi->dev, "couldn't get our regulator: %d\n", ret);
+		return ret;
+	}
+
+	hxp->reset = devm_gpiod_get(&dsi->dev, "reset", GPIOD_OUT_LOW);
+	if (IS_ERR(hxp->reset)) {
+		ret = PTR_ERR(hxp->reset);
+		if (ret != -EPROBE_DEFER)
+			dev_err(&dsi->dev, "couldn't get GPIO reset pin: %d\n", ret);
+		return ret;
+	}
+
+	drm_panel_init(&hxp->base, &dsi->dev, &hx8394a_panel_funcs,
+			DRM_MODE_CONNECTOR_DSI);
+
+	ret = drm_panel_of_backlight(&hxp->base);
+	if (ret < 0) {
+		if (ret != -EPROBE_DEFER)
+			dev_err(&dsi->dev, "couldn't setup backlight: %d\n", ret);
+		return ret;
+	}
+
+	ret = drm_panel_add(&hxp->base);
+	if (ret < 0) {
+		dev_err(&dsi->dev, "couldn't add drm panel: %d\n", ret);
+		return ret;
+	}
+
+	ret = mipi_dsi_attach(dsi);
+	if (ret < 0)
+		drm_panel_remove(&hxp->base);
+
+	dev_dbg(&dsi->dev, "panel attach result: %d\n", ret);
+
+	return ret;
+}
+
+static int hx8394a_panel_remove(struct mipi_dsi_device *dsi)
+{
+	struct hx8394a_panel *hxp = mipi_dsi_get_drvdata(dsi);
+	int ret;
+
+	ret = mipi_dsi_detach(dsi);
+	if (ret < 0)
+		dev_err(&dsi->dev,
+			"failed to detach from DSI host: %d\n", ret);
+
+	drm_panel_remove(&hxp->base);
+
+	return 0;
+}
+
+static const struct of_device_id hx8394a_panel_dsi_of_match[] = {
+	{
+		.compatible = "microtech-lcd,mtf0500hdi-22",
+		.data  = &microtech_lcd_mtf0500hdi,
+	},
+	{ /* sentinel */ }
+};
+MODULE_DEVICE_TABLE(of, hx8394a_panel_dsi_of_match);
+
+static struct mipi_dsi_driver hx8394a_panel_dsi_driver = {
+	.driver	= {
+		.name = "panel-himax-hx8394a",
+		.of_match_table = hx8394a_panel_dsi_of_match,
+	},
+	.probe  = hx8394a_panel_probe,
+	.remove = hx8394a_panel_remove,
+};
+module_mipi_dsi_driver(hx8394a_panel_dsi_driver);
+
+MODULE_AUTHOR("Sergey Suloev <ssuloev@orpaltech.com>");
+MODULE_DESCRIPTION("The driver for Himax HX8394A-based MIPI-DSI panels");
+MODULE_LICENSE("GPL v2");
-- 
2.25.1

