--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Hardware_Test.twx Hardware_Test.ncd -o Hardware_Test.twr
Hardware_Test.pcf -ucf Constraints.ucf

Design file:              Hardware_Test.ncd
Physical constraint file: Hardware_Test.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 61275 paths analyzed, 5909 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.916ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_192_3 (SLICE_X40Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/PDU_s_3 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_192_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.854ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.573 - 0.600)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/PDU_s_3 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_192_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.391   uut/PDU_s<3>
                                                       uut/PDU_s_3
    SLICE_X40Y68.DX      net (fanout=256)      9.327   uut/PDU_s<3>
    SLICE_X40Y68.CLK     Tdick                 0.136   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_192<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_192_3
    -------------------------------------------------  ---------------------------
    Total                                      9.854ns (0.527ns logic, 9.327ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_205_1 (SLICE_X41Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/PDU_s_1 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_205_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.837ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (0.568 - 0.600)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/PDU_s_1 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_205_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.BMUX     Tshcko                0.455   uut/RAM_in_p.counter[7]_RAMin[255][7]_wide_mux_1_OUT<1>2
                                                       uut/PDU_s_1
    SLICE_X41Y70.BX      net (fanout=256)      9.319   uut/PDU_s<1>
    SLICE_X41Y70.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_205<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_205_1
    -------------------------------------------------  ---------------------------
    Total                                      9.837ns (0.518ns logic, 9.319ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_134_2 (SLICE_X52Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/PDU_s_2 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_134_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.801ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.574 - 0.600)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/PDU_s_2 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_134_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.391   uut/PDU_s<3>
                                                       uut/PDU_s_2
    SLICE_X52Y66.CX      net (fanout=256)      9.324   uut/PDU_s<2>
    SLICE_X52Y66.CLK     Tdick                 0.086   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_134<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_134_2
    -------------------------------------------------  ---------------------------
    Total                                      9.801ns (0.477ns logic, 9.324ns route)
                                                       (4.9% logic, 95.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_2 (SLICE_X14Y10.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.069 - 0.070)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o to Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.198   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o
    SLICE_X14Y10.CE      net (fanout=64)       0.323   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o
    SLICE_X14Y10.CLK     Tckce       (-Th)     0.108   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<2>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.090ns logic, 0.323ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_1 (SLICE_X14Y10.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.069 - 0.070)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o to Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.198   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o
    SLICE_X14Y10.CE      net (fanout=64)       0.323   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_neg_flanke_puls/out_o
    SLICE_X14Y10.CLK     Tckce       (-Th)     0.104   Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs<2>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs_1
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.094ns logic, 0.323ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_7 (SLICE_X20Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_7 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_7 to Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.DQ      Tcko                  0.200   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_7
    SLICE_X20Y11.D6      net (fanout=4)        0.028   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter<7>
    SLICE_X20Y11.CLK     Tah         (-Th)    -0.190   Inst_Profibus_Unit/Inst_Profibus_Recieve/counter<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_66_OUT8
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uut/FSM_process.timeout/CLK
  Logical resource: uut/FSM_process.timeout/CK
  Location pin: SLICE_X28Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_Profibus_Unit/Inst_Profibus_Recieve/timer<3>/CLK
  Logical resource: Inst_Profibus_Unit/Inst_Profibus_Recieve/timer_0/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.916|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 61275 paths, 0 nets, and 11428 connections

Design statistics:
   Minimum period:   9.916ns{1}   (Maximum frequency: 100.847MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 29 09:00:16 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4667 MB



