-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hyperspectral_hw_wrapped is
generic (
    C_S_AXI_CONTROL_BUS_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (4 downto 0);
    s_axi_CONTROL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CONTROL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CONTROL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of hyperspectral_hw_wrapped is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hyperspectral_hw_wrapped_hyperspectral_hw_wrapped,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.675000,HLS_SYN_LAT=184987,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=33392,HLS_SYN_LUT=27809,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (101 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (101 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (101 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (101 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (101 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (101 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (101 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (101 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (101 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (101 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (101 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (101 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv64_20 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";
    constant ap_const_lv64_21 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100001";
    constant ap_const_lv64_22 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100010";
    constant ap_const_lv64_23 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100011";
    constant ap_const_lv64_24 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100100";
    constant ap_const_lv64_25 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100101";
    constant ap_const_lv64_26 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100110";
    constant ap_const_lv64_27 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100111";
    constant ap_const_lv64_28 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101000";
    constant ap_const_lv64_29 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101001";
    constant ap_const_lv64_2A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101010";
    constant ap_const_lv64_2B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101011";
    constant ap_const_lv64_2C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101100";
    constant ap_const_lv64_2D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101101";
    constant ap_const_lv64_2E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101110";
    constant ap_const_lv64_2F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101111";
    constant ap_const_lv64_30 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110000";
    constant ap_const_lv64_31 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110001";
    constant ap_const_lv64_32 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110010";
    constant ap_const_lv64_33 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110011";
    constant ap_const_lv64_34 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110100";
    constant ap_const_lv64_35 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110101";
    constant ap_const_lv64_36 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110110";
    constant ap_const_lv64_37 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110111";
    constant ap_const_lv64_38 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111000";
    constant ap_const_lv64_39 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111001";
    constant ap_const_lv64_3A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111010";
    constant ap_const_lv64_3B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111011";
    constant ap_const_lv64_3C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111100";
    constant ap_const_lv64_3D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111101";
    constant ap_const_lv64_3E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111110";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";
    constant ap_const_lv64_40 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000";
    constant ap_const_lv64_41 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000001";
    constant ap_const_lv64_42 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000010";
    constant ap_const_lv64_43 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000011";
    constant ap_const_lv64_44 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000100";
    constant ap_const_lv64_45 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000101";
    constant ap_const_lv64_46 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000110";
    constant ap_const_lv64_47 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000111";
    constant ap_const_lv64_48 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv64_49 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001001";
    constant ap_const_lv64_4A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001010";
    constant ap_const_lv64_4B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001011";
    constant ap_const_lv64_4C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001100";
    constant ap_const_lv64_4D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001101";
    constant ap_const_lv64_4E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001110";
    constant ap_const_lv64_4F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001111";
    constant ap_const_lv64_50 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010000";
    constant ap_const_lv64_51 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010001";
    constant ap_const_lv64_52 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010010";
    constant ap_const_lv64_53 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010011";
    constant ap_const_lv64_54 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010100";
    constant ap_const_lv64_55 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010101";
    constant ap_const_lv64_56 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010110";
    constant ap_const_lv64_57 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010111";
    constant ap_const_lv64_58 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011000";
    constant ap_const_lv64_59 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011001";
    constant ap_const_lv64_5A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011010";
    constant ap_const_lv64_5B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011011";
    constant ap_const_lv64_5C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011100";
    constant ap_const_lv64_5D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011101";
    constant ap_const_lv64_5E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011110";
    constant ap_const_lv64_5F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011111";
    constant ap_const_lv64_60 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100000";
    constant ap_const_lv64_61 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100001";
    constant ap_const_lv64_62 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100010";
    constant ap_const_lv64_63 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100011";
    constant ap_const_lv64_64 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100100";
    constant ap_const_lv64_65 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100101";
    constant ap_const_lv64_66 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100110";
    constant ap_const_lv64_67 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100111";
    constant ap_const_lv64_68 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101000";
    constant ap_const_lv64_69 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101001";
    constant ap_const_lv64_6A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101010";
    constant ap_const_lv64_6B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101011";
    constant ap_const_lv64_6C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101100";
    constant ap_const_lv64_6D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101101";
    constant ap_const_lv64_6E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101110";
    constant ap_const_lv64_6F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101111";
    constant ap_const_lv64_70 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110000";
    constant ap_const_lv64_71 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110001";
    constant ap_const_lv64_72 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110010";
    constant ap_const_lv64_73 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110011";
    constant ap_const_lv64_74 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110100";
    constant ap_const_lv64_75 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110101";
    constant ap_const_lv64_76 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110110";
    constant ap_const_lv64_77 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110111";
    constant ap_const_lv64_78 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111000";
    constant ap_const_lv64_79 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111001";
    constant ap_const_lv64_7A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111010";
    constant ap_const_lv64_7B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111011";
    constant ap_const_lv64_7C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111100";
    constant ap_const_lv64_7D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111101";
    constant ap_const_lv64_7E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111110";
    constant ap_const_lv64_7F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111111";
    constant ap_const_lv64_80 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000";
    constant ap_const_lv64_81 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000001";
    constant ap_const_lv64_82 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000010";
    constant ap_const_lv64_83 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000011";
    constant ap_const_lv64_84 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000100";
    constant ap_const_lv64_85 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000101";
    constant ap_const_lv64_86 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000110";
    constant ap_const_lv64_87 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000111";
    constant ap_const_lv64_88 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001000";
    constant ap_const_lv64_89 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001001";
    constant ap_const_lv64_8A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001010";
    constant ap_const_lv64_8B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001011";
    constant ap_const_lv64_8C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001100";
    constant ap_const_lv64_8D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001101";
    constant ap_const_lv64_8E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001110";
    constant ap_const_lv64_8F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001111";
    constant ap_const_lv64_90 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010000";
    constant ap_const_lv64_91 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010001";
    constant ap_const_lv64_92 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010010";
    constant ap_const_lv64_93 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010011";
    constant ap_const_lv64_94 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010100";
    constant ap_const_lv64_95 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010101";
    constant ap_const_lv64_96 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010110";
    constant ap_const_lv64_97 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010111";
    constant ap_const_lv64_98 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011000";
    constant ap_const_lv64_99 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011001";
    constant ap_const_lv64_9A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011010";
    constant ap_const_lv64_9B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011011";
    constant ap_const_lv64_9C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011100";
    constant ap_const_lv64_9D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011101";
    constant ap_const_lv64_9E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011110";
    constant ap_const_lv64_9F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011111";
    constant ap_const_lv64_A0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100000";
    constant ap_const_lv64_A1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100001";
    constant ap_const_lv64_A2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100010";
    constant ap_const_lv64_A3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100011";
    constant ap_const_lv64_A4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100100";
    constant ap_const_lv64_A5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100101";
    constant ap_const_lv64_A6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100110";
    constant ap_const_lv64_A7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100111";
    constant ap_const_lv64_A8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101000";
    constant ap_const_lv64_A9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101001";
    constant ap_const_lv64_AA : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101010";
    constant ap_const_lv64_AB : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101011";
    constant ap_const_lv64_AC : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101100";
    constant ap_const_lv64_AD : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101101";
    constant ap_const_lv64_AE : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101110";
    constant ap_const_lv64_AF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101111";
    constant ap_const_lv64_B0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010110000";
    constant ap_const_lv64_B1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010110001";
    constant ap_const_lv64_B2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010110010";
    constant ap_const_lv64_B3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010110011";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state99 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state99 : signal is "none";
    signal ap_CS_fsm_state100 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state100 : signal is "none";
    signal ap_CS_fsm_state101 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state101 : signal is "none";
    signal ap_CS_fsm_state102 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state102 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ref_pixel_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_reg_3315 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ref_pixel_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_1_reg_3320 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_2_reg_3335 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ref_pixel_V_load_3_reg_3340 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_4_reg_3355 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ref_pixel_V_load_5_reg_3360 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_6_reg_3375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ref_pixel_V_load_7_reg_3380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_8_reg_3395 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ref_pixel_V_load_9_reg_3400 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_10_reg_3415 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ref_pixel_V_load_11_reg_3420 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_12_reg_3435 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ref_pixel_V_load_13_reg_3440 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_14_reg_3455 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ref_pixel_V_load_15_reg_3460 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_16_reg_3475 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ref_pixel_V_load_17_reg_3480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_18_reg_3495 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ref_pixel_V_load_19_reg_3500 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_20_reg_3515 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ref_pixel_V_load_21_reg_3520 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_22_reg_3535 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ref_pixel_V_load_23_reg_3540 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_24_reg_3555 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ref_pixel_V_load_25_reg_3560 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_26_reg_3575 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ref_pixel_V_load_27_reg_3580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_28_reg_3595 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ref_pixel_V_load_29_reg_3600 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_30_reg_3615 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ref_pixel_V_load_31_reg_3620 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_32_reg_3635 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ref_pixel_V_load_33_reg_3640 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_34_reg_3655 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ref_pixel_V_load_35_reg_3660 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_36_reg_3675 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ref_pixel_V_load_37_reg_3680 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_38_reg_3695 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ref_pixel_V_load_39_reg_3700 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_40_reg_3715 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ref_pixel_V_load_41_reg_3720 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_42_reg_3735 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ref_pixel_V_load_43_reg_3740 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_44_reg_3755 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ref_pixel_V_load_45_reg_3760 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_46_reg_3775 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ref_pixel_V_load_47_reg_3780 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_48_reg_3795 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ref_pixel_V_load_49_reg_3800 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_50_reg_3815 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ref_pixel_V_load_51_reg_3820 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_52_reg_3835 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ref_pixel_V_load_53_reg_3840 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_54_reg_3855 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ref_pixel_V_load_55_reg_3860 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_56_reg_3875 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ref_pixel_V_load_57_reg_3880 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_58_reg_3895 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ref_pixel_V_load_59_reg_3900 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_60_reg_3915 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ref_pixel_V_load_61_reg_3920 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_62_reg_3935 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ref_pixel_V_load_63_reg_3940 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_64_reg_3955 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ref_pixel_V_load_65_reg_3960 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_66_reg_3975 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ref_pixel_V_load_67_reg_3980 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_68_reg_3995 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ref_pixel_V_load_69_reg_4000 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_70_reg_4015 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ref_pixel_V_load_71_reg_4020 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_72_reg_4035 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ref_pixel_V_load_73_reg_4040 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_74_reg_4055 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ref_pixel_V_load_75_reg_4060 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_76_reg_4075 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ref_pixel_V_load_77_reg_4080 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_78_reg_4095 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ref_pixel_V_load_79_reg_4100 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_80_reg_4115 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ref_pixel_V_load_81_reg_4120 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_82_reg_4135 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ref_pixel_V_load_83_reg_4140 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_84_reg_4155 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ref_pixel_V_load_85_reg_4160 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_86_reg_4175 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ref_pixel_V_load_87_reg_4180 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_88_reg_4195 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ref_pixel_V_load_89_reg_4200 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_90_reg_4215 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ref_pixel_V_load_91_reg_4220 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_92_reg_4235 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ref_pixel_V_load_93_reg_4240 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_94_reg_4255 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ref_pixel_V_load_95_reg_4260 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_96_reg_4275 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ref_pixel_V_load_97_reg_4280 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_98_reg_4295 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ref_pixel_V_load_99_reg_4300 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_100_reg_4315 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ref_pixel_V_load_101_reg_4320 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_102_reg_4335 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ref_pixel_V_load_103_reg_4340 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_104_reg_4355 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ref_pixel_V_load_105_reg_4360 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_106_reg_4375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ref_pixel_V_load_107_reg_4380 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_108_reg_4395 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ref_pixel_V_load_109_reg_4400 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_110_reg_4415 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ref_pixel_V_load_111_reg_4420 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_112_reg_4435 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ref_pixel_V_load_113_reg_4440 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_114_reg_4455 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ref_pixel_V_load_115_reg_4460 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_116_reg_4475 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ref_pixel_V_load_117_reg_4480 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_118_reg_4495 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ref_pixel_V_load_119_reg_4500 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_120_reg_4515 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ref_pixel_V_load_121_reg_4520 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_122_reg_4535 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ref_pixel_V_load_123_reg_4540 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_124_reg_4555 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ref_pixel_V_load_125_reg_4560 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_126_reg_4575 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal ref_pixel_V_load_127_reg_4580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_128_reg_4595 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ref_pixel_V_load_129_reg_4600 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_130_reg_4615 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ref_pixel_V_load_131_reg_4620 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_132_reg_4635 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ref_pixel_V_load_133_reg_4640 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_134_reg_4655 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ref_pixel_V_load_135_reg_4660 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_136_reg_4675 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ref_pixel_V_load_137_reg_4680 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_138_reg_4695 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ref_pixel_V_load_139_reg_4700 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_140_reg_4715 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ref_pixel_V_load_141_reg_4720 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_142_reg_4735 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ref_pixel_V_load_143_reg_4740 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_144_reg_4755 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ref_pixel_V_load_145_reg_4760 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_146_reg_4775 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ref_pixel_V_load_147_reg_4780 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_148_reg_4795 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal ref_pixel_V_load_149_reg_4800 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_150_reg_4815 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ref_pixel_V_load_151_reg_4820 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_152_reg_4835 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ref_pixel_V_load_153_reg_4840 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_154_reg_4855 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ref_pixel_V_load_155_reg_4860 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_156_reg_4875 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal ref_pixel_V_load_157_reg_4880 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_158_reg_4895 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal ref_pixel_V_load_159_reg_4900 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_160_reg_4915 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ref_pixel_V_load_161_reg_4920 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_162_reg_4935 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal ref_pixel_V_load_163_reg_4940 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_164_reg_4955 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ref_pixel_V_load_165_reg_4960 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_166_reg_4975 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ref_pixel_V_load_167_reg_4980 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_168_reg_4995 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal ref_pixel_V_load_169_reg_5000 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_170_reg_5015 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal ref_pixel_V_load_171_reg_5020 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_172_reg_5035 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal ref_pixel_V_load_173_reg_5040 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_174_reg_5055 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal ref_pixel_V_load_175_reg_5060 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_176_reg_5075 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal ref_pixel_V_load_177_reg_5080 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_178_reg_5095 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal ref_pixel_V_load_179_reg_5100 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub69_fu_3258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub69_reg_5105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal e_data_V_fu_3276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pixels_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_ce0 : STD_LOGIC;
    signal pixels_we0 : STD_LOGIC;
    signal pixels_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_1_ce0 : STD_LOGIC;
    signal pixels_1_we0 : STD_LOGIC;
    signal pixels_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_2_ce0 : STD_LOGIC;
    signal pixels_2_we0 : STD_LOGIC;
    signal pixels_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_3_ce0 : STD_LOGIC;
    signal pixels_3_we0 : STD_LOGIC;
    signal pixels_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_4_ce0 : STD_LOGIC;
    signal pixels_4_we0 : STD_LOGIC;
    signal pixels_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_5_ce0 : STD_LOGIC;
    signal pixels_5_we0 : STD_LOGIC;
    signal pixels_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_6_ce0 : STD_LOGIC;
    signal pixels_6_we0 : STD_LOGIC;
    signal pixels_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_7_ce0 : STD_LOGIC;
    signal pixels_7_we0 : STD_LOGIC;
    signal pixels_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_8_ce0 : STD_LOGIC;
    signal pixels_8_we0 : STD_LOGIC;
    signal pixels_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_9_ce0 : STD_LOGIC;
    signal pixels_9_we0 : STD_LOGIC;
    signal pixels_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_10_ce0 : STD_LOGIC;
    signal pixels_10_we0 : STD_LOGIC;
    signal pixels_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_11_ce0 : STD_LOGIC;
    signal pixels_11_we0 : STD_LOGIC;
    signal pixels_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_12_ce0 : STD_LOGIC;
    signal pixels_12_we0 : STD_LOGIC;
    signal pixels_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_13_ce0 : STD_LOGIC;
    signal pixels_13_we0 : STD_LOGIC;
    signal pixels_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_14_ce0 : STD_LOGIC;
    signal pixels_14_we0 : STD_LOGIC;
    signal pixels_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_15_ce0 : STD_LOGIC;
    signal pixels_15_we0 : STD_LOGIC;
    signal pixels_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_16_ce0 : STD_LOGIC;
    signal pixels_16_we0 : STD_LOGIC;
    signal pixels_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_17_ce0 : STD_LOGIC;
    signal pixels_17_we0 : STD_LOGIC;
    signal pixels_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_18_ce0 : STD_LOGIC;
    signal pixels_18_we0 : STD_LOGIC;
    signal pixels_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_19_ce0 : STD_LOGIC;
    signal pixels_19_we0 : STD_LOGIC;
    signal pixels_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_20_ce0 : STD_LOGIC;
    signal pixels_20_we0 : STD_LOGIC;
    signal pixels_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_21_ce0 : STD_LOGIC;
    signal pixels_21_we0 : STD_LOGIC;
    signal pixels_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_22_ce0 : STD_LOGIC;
    signal pixels_22_we0 : STD_LOGIC;
    signal pixels_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_23_ce0 : STD_LOGIC;
    signal pixels_23_we0 : STD_LOGIC;
    signal pixels_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_24_ce0 : STD_LOGIC;
    signal pixels_24_we0 : STD_LOGIC;
    signal pixels_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_25_ce0 : STD_LOGIC;
    signal pixels_25_we0 : STD_LOGIC;
    signal pixels_25_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_26_ce0 : STD_LOGIC;
    signal pixels_26_we0 : STD_LOGIC;
    signal pixels_26_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_27_ce0 : STD_LOGIC;
    signal pixels_27_we0 : STD_LOGIC;
    signal pixels_27_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_28_ce0 : STD_LOGIC;
    signal pixels_28_we0 : STD_LOGIC;
    signal pixels_28_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_29_ce0 : STD_LOGIC;
    signal pixels_29_we0 : STD_LOGIC;
    signal pixels_29_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_30_ce0 : STD_LOGIC;
    signal pixels_30_we0 : STD_LOGIC;
    signal pixels_30_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_31_ce0 : STD_LOGIC;
    signal pixels_31_we0 : STD_LOGIC;
    signal pixels_31_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_32_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_32_ce0 : STD_LOGIC;
    signal pixels_32_we0 : STD_LOGIC;
    signal pixels_32_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_33_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_33_ce0 : STD_LOGIC;
    signal pixels_33_we0 : STD_LOGIC;
    signal pixels_33_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_34_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_34_ce0 : STD_LOGIC;
    signal pixels_34_we0 : STD_LOGIC;
    signal pixels_34_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_35_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_35_ce0 : STD_LOGIC;
    signal pixels_35_we0 : STD_LOGIC;
    signal pixels_35_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_36_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_36_ce0 : STD_LOGIC;
    signal pixels_36_we0 : STD_LOGIC;
    signal pixels_36_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_37_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_37_ce0 : STD_LOGIC;
    signal pixels_37_we0 : STD_LOGIC;
    signal pixels_37_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_38_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_38_ce0 : STD_LOGIC;
    signal pixels_38_we0 : STD_LOGIC;
    signal pixels_38_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_39_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_39_ce0 : STD_LOGIC;
    signal pixels_39_we0 : STD_LOGIC;
    signal pixels_39_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_40_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_40_ce0 : STD_LOGIC;
    signal pixels_40_we0 : STD_LOGIC;
    signal pixels_40_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_41_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_41_ce0 : STD_LOGIC;
    signal pixels_41_we0 : STD_LOGIC;
    signal pixels_41_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_42_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_42_ce0 : STD_LOGIC;
    signal pixels_42_we0 : STD_LOGIC;
    signal pixels_42_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_43_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_43_ce0 : STD_LOGIC;
    signal pixels_43_we0 : STD_LOGIC;
    signal pixels_43_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_44_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_44_ce0 : STD_LOGIC;
    signal pixels_44_we0 : STD_LOGIC;
    signal pixels_44_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_45_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_45_ce0 : STD_LOGIC;
    signal pixels_45_we0 : STD_LOGIC;
    signal pixels_45_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_46_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_46_ce0 : STD_LOGIC;
    signal pixels_46_we0 : STD_LOGIC;
    signal pixels_46_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_47_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_47_ce0 : STD_LOGIC;
    signal pixels_47_we0 : STD_LOGIC;
    signal pixels_47_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_48_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_48_ce0 : STD_LOGIC;
    signal pixels_48_we0 : STD_LOGIC;
    signal pixels_48_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_49_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_49_ce0 : STD_LOGIC;
    signal pixels_49_we0 : STD_LOGIC;
    signal pixels_49_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_50_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_50_ce0 : STD_LOGIC;
    signal pixels_50_we0 : STD_LOGIC;
    signal pixels_50_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_51_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_51_ce0 : STD_LOGIC;
    signal pixels_51_we0 : STD_LOGIC;
    signal pixels_51_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_52_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_52_ce0 : STD_LOGIC;
    signal pixels_52_we0 : STD_LOGIC;
    signal pixels_52_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_53_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_53_ce0 : STD_LOGIC;
    signal pixels_53_we0 : STD_LOGIC;
    signal pixels_53_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_54_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_54_ce0 : STD_LOGIC;
    signal pixels_54_we0 : STD_LOGIC;
    signal pixels_54_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_55_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_55_ce0 : STD_LOGIC;
    signal pixels_55_we0 : STD_LOGIC;
    signal pixels_55_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_56_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_56_ce0 : STD_LOGIC;
    signal pixels_56_we0 : STD_LOGIC;
    signal pixels_56_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_57_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_57_ce0 : STD_LOGIC;
    signal pixels_57_we0 : STD_LOGIC;
    signal pixels_57_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_58_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_58_ce0 : STD_LOGIC;
    signal pixels_58_we0 : STD_LOGIC;
    signal pixels_58_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_59_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_59_ce0 : STD_LOGIC;
    signal pixels_59_we0 : STD_LOGIC;
    signal pixels_59_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_60_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_60_ce0 : STD_LOGIC;
    signal pixels_60_we0 : STD_LOGIC;
    signal pixels_60_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_61_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_61_ce0 : STD_LOGIC;
    signal pixels_61_we0 : STD_LOGIC;
    signal pixels_61_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_62_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_62_ce0 : STD_LOGIC;
    signal pixels_62_we0 : STD_LOGIC;
    signal pixels_62_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_63_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_63_ce0 : STD_LOGIC;
    signal pixels_63_we0 : STD_LOGIC;
    signal pixels_63_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_64_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_64_ce0 : STD_LOGIC;
    signal pixels_64_we0 : STD_LOGIC;
    signal pixels_64_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_65_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_65_ce0 : STD_LOGIC;
    signal pixels_65_we0 : STD_LOGIC;
    signal pixels_65_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_66_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_66_ce0 : STD_LOGIC;
    signal pixels_66_we0 : STD_LOGIC;
    signal pixels_66_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_67_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_67_ce0 : STD_LOGIC;
    signal pixels_67_we0 : STD_LOGIC;
    signal pixels_67_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_68_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_68_ce0 : STD_LOGIC;
    signal pixels_68_we0 : STD_LOGIC;
    signal pixels_68_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_69_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_69_ce0 : STD_LOGIC;
    signal pixels_69_we0 : STD_LOGIC;
    signal pixels_69_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_70_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_70_ce0 : STD_LOGIC;
    signal pixels_70_we0 : STD_LOGIC;
    signal pixels_70_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_71_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_71_ce0 : STD_LOGIC;
    signal pixels_71_we0 : STD_LOGIC;
    signal pixels_71_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_72_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_72_ce0 : STD_LOGIC;
    signal pixels_72_we0 : STD_LOGIC;
    signal pixels_72_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_73_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_73_ce0 : STD_LOGIC;
    signal pixels_73_we0 : STD_LOGIC;
    signal pixels_73_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_74_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_74_ce0 : STD_LOGIC;
    signal pixels_74_we0 : STD_LOGIC;
    signal pixels_74_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_75_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_75_ce0 : STD_LOGIC;
    signal pixels_75_we0 : STD_LOGIC;
    signal pixels_75_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_76_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_76_ce0 : STD_LOGIC;
    signal pixels_76_we0 : STD_LOGIC;
    signal pixels_76_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_77_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_77_ce0 : STD_LOGIC;
    signal pixels_77_we0 : STD_LOGIC;
    signal pixels_77_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_78_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_78_ce0 : STD_LOGIC;
    signal pixels_78_we0 : STD_LOGIC;
    signal pixels_78_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_79_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_79_ce0 : STD_LOGIC;
    signal pixels_79_we0 : STD_LOGIC;
    signal pixels_79_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_80_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_80_ce0 : STD_LOGIC;
    signal pixels_80_we0 : STD_LOGIC;
    signal pixels_80_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_81_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_81_ce0 : STD_LOGIC;
    signal pixels_81_we0 : STD_LOGIC;
    signal pixels_81_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_82_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_82_ce0 : STD_LOGIC;
    signal pixels_82_we0 : STD_LOGIC;
    signal pixels_82_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_83_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_83_ce0 : STD_LOGIC;
    signal pixels_83_we0 : STD_LOGIC;
    signal pixels_83_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_84_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_84_ce0 : STD_LOGIC;
    signal pixels_84_we0 : STD_LOGIC;
    signal pixels_84_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_85_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_85_ce0 : STD_LOGIC;
    signal pixels_85_we0 : STD_LOGIC;
    signal pixels_85_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_86_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_86_ce0 : STD_LOGIC;
    signal pixels_86_we0 : STD_LOGIC;
    signal pixels_86_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_87_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_87_ce0 : STD_LOGIC;
    signal pixels_87_we0 : STD_LOGIC;
    signal pixels_87_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_88_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_88_ce0 : STD_LOGIC;
    signal pixels_88_we0 : STD_LOGIC;
    signal pixels_88_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_89_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_89_ce0 : STD_LOGIC;
    signal pixels_89_we0 : STD_LOGIC;
    signal pixels_89_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_90_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_90_ce0 : STD_LOGIC;
    signal pixels_90_we0 : STD_LOGIC;
    signal pixels_90_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_91_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_91_ce0 : STD_LOGIC;
    signal pixels_91_we0 : STD_LOGIC;
    signal pixels_91_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_92_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_92_ce0 : STD_LOGIC;
    signal pixels_92_we0 : STD_LOGIC;
    signal pixels_92_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_93_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_93_ce0 : STD_LOGIC;
    signal pixels_93_we0 : STD_LOGIC;
    signal pixels_93_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_94_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_94_ce0 : STD_LOGIC;
    signal pixels_94_we0 : STD_LOGIC;
    signal pixels_94_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_95_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_95_ce0 : STD_LOGIC;
    signal pixels_95_we0 : STD_LOGIC;
    signal pixels_95_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_96_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_96_ce0 : STD_LOGIC;
    signal pixels_96_we0 : STD_LOGIC;
    signal pixels_96_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_97_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_97_ce0 : STD_LOGIC;
    signal pixels_97_we0 : STD_LOGIC;
    signal pixels_97_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_98_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_98_ce0 : STD_LOGIC;
    signal pixels_98_we0 : STD_LOGIC;
    signal pixels_98_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_99_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_99_ce0 : STD_LOGIC;
    signal pixels_99_we0 : STD_LOGIC;
    signal pixels_99_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_100_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_100_ce0 : STD_LOGIC;
    signal pixels_100_we0 : STD_LOGIC;
    signal pixels_100_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_101_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_101_ce0 : STD_LOGIC;
    signal pixels_101_we0 : STD_LOGIC;
    signal pixels_101_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_102_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_102_ce0 : STD_LOGIC;
    signal pixels_102_we0 : STD_LOGIC;
    signal pixels_102_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_103_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_103_ce0 : STD_LOGIC;
    signal pixels_103_we0 : STD_LOGIC;
    signal pixels_103_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_104_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_104_ce0 : STD_LOGIC;
    signal pixels_104_we0 : STD_LOGIC;
    signal pixels_104_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_105_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_105_ce0 : STD_LOGIC;
    signal pixels_105_we0 : STD_LOGIC;
    signal pixels_105_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_106_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_106_ce0 : STD_LOGIC;
    signal pixels_106_we0 : STD_LOGIC;
    signal pixels_106_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_107_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_107_ce0 : STD_LOGIC;
    signal pixels_107_we0 : STD_LOGIC;
    signal pixels_107_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_108_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_108_ce0 : STD_LOGIC;
    signal pixels_108_we0 : STD_LOGIC;
    signal pixels_108_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_109_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_109_ce0 : STD_LOGIC;
    signal pixels_109_we0 : STD_LOGIC;
    signal pixels_109_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_110_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_110_ce0 : STD_LOGIC;
    signal pixels_110_we0 : STD_LOGIC;
    signal pixels_110_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_111_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_111_ce0 : STD_LOGIC;
    signal pixels_111_we0 : STD_LOGIC;
    signal pixels_111_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_112_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_112_ce0 : STD_LOGIC;
    signal pixels_112_we0 : STD_LOGIC;
    signal pixels_112_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_113_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_113_ce0 : STD_LOGIC;
    signal pixels_113_we0 : STD_LOGIC;
    signal pixels_113_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_114_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_114_ce0 : STD_LOGIC;
    signal pixels_114_we0 : STD_LOGIC;
    signal pixels_114_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_115_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_115_ce0 : STD_LOGIC;
    signal pixels_115_we0 : STD_LOGIC;
    signal pixels_115_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_116_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_116_ce0 : STD_LOGIC;
    signal pixels_116_we0 : STD_LOGIC;
    signal pixels_116_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_117_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_117_ce0 : STD_LOGIC;
    signal pixels_117_we0 : STD_LOGIC;
    signal pixels_117_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_118_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_118_ce0 : STD_LOGIC;
    signal pixels_118_we0 : STD_LOGIC;
    signal pixels_118_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_119_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_119_ce0 : STD_LOGIC;
    signal pixels_119_we0 : STD_LOGIC;
    signal pixels_119_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_120_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_120_ce0 : STD_LOGIC;
    signal pixels_120_we0 : STD_LOGIC;
    signal pixels_120_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_121_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_121_ce0 : STD_LOGIC;
    signal pixels_121_we0 : STD_LOGIC;
    signal pixels_121_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_122_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_122_ce0 : STD_LOGIC;
    signal pixels_122_we0 : STD_LOGIC;
    signal pixels_122_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_123_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_123_ce0 : STD_LOGIC;
    signal pixels_123_we0 : STD_LOGIC;
    signal pixels_123_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_124_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_124_ce0 : STD_LOGIC;
    signal pixels_124_we0 : STD_LOGIC;
    signal pixels_124_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_125_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_125_ce0 : STD_LOGIC;
    signal pixels_125_we0 : STD_LOGIC;
    signal pixels_125_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_126_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_126_ce0 : STD_LOGIC;
    signal pixels_126_we0 : STD_LOGIC;
    signal pixels_126_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_127_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_127_ce0 : STD_LOGIC;
    signal pixels_127_we0 : STD_LOGIC;
    signal pixels_127_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_128_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_128_ce0 : STD_LOGIC;
    signal pixels_128_we0 : STD_LOGIC;
    signal pixels_128_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_129_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_129_ce0 : STD_LOGIC;
    signal pixels_129_we0 : STD_LOGIC;
    signal pixels_129_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_130_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_130_ce0 : STD_LOGIC;
    signal pixels_130_we0 : STD_LOGIC;
    signal pixels_130_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_131_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_131_ce0 : STD_LOGIC;
    signal pixels_131_we0 : STD_LOGIC;
    signal pixels_131_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_132_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_132_ce0 : STD_LOGIC;
    signal pixels_132_we0 : STD_LOGIC;
    signal pixels_132_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_133_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_133_ce0 : STD_LOGIC;
    signal pixels_133_we0 : STD_LOGIC;
    signal pixels_133_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_134_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_134_ce0 : STD_LOGIC;
    signal pixels_134_we0 : STD_LOGIC;
    signal pixels_134_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_135_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_135_ce0 : STD_LOGIC;
    signal pixels_135_we0 : STD_LOGIC;
    signal pixels_135_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_136_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_136_ce0 : STD_LOGIC;
    signal pixels_136_we0 : STD_LOGIC;
    signal pixels_136_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_137_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_137_ce0 : STD_LOGIC;
    signal pixels_137_we0 : STD_LOGIC;
    signal pixels_137_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_138_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_138_ce0 : STD_LOGIC;
    signal pixels_138_we0 : STD_LOGIC;
    signal pixels_138_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_139_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_139_ce0 : STD_LOGIC;
    signal pixels_139_we0 : STD_LOGIC;
    signal pixels_139_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_140_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_140_ce0 : STD_LOGIC;
    signal pixels_140_we0 : STD_LOGIC;
    signal pixels_140_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_141_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_141_ce0 : STD_LOGIC;
    signal pixels_141_we0 : STD_LOGIC;
    signal pixels_141_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_142_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_142_ce0 : STD_LOGIC;
    signal pixels_142_we0 : STD_LOGIC;
    signal pixels_142_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_143_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_143_ce0 : STD_LOGIC;
    signal pixels_143_we0 : STD_LOGIC;
    signal pixels_143_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_144_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_144_ce0 : STD_LOGIC;
    signal pixels_144_we0 : STD_LOGIC;
    signal pixels_144_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_145_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_145_ce0 : STD_LOGIC;
    signal pixels_145_we0 : STD_LOGIC;
    signal pixels_145_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_146_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_146_ce0 : STD_LOGIC;
    signal pixels_146_we0 : STD_LOGIC;
    signal pixels_146_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_147_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_147_ce0 : STD_LOGIC;
    signal pixels_147_we0 : STD_LOGIC;
    signal pixels_147_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_148_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_148_ce0 : STD_LOGIC;
    signal pixels_148_we0 : STD_LOGIC;
    signal pixels_148_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_149_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_149_ce0 : STD_LOGIC;
    signal pixels_149_we0 : STD_LOGIC;
    signal pixels_149_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_150_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_150_ce0 : STD_LOGIC;
    signal pixels_150_we0 : STD_LOGIC;
    signal pixels_150_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_151_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_151_ce0 : STD_LOGIC;
    signal pixels_151_we0 : STD_LOGIC;
    signal pixels_151_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_152_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_152_ce0 : STD_LOGIC;
    signal pixels_152_we0 : STD_LOGIC;
    signal pixels_152_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_153_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_153_ce0 : STD_LOGIC;
    signal pixels_153_we0 : STD_LOGIC;
    signal pixels_153_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_154_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_154_ce0 : STD_LOGIC;
    signal pixels_154_we0 : STD_LOGIC;
    signal pixels_154_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_155_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_155_ce0 : STD_LOGIC;
    signal pixels_155_we0 : STD_LOGIC;
    signal pixels_155_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_156_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_156_ce0 : STD_LOGIC;
    signal pixels_156_we0 : STD_LOGIC;
    signal pixels_156_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_157_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_157_ce0 : STD_LOGIC;
    signal pixels_157_we0 : STD_LOGIC;
    signal pixels_157_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_158_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_158_ce0 : STD_LOGIC;
    signal pixels_158_we0 : STD_LOGIC;
    signal pixels_158_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_159_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_159_ce0 : STD_LOGIC;
    signal pixels_159_we0 : STD_LOGIC;
    signal pixels_159_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_160_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_160_ce0 : STD_LOGIC;
    signal pixels_160_we0 : STD_LOGIC;
    signal pixels_160_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_161_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_161_ce0 : STD_LOGIC;
    signal pixels_161_we0 : STD_LOGIC;
    signal pixels_161_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_162_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_162_ce0 : STD_LOGIC;
    signal pixels_162_we0 : STD_LOGIC;
    signal pixels_162_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_163_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_163_ce0 : STD_LOGIC;
    signal pixels_163_we0 : STD_LOGIC;
    signal pixels_163_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_164_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_164_ce0 : STD_LOGIC;
    signal pixels_164_we0 : STD_LOGIC;
    signal pixels_164_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_165_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_165_ce0 : STD_LOGIC;
    signal pixels_165_we0 : STD_LOGIC;
    signal pixels_165_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_166_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_166_ce0 : STD_LOGIC;
    signal pixels_166_we0 : STD_LOGIC;
    signal pixels_166_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_167_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_167_ce0 : STD_LOGIC;
    signal pixels_167_we0 : STD_LOGIC;
    signal pixels_167_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_168_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_168_ce0 : STD_LOGIC;
    signal pixels_168_we0 : STD_LOGIC;
    signal pixels_168_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_169_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_169_ce0 : STD_LOGIC;
    signal pixels_169_we0 : STD_LOGIC;
    signal pixels_169_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_170_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_170_ce0 : STD_LOGIC;
    signal pixels_170_we0 : STD_LOGIC;
    signal pixels_170_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_171_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_171_ce0 : STD_LOGIC;
    signal pixels_171_we0 : STD_LOGIC;
    signal pixels_171_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_172_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_172_ce0 : STD_LOGIC;
    signal pixels_172_we0 : STD_LOGIC;
    signal pixels_172_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_173_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_173_ce0 : STD_LOGIC;
    signal pixels_173_we0 : STD_LOGIC;
    signal pixels_173_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_174_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_174_ce0 : STD_LOGIC;
    signal pixels_174_we0 : STD_LOGIC;
    signal pixels_174_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_175_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_175_ce0 : STD_LOGIC;
    signal pixels_175_we0 : STD_LOGIC;
    signal pixels_175_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_176_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_176_ce0 : STD_LOGIC;
    signal pixels_176_we0 : STD_LOGIC;
    signal pixels_176_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_177_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_177_ce0 : STD_LOGIC;
    signal pixels_177_we0 : STD_LOGIC;
    signal pixels_177_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_178_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_178_ce0 : STD_LOGIC;
    signal pixels_178_we0 : STD_LOGIC;
    signal pixels_178_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_179_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_179_ce0 : STD_LOGIC;
    signal pixels_179_we0 : STD_LOGIC;
    signal pixels_179_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_pixel_V_ce0 : STD_LOGIC;
    signal ref_pixel_V_we0 : STD_LOGIC;
    signal ref_pixel_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_pixel_V_ce1 : STD_LOGIC;
    signal ref_pixel_V_we1 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_in_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_ce1 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_we1 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_in_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_distance_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_distance_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_i_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_j_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_j_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_active_idx_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_active_idx_2_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_179_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_179_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_177_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_177_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_175_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_175_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_173_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_173_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_171_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_171_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_169_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_169_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_167_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_167_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_165_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_165_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_163_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_163_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_161_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_161_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_159_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_159_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_157_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_157_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_155_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_155_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_153_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_153_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_151_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_151_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_149_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_149_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_147_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_147_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_145_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_145_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_143_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_143_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_141_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_141_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_139_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_139_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_137_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_137_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_135_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_135_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_133_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_133_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_131_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_131_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_129_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_129_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_127_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_127_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_125_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_125_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_123_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_123_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_121_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_121_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_119_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_119_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_117_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_117_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_115_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_115_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_113_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_113_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_111_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_111_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_109_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_109_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_107_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_107_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_105_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_105_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_103_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_103_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_101_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_101_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_99_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_99_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_97_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_97_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_95_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_95_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_93_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_93_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_91_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_91_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_89_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_89_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_87_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_87_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_85_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_85_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_83_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_83_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_81_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_81_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_79_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_79_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_77_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_77_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_75_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_75_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_73_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_73_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_71_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_71_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_69_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_69_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_67_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_67_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_65_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_65_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_63_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_63_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_61_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_61_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_59_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_59_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_57_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_57_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_55_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_55_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_53_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_53_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_51_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_51_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_49_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_49_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_47_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_47_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_45_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_45_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_43_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_43_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_41_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_41_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_39_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_39_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_37_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_37_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_35_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_35_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_33_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_33_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_31_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_29_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_27_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_25_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_23_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_21_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_19_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_17_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_15_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_13_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_11_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_9_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_7_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_5_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_3_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_1_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_178_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_178_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_176_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_176_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_174_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_174_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_172_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_172_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_170_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_170_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_168_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_168_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_166_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_166_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_164_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_164_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_162_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_162_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_160_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_160_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_158_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_158_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_156_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_156_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_154_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_154_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_152_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_152_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_150_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_150_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_148_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_148_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_146_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_146_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_144_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_144_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_142_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_142_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_140_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_140_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_138_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_138_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_136_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_136_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_134_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_134_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_132_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_132_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_130_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_130_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_128_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_128_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_126_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_126_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_124_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_124_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_122_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_122_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_120_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_120_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_118_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_118_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_116_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_116_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_114_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_114_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_112_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_112_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_110_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_110_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_108_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_108_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_106_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_106_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_104_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_104_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_102_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_102_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_100_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_100_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_98_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_98_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_96_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_96_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_94_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_94_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_92_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_92_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_90_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_90_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_88_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_88_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_86_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_86_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_84_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_84_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_82_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_82_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_80_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_80_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_78_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_78_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_76_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_76_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_74_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_74_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_72_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_72_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_70_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_70_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_68_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_68_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_66_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_66_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_64_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_64_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_62_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_62_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_60_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_60_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_58_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_58_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_56_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_56_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_54_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_54_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_52_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_52_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_50_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_50_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_48_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_48_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_46_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_46_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_44_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_44_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_42_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_42_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_40_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_40_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_38_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_38_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_36_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_36_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_34_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_34_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_32_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_32_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_30_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_28_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_26_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_24_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_22_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_20_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_18_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_16_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_14_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_12_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_10_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_8_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_6_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_4_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_2_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TUSER : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TDEST : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal active_idx_2_loc_fu_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state98 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state98 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state102 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (101 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_out_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_out_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        in_stream_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
        ref_pixel_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ref_pixel_V_ce0 : OUT STD_LOGIC;
        ref_pixel_V_we0 : OUT STD_LOGIC;
        ref_pixel_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ref_pixel_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ref_pixel_V_ce1 : OUT STD_LOGIC;
        ref_pixel_V_we1 : OUT STD_LOGIC;
        ref_pixel_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        pixels_179_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_179_ce0 : OUT STD_LOGIC;
        pixels_179_we0 : OUT STD_LOGIC;
        pixels_179_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_178_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_178_ce0 : OUT STD_LOGIC;
        pixels_178_we0 : OUT STD_LOGIC;
        pixels_178_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_177_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_177_ce0 : OUT STD_LOGIC;
        pixels_177_we0 : OUT STD_LOGIC;
        pixels_177_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_176_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_176_ce0 : OUT STD_LOGIC;
        pixels_176_we0 : OUT STD_LOGIC;
        pixels_176_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_175_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_175_ce0 : OUT STD_LOGIC;
        pixels_175_we0 : OUT STD_LOGIC;
        pixels_175_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_174_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_174_ce0 : OUT STD_LOGIC;
        pixels_174_we0 : OUT STD_LOGIC;
        pixels_174_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_173_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_173_ce0 : OUT STD_LOGIC;
        pixels_173_we0 : OUT STD_LOGIC;
        pixels_173_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_172_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_172_ce0 : OUT STD_LOGIC;
        pixels_172_we0 : OUT STD_LOGIC;
        pixels_172_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_171_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_171_ce0 : OUT STD_LOGIC;
        pixels_171_we0 : OUT STD_LOGIC;
        pixels_171_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_170_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_170_ce0 : OUT STD_LOGIC;
        pixels_170_we0 : OUT STD_LOGIC;
        pixels_170_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_169_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_169_ce0 : OUT STD_LOGIC;
        pixels_169_we0 : OUT STD_LOGIC;
        pixels_169_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_168_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_168_ce0 : OUT STD_LOGIC;
        pixels_168_we0 : OUT STD_LOGIC;
        pixels_168_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_167_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_167_ce0 : OUT STD_LOGIC;
        pixels_167_we0 : OUT STD_LOGIC;
        pixels_167_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_166_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_166_ce0 : OUT STD_LOGIC;
        pixels_166_we0 : OUT STD_LOGIC;
        pixels_166_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_165_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_165_ce0 : OUT STD_LOGIC;
        pixels_165_we0 : OUT STD_LOGIC;
        pixels_165_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_164_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_164_ce0 : OUT STD_LOGIC;
        pixels_164_we0 : OUT STD_LOGIC;
        pixels_164_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_163_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_163_ce0 : OUT STD_LOGIC;
        pixels_163_we0 : OUT STD_LOGIC;
        pixels_163_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_162_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_162_ce0 : OUT STD_LOGIC;
        pixels_162_we0 : OUT STD_LOGIC;
        pixels_162_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_161_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_161_ce0 : OUT STD_LOGIC;
        pixels_161_we0 : OUT STD_LOGIC;
        pixels_161_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_160_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_160_ce0 : OUT STD_LOGIC;
        pixels_160_we0 : OUT STD_LOGIC;
        pixels_160_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_159_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_159_ce0 : OUT STD_LOGIC;
        pixels_159_we0 : OUT STD_LOGIC;
        pixels_159_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_158_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_158_ce0 : OUT STD_LOGIC;
        pixels_158_we0 : OUT STD_LOGIC;
        pixels_158_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_157_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_157_ce0 : OUT STD_LOGIC;
        pixels_157_we0 : OUT STD_LOGIC;
        pixels_157_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_156_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_156_ce0 : OUT STD_LOGIC;
        pixels_156_we0 : OUT STD_LOGIC;
        pixels_156_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_155_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_155_ce0 : OUT STD_LOGIC;
        pixels_155_we0 : OUT STD_LOGIC;
        pixels_155_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_154_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_154_ce0 : OUT STD_LOGIC;
        pixels_154_we0 : OUT STD_LOGIC;
        pixels_154_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_153_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_153_ce0 : OUT STD_LOGIC;
        pixels_153_we0 : OUT STD_LOGIC;
        pixels_153_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_152_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_152_ce0 : OUT STD_LOGIC;
        pixels_152_we0 : OUT STD_LOGIC;
        pixels_152_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_151_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_151_ce0 : OUT STD_LOGIC;
        pixels_151_we0 : OUT STD_LOGIC;
        pixels_151_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_150_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_150_ce0 : OUT STD_LOGIC;
        pixels_150_we0 : OUT STD_LOGIC;
        pixels_150_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_149_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_149_ce0 : OUT STD_LOGIC;
        pixels_149_we0 : OUT STD_LOGIC;
        pixels_149_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_148_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_148_ce0 : OUT STD_LOGIC;
        pixels_148_we0 : OUT STD_LOGIC;
        pixels_148_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_147_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_147_ce0 : OUT STD_LOGIC;
        pixels_147_we0 : OUT STD_LOGIC;
        pixels_147_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_146_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_146_ce0 : OUT STD_LOGIC;
        pixels_146_we0 : OUT STD_LOGIC;
        pixels_146_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_145_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_145_ce0 : OUT STD_LOGIC;
        pixels_145_we0 : OUT STD_LOGIC;
        pixels_145_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_144_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_144_ce0 : OUT STD_LOGIC;
        pixels_144_we0 : OUT STD_LOGIC;
        pixels_144_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_143_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_143_ce0 : OUT STD_LOGIC;
        pixels_143_we0 : OUT STD_LOGIC;
        pixels_143_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_142_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_142_ce0 : OUT STD_LOGIC;
        pixels_142_we0 : OUT STD_LOGIC;
        pixels_142_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_141_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_141_ce0 : OUT STD_LOGIC;
        pixels_141_we0 : OUT STD_LOGIC;
        pixels_141_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_140_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_140_ce0 : OUT STD_LOGIC;
        pixels_140_we0 : OUT STD_LOGIC;
        pixels_140_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_139_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_139_ce0 : OUT STD_LOGIC;
        pixels_139_we0 : OUT STD_LOGIC;
        pixels_139_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_138_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_138_ce0 : OUT STD_LOGIC;
        pixels_138_we0 : OUT STD_LOGIC;
        pixels_138_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_137_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_137_ce0 : OUT STD_LOGIC;
        pixels_137_we0 : OUT STD_LOGIC;
        pixels_137_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_136_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_136_ce0 : OUT STD_LOGIC;
        pixels_136_we0 : OUT STD_LOGIC;
        pixels_136_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_135_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_135_ce0 : OUT STD_LOGIC;
        pixels_135_we0 : OUT STD_LOGIC;
        pixels_135_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_134_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_134_ce0 : OUT STD_LOGIC;
        pixels_134_we0 : OUT STD_LOGIC;
        pixels_134_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_133_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_133_ce0 : OUT STD_LOGIC;
        pixels_133_we0 : OUT STD_LOGIC;
        pixels_133_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_132_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_132_ce0 : OUT STD_LOGIC;
        pixels_132_we0 : OUT STD_LOGIC;
        pixels_132_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_131_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_131_ce0 : OUT STD_LOGIC;
        pixels_131_we0 : OUT STD_LOGIC;
        pixels_131_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_130_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_130_ce0 : OUT STD_LOGIC;
        pixels_130_we0 : OUT STD_LOGIC;
        pixels_130_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_129_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_129_ce0 : OUT STD_LOGIC;
        pixels_129_we0 : OUT STD_LOGIC;
        pixels_129_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_128_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_128_ce0 : OUT STD_LOGIC;
        pixels_128_we0 : OUT STD_LOGIC;
        pixels_128_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_127_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_127_ce0 : OUT STD_LOGIC;
        pixels_127_we0 : OUT STD_LOGIC;
        pixels_127_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_126_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_126_ce0 : OUT STD_LOGIC;
        pixels_126_we0 : OUT STD_LOGIC;
        pixels_126_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_125_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_125_ce0 : OUT STD_LOGIC;
        pixels_125_we0 : OUT STD_LOGIC;
        pixels_125_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_124_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_124_ce0 : OUT STD_LOGIC;
        pixels_124_we0 : OUT STD_LOGIC;
        pixels_124_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_123_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_123_ce0 : OUT STD_LOGIC;
        pixels_123_we0 : OUT STD_LOGIC;
        pixels_123_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_122_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_122_ce0 : OUT STD_LOGIC;
        pixels_122_we0 : OUT STD_LOGIC;
        pixels_122_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_121_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_121_ce0 : OUT STD_LOGIC;
        pixels_121_we0 : OUT STD_LOGIC;
        pixels_121_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_120_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_120_ce0 : OUT STD_LOGIC;
        pixels_120_we0 : OUT STD_LOGIC;
        pixels_120_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_119_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_119_ce0 : OUT STD_LOGIC;
        pixels_119_we0 : OUT STD_LOGIC;
        pixels_119_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_118_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_118_ce0 : OUT STD_LOGIC;
        pixels_118_we0 : OUT STD_LOGIC;
        pixels_118_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_117_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_117_ce0 : OUT STD_LOGIC;
        pixels_117_we0 : OUT STD_LOGIC;
        pixels_117_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_116_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_116_ce0 : OUT STD_LOGIC;
        pixels_116_we0 : OUT STD_LOGIC;
        pixels_116_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_115_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_115_ce0 : OUT STD_LOGIC;
        pixels_115_we0 : OUT STD_LOGIC;
        pixels_115_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_114_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_114_ce0 : OUT STD_LOGIC;
        pixels_114_we0 : OUT STD_LOGIC;
        pixels_114_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_113_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_113_ce0 : OUT STD_LOGIC;
        pixels_113_we0 : OUT STD_LOGIC;
        pixels_113_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_112_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_112_ce0 : OUT STD_LOGIC;
        pixels_112_we0 : OUT STD_LOGIC;
        pixels_112_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_111_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_111_ce0 : OUT STD_LOGIC;
        pixels_111_we0 : OUT STD_LOGIC;
        pixels_111_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_110_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_110_ce0 : OUT STD_LOGIC;
        pixels_110_we0 : OUT STD_LOGIC;
        pixels_110_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_109_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_109_ce0 : OUT STD_LOGIC;
        pixels_109_we0 : OUT STD_LOGIC;
        pixels_109_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_108_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_108_ce0 : OUT STD_LOGIC;
        pixels_108_we0 : OUT STD_LOGIC;
        pixels_108_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_107_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_107_ce0 : OUT STD_LOGIC;
        pixels_107_we0 : OUT STD_LOGIC;
        pixels_107_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_106_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_106_ce0 : OUT STD_LOGIC;
        pixels_106_we0 : OUT STD_LOGIC;
        pixels_106_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_105_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_105_ce0 : OUT STD_LOGIC;
        pixels_105_we0 : OUT STD_LOGIC;
        pixels_105_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_104_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_104_ce0 : OUT STD_LOGIC;
        pixels_104_we0 : OUT STD_LOGIC;
        pixels_104_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_103_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_103_ce0 : OUT STD_LOGIC;
        pixels_103_we0 : OUT STD_LOGIC;
        pixels_103_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_102_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_102_ce0 : OUT STD_LOGIC;
        pixels_102_we0 : OUT STD_LOGIC;
        pixels_102_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_101_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_101_ce0 : OUT STD_LOGIC;
        pixels_101_we0 : OUT STD_LOGIC;
        pixels_101_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_100_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_100_ce0 : OUT STD_LOGIC;
        pixels_100_we0 : OUT STD_LOGIC;
        pixels_100_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_99_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_99_ce0 : OUT STD_LOGIC;
        pixels_99_we0 : OUT STD_LOGIC;
        pixels_99_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_98_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_98_ce0 : OUT STD_LOGIC;
        pixels_98_we0 : OUT STD_LOGIC;
        pixels_98_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_97_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_97_ce0 : OUT STD_LOGIC;
        pixels_97_we0 : OUT STD_LOGIC;
        pixels_97_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_96_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_96_ce0 : OUT STD_LOGIC;
        pixels_96_we0 : OUT STD_LOGIC;
        pixels_96_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_95_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_95_ce0 : OUT STD_LOGIC;
        pixels_95_we0 : OUT STD_LOGIC;
        pixels_95_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_94_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_94_ce0 : OUT STD_LOGIC;
        pixels_94_we0 : OUT STD_LOGIC;
        pixels_94_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_93_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_93_ce0 : OUT STD_LOGIC;
        pixels_93_we0 : OUT STD_LOGIC;
        pixels_93_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_92_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_92_ce0 : OUT STD_LOGIC;
        pixels_92_we0 : OUT STD_LOGIC;
        pixels_92_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_91_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_91_ce0 : OUT STD_LOGIC;
        pixels_91_we0 : OUT STD_LOGIC;
        pixels_91_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_90_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_90_ce0 : OUT STD_LOGIC;
        pixels_90_we0 : OUT STD_LOGIC;
        pixels_90_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_89_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_89_ce0 : OUT STD_LOGIC;
        pixels_89_we0 : OUT STD_LOGIC;
        pixels_89_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_88_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_88_ce0 : OUT STD_LOGIC;
        pixels_88_we0 : OUT STD_LOGIC;
        pixels_88_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_87_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_87_ce0 : OUT STD_LOGIC;
        pixels_87_we0 : OUT STD_LOGIC;
        pixels_87_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_86_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_86_ce0 : OUT STD_LOGIC;
        pixels_86_we0 : OUT STD_LOGIC;
        pixels_86_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_85_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_85_ce0 : OUT STD_LOGIC;
        pixels_85_we0 : OUT STD_LOGIC;
        pixels_85_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_84_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_84_ce0 : OUT STD_LOGIC;
        pixels_84_we0 : OUT STD_LOGIC;
        pixels_84_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_83_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_83_ce0 : OUT STD_LOGIC;
        pixels_83_we0 : OUT STD_LOGIC;
        pixels_83_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_82_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_82_ce0 : OUT STD_LOGIC;
        pixels_82_we0 : OUT STD_LOGIC;
        pixels_82_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_81_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_81_ce0 : OUT STD_LOGIC;
        pixels_81_we0 : OUT STD_LOGIC;
        pixels_81_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_80_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_80_ce0 : OUT STD_LOGIC;
        pixels_80_we0 : OUT STD_LOGIC;
        pixels_80_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_79_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_79_ce0 : OUT STD_LOGIC;
        pixels_79_we0 : OUT STD_LOGIC;
        pixels_79_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_78_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_78_ce0 : OUT STD_LOGIC;
        pixels_78_we0 : OUT STD_LOGIC;
        pixels_78_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_77_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_77_ce0 : OUT STD_LOGIC;
        pixels_77_we0 : OUT STD_LOGIC;
        pixels_77_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_76_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_76_ce0 : OUT STD_LOGIC;
        pixels_76_we0 : OUT STD_LOGIC;
        pixels_76_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_75_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_75_ce0 : OUT STD_LOGIC;
        pixels_75_we0 : OUT STD_LOGIC;
        pixels_75_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_74_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_74_ce0 : OUT STD_LOGIC;
        pixels_74_we0 : OUT STD_LOGIC;
        pixels_74_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_73_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_73_ce0 : OUT STD_LOGIC;
        pixels_73_we0 : OUT STD_LOGIC;
        pixels_73_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_72_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_72_ce0 : OUT STD_LOGIC;
        pixels_72_we0 : OUT STD_LOGIC;
        pixels_72_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_71_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_71_ce0 : OUT STD_LOGIC;
        pixels_71_we0 : OUT STD_LOGIC;
        pixels_71_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_70_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_70_ce0 : OUT STD_LOGIC;
        pixels_70_we0 : OUT STD_LOGIC;
        pixels_70_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_69_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_69_ce0 : OUT STD_LOGIC;
        pixels_69_we0 : OUT STD_LOGIC;
        pixels_69_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_68_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_68_ce0 : OUT STD_LOGIC;
        pixels_68_we0 : OUT STD_LOGIC;
        pixels_68_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_67_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_67_ce0 : OUT STD_LOGIC;
        pixels_67_we0 : OUT STD_LOGIC;
        pixels_67_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_66_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_66_ce0 : OUT STD_LOGIC;
        pixels_66_we0 : OUT STD_LOGIC;
        pixels_66_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_65_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_65_ce0 : OUT STD_LOGIC;
        pixels_65_we0 : OUT STD_LOGIC;
        pixels_65_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_64_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_64_ce0 : OUT STD_LOGIC;
        pixels_64_we0 : OUT STD_LOGIC;
        pixels_64_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_63_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_63_ce0 : OUT STD_LOGIC;
        pixels_63_we0 : OUT STD_LOGIC;
        pixels_63_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_62_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_62_ce0 : OUT STD_LOGIC;
        pixels_62_we0 : OUT STD_LOGIC;
        pixels_62_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_61_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_61_ce0 : OUT STD_LOGIC;
        pixels_61_we0 : OUT STD_LOGIC;
        pixels_61_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_60_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_60_ce0 : OUT STD_LOGIC;
        pixels_60_we0 : OUT STD_LOGIC;
        pixels_60_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_59_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_59_ce0 : OUT STD_LOGIC;
        pixels_59_we0 : OUT STD_LOGIC;
        pixels_59_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_58_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_58_ce0 : OUT STD_LOGIC;
        pixels_58_we0 : OUT STD_LOGIC;
        pixels_58_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_57_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_57_ce0 : OUT STD_LOGIC;
        pixels_57_we0 : OUT STD_LOGIC;
        pixels_57_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_56_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_56_ce0 : OUT STD_LOGIC;
        pixels_56_we0 : OUT STD_LOGIC;
        pixels_56_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_55_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_55_ce0 : OUT STD_LOGIC;
        pixels_55_we0 : OUT STD_LOGIC;
        pixels_55_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_54_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_54_ce0 : OUT STD_LOGIC;
        pixels_54_we0 : OUT STD_LOGIC;
        pixels_54_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_53_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_53_ce0 : OUT STD_LOGIC;
        pixels_53_we0 : OUT STD_LOGIC;
        pixels_53_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_52_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_52_ce0 : OUT STD_LOGIC;
        pixels_52_we0 : OUT STD_LOGIC;
        pixels_52_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_51_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_51_ce0 : OUT STD_LOGIC;
        pixels_51_we0 : OUT STD_LOGIC;
        pixels_51_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_50_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_50_ce0 : OUT STD_LOGIC;
        pixels_50_we0 : OUT STD_LOGIC;
        pixels_50_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_49_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_49_ce0 : OUT STD_LOGIC;
        pixels_49_we0 : OUT STD_LOGIC;
        pixels_49_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_48_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_48_ce0 : OUT STD_LOGIC;
        pixels_48_we0 : OUT STD_LOGIC;
        pixels_48_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_47_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_47_ce0 : OUT STD_LOGIC;
        pixels_47_we0 : OUT STD_LOGIC;
        pixels_47_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_46_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_46_ce0 : OUT STD_LOGIC;
        pixels_46_we0 : OUT STD_LOGIC;
        pixels_46_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_45_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_45_ce0 : OUT STD_LOGIC;
        pixels_45_we0 : OUT STD_LOGIC;
        pixels_45_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_44_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_44_ce0 : OUT STD_LOGIC;
        pixels_44_we0 : OUT STD_LOGIC;
        pixels_44_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_43_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_43_ce0 : OUT STD_LOGIC;
        pixels_43_we0 : OUT STD_LOGIC;
        pixels_43_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_42_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_42_ce0 : OUT STD_LOGIC;
        pixels_42_we0 : OUT STD_LOGIC;
        pixels_42_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_41_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_41_ce0 : OUT STD_LOGIC;
        pixels_41_we0 : OUT STD_LOGIC;
        pixels_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_40_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_40_ce0 : OUT STD_LOGIC;
        pixels_40_we0 : OUT STD_LOGIC;
        pixels_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_39_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_39_ce0 : OUT STD_LOGIC;
        pixels_39_we0 : OUT STD_LOGIC;
        pixels_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_38_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_38_ce0 : OUT STD_LOGIC;
        pixels_38_we0 : OUT STD_LOGIC;
        pixels_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_37_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_37_ce0 : OUT STD_LOGIC;
        pixels_37_we0 : OUT STD_LOGIC;
        pixels_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_36_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_36_ce0 : OUT STD_LOGIC;
        pixels_36_we0 : OUT STD_LOGIC;
        pixels_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_35_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_35_ce0 : OUT STD_LOGIC;
        pixels_35_we0 : OUT STD_LOGIC;
        pixels_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_34_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_34_ce0 : OUT STD_LOGIC;
        pixels_34_we0 : OUT STD_LOGIC;
        pixels_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_33_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_33_ce0 : OUT STD_LOGIC;
        pixels_33_we0 : OUT STD_LOGIC;
        pixels_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_32_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_32_ce0 : OUT STD_LOGIC;
        pixels_32_we0 : OUT STD_LOGIC;
        pixels_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_31_ce0 : OUT STD_LOGIC;
        pixels_31_we0 : OUT STD_LOGIC;
        pixels_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_30_ce0 : OUT STD_LOGIC;
        pixels_30_we0 : OUT STD_LOGIC;
        pixels_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_29_ce0 : OUT STD_LOGIC;
        pixels_29_we0 : OUT STD_LOGIC;
        pixels_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_28_ce0 : OUT STD_LOGIC;
        pixels_28_we0 : OUT STD_LOGIC;
        pixels_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_27_ce0 : OUT STD_LOGIC;
        pixels_27_we0 : OUT STD_LOGIC;
        pixels_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_26_ce0 : OUT STD_LOGIC;
        pixels_26_we0 : OUT STD_LOGIC;
        pixels_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_25_ce0 : OUT STD_LOGIC;
        pixels_25_we0 : OUT STD_LOGIC;
        pixels_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_24_ce0 : OUT STD_LOGIC;
        pixels_24_we0 : OUT STD_LOGIC;
        pixels_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_23_ce0 : OUT STD_LOGIC;
        pixels_23_we0 : OUT STD_LOGIC;
        pixels_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_22_ce0 : OUT STD_LOGIC;
        pixels_22_we0 : OUT STD_LOGIC;
        pixels_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_21_ce0 : OUT STD_LOGIC;
        pixels_21_we0 : OUT STD_LOGIC;
        pixels_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_20_ce0 : OUT STD_LOGIC;
        pixels_20_we0 : OUT STD_LOGIC;
        pixels_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_19_ce0 : OUT STD_LOGIC;
        pixels_19_we0 : OUT STD_LOGIC;
        pixels_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_18_ce0 : OUT STD_LOGIC;
        pixels_18_we0 : OUT STD_LOGIC;
        pixels_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_17_ce0 : OUT STD_LOGIC;
        pixels_17_we0 : OUT STD_LOGIC;
        pixels_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_16_ce0 : OUT STD_LOGIC;
        pixels_16_we0 : OUT STD_LOGIC;
        pixels_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_15_ce0 : OUT STD_LOGIC;
        pixels_15_we0 : OUT STD_LOGIC;
        pixels_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_14_ce0 : OUT STD_LOGIC;
        pixels_14_we0 : OUT STD_LOGIC;
        pixels_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_13_ce0 : OUT STD_LOGIC;
        pixels_13_we0 : OUT STD_LOGIC;
        pixels_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_12_ce0 : OUT STD_LOGIC;
        pixels_12_we0 : OUT STD_LOGIC;
        pixels_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_11_ce0 : OUT STD_LOGIC;
        pixels_11_we0 : OUT STD_LOGIC;
        pixels_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_10_ce0 : OUT STD_LOGIC;
        pixels_10_we0 : OUT STD_LOGIC;
        pixels_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_9_ce0 : OUT STD_LOGIC;
        pixels_9_we0 : OUT STD_LOGIC;
        pixels_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_8_ce0 : OUT STD_LOGIC;
        pixels_8_we0 : OUT STD_LOGIC;
        pixels_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_7_ce0 : OUT STD_LOGIC;
        pixels_7_we0 : OUT STD_LOGIC;
        pixels_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_6_ce0 : OUT STD_LOGIC;
        pixels_6_we0 : OUT STD_LOGIC;
        pixels_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_5_ce0 : OUT STD_LOGIC;
        pixels_5_we0 : OUT STD_LOGIC;
        pixels_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_4_ce0 : OUT STD_LOGIC;
        pixels_4_we0 : OUT STD_LOGIC;
        pixels_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_3_ce0 : OUT STD_LOGIC;
        pixels_3_we0 : OUT STD_LOGIC;
        pixels_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_2_ce0 : OUT STD_LOGIC;
        pixels_2_we0 : OUT STD_LOGIC;
        pixels_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_1_ce0 : OUT STD_LOGIC;
        pixels_1_we0 : OUT STD_LOGIC;
        pixels_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pixels_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_ce0 : OUT STD_LOGIC;
        pixels_we0 : OUT STD_LOGIC;
        pixels_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        in_stream_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
        ref_band1_V_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_1_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_1_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_2_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_2_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_3_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_3_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_4_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_4_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_5_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_5_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_6_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_6_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_7_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_7_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_8_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_8_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_9_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_9_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_10_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_10_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_11_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_11_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_12_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_12_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_13_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_13_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_14_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_14_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_15_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_15_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_16_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_16_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_17_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_17_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_18_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_18_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_19_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_19_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_20_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_20_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_21_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_21_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_22_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_22_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_23_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_23_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_24_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_24_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_25_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_25_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_26_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_26_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_27_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_27_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_28_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_28_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_29_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_29_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_30_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_30_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_31_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_31_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_32_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_32_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_33_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_33_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_34_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_34_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_35_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_35_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_36_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_36_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_37_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_37_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_38_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_38_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_39_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_39_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_40_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_40_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_41_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_41_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_42_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_42_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_43_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_43_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_44_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_44_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_45_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_45_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_46_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_46_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_47_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_47_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_48_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_48_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_49_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_49_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_50_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_50_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_51_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_51_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_52_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_52_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_53_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_53_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_54_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_54_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_55_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_55_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_56_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_56_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_57_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_57_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_58_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_58_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_59_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_59_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_60_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_60_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_61_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_61_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_62_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_62_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_63_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_63_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_64_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_64_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_65_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_65_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_66_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_66_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_67_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_67_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_68_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_68_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_69_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_69_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_70_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_70_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_71_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_71_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_72_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_72_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_73_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_73_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_74_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_74_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_75_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_75_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_76_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_76_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_77_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_77_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_78_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_78_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_79_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_79_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_80_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_80_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_81_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_81_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_82_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_82_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_83_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_83_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_84_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_84_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_85_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_85_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_86_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_86_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_87_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_87_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_88_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band2_V_88_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        ref_band1_V_89_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln63 : IN STD_LOGIC_VECTOR (15 downto 0);
        min_distance_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        min_distance_out_ap_vld : OUT STD_LOGIC;
        min_pixel_index_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        min_pixel_index_i_out_ap_vld : OUT STD_LOGIC;
        min_pixel_index_j_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        min_pixel_index_j_out_ap_vld : OUT STD_LOGIC;
        active_idx_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        active_idx_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        pixels_179_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_179_ce0 : OUT STD_LOGIC;
        pixels_179_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        idxprom70 : IN STD_LOGIC_VECTOR (0 downto 0);
        pixels_177_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_177_ce0 : OUT STD_LOGIC;
        pixels_177_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_175_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_175_ce0 : OUT STD_LOGIC;
        pixels_175_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_173_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_173_ce0 : OUT STD_LOGIC;
        pixels_173_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_171_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_171_ce0 : OUT STD_LOGIC;
        pixels_171_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_169_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_169_ce0 : OUT STD_LOGIC;
        pixels_169_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_167_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_167_ce0 : OUT STD_LOGIC;
        pixels_167_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_165_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_165_ce0 : OUT STD_LOGIC;
        pixels_165_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_163_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_163_ce0 : OUT STD_LOGIC;
        pixels_163_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_161_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_161_ce0 : OUT STD_LOGIC;
        pixels_161_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_159_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_159_ce0 : OUT STD_LOGIC;
        pixels_159_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_157_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_157_ce0 : OUT STD_LOGIC;
        pixels_157_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_155_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_155_ce0 : OUT STD_LOGIC;
        pixels_155_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_153_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_153_ce0 : OUT STD_LOGIC;
        pixels_153_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_151_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_151_ce0 : OUT STD_LOGIC;
        pixels_151_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_149_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_149_ce0 : OUT STD_LOGIC;
        pixels_149_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_147_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_147_ce0 : OUT STD_LOGIC;
        pixels_147_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_145_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_145_ce0 : OUT STD_LOGIC;
        pixels_145_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_143_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_143_ce0 : OUT STD_LOGIC;
        pixels_143_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_141_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_141_ce0 : OUT STD_LOGIC;
        pixels_141_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_139_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_139_ce0 : OUT STD_LOGIC;
        pixels_139_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_137_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_137_ce0 : OUT STD_LOGIC;
        pixels_137_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_135_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_135_ce0 : OUT STD_LOGIC;
        pixels_135_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_133_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_133_ce0 : OUT STD_LOGIC;
        pixels_133_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_131_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_131_ce0 : OUT STD_LOGIC;
        pixels_131_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_129_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_129_ce0 : OUT STD_LOGIC;
        pixels_129_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_127_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_127_ce0 : OUT STD_LOGIC;
        pixels_127_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_125_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_125_ce0 : OUT STD_LOGIC;
        pixels_125_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_123_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_123_ce0 : OUT STD_LOGIC;
        pixels_123_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_121_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_121_ce0 : OUT STD_LOGIC;
        pixels_121_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_119_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_119_ce0 : OUT STD_LOGIC;
        pixels_119_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_117_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_117_ce0 : OUT STD_LOGIC;
        pixels_117_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_115_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_115_ce0 : OUT STD_LOGIC;
        pixels_115_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_113_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_113_ce0 : OUT STD_LOGIC;
        pixels_113_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_111_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_111_ce0 : OUT STD_LOGIC;
        pixels_111_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_109_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_109_ce0 : OUT STD_LOGIC;
        pixels_109_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_107_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_107_ce0 : OUT STD_LOGIC;
        pixels_107_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_105_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_105_ce0 : OUT STD_LOGIC;
        pixels_105_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_103_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_103_ce0 : OUT STD_LOGIC;
        pixels_103_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_101_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_101_ce0 : OUT STD_LOGIC;
        pixels_101_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_99_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_99_ce0 : OUT STD_LOGIC;
        pixels_99_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_97_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_97_ce0 : OUT STD_LOGIC;
        pixels_97_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_95_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_95_ce0 : OUT STD_LOGIC;
        pixels_95_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_93_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_93_ce0 : OUT STD_LOGIC;
        pixels_93_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_91_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_91_ce0 : OUT STD_LOGIC;
        pixels_91_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_89_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_89_ce0 : OUT STD_LOGIC;
        pixels_89_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_87_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_87_ce0 : OUT STD_LOGIC;
        pixels_87_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_85_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_85_ce0 : OUT STD_LOGIC;
        pixels_85_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_83_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_83_ce0 : OUT STD_LOGIC;
        pixels_83_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_81_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_81_ce0 : OUT STD_LOGIC;
        pixels_81_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_79_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_79_ce0 : OUT STD_LOGIC;
        pixels_79_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_77_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_77_ce0 : OUT STD_LOGIC;
        pixels_77_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_75_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_75_ce0 : OUT STD_LOGIC;
        pixels_75_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_73_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_73_ce0 : OUT STD_LOGIC;
        pixels_73_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_71_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_71_ce0 : OUT STD_LOGIC;
        pixels_71_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_69_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_69_ce0 : OUT STD_LOGIC;
        pixels_69_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_67_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_67_ce0 : OUT STD_LOGIC;
        pixels_67_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_65_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_65_ce0 : OUT STD_LOGIC;
        pixels_65_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_63_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_63_ce0 : OUT STD_LOGIC;
        pixels_63_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_61_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_61_ce0 : OUT STD_LOGIC;
        pixels_61_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_59_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_59_ce0 : OUT STD_LOGIC;
        pixels_59_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_57_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_57_ce0 : OUT STD_LOGIC;
        pixels_57_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_55_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_55_ce0 : OUT STD_LOGIC;
        pixels_55_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_53_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_53_ce0 : OUT STD_LOGIC;
        pixels_53_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_51_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_51_ce0 : OUT STD_LOGIC;
        pixels_51_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_49_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_49_ce0 : OUT STD_LOGIC;
        pixels_49_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_47_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_47_ce0 : OUT STD_LOGIC;
        pixels_47_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_45_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_45_ce0 : OUT STD_LOGIC;
        pixels_45_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_43_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_43_ce0 : OUT STD_LOGIC;
        pixels_43_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_41_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_41_ce0 : OUT STD_LOGIC;
        pixels_41_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_39_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_39_ce0 : OUT STD_LOGIC;
        pixels_39_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_37_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_37_ce0 : OUT STD_LOGIC;
        pixels_37_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_35_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_35_ce0 : OUT STD_LOGIC;
        pixels_35_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_33_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_33_ce0 : OUT STD_LOGIC;
        pixels_33_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_31_ce0 : OUT STD_LOGIC;
        pixels_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_29_ce0 : OUT STD_LOGIC;
        pixels_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_27_ce0 : OUT STD_LOGIC;
        pixels_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_25_ce0 : OUT STD_LOGIC;
        pixels_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_23_ce0 : OUT STD_LOGIC;
        pixels_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_21_ce0 : OUT STD_LOGIC;
        pixels_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_19_ce0 : OUT STD_LOGIC;
        pixels_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_17_ce0 : OUT STD_LOGIC;
        pixels_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_15_ce0 : OUT STD_LOGIC;
        pixels_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_13_ce0 : OUT STD_LOGIC;
        pixels_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_11_ce0 : OUT STD_LOGIC;
        pixels_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_9_ce0 : OUT STD_LOGIC;
        pixels_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_7_ce0 : OUT STD_LOGIC;
        pixels_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_5_ce0 : OUT STD_LOGIC;
        pixels_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_3_ce0 : OUT STD_LOGIC;
        pixels_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_1_ce0 : OUT STD_LOGIC;
        pixels_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_178_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_178_ce0 : OUT STD_LOGIC;
        pixels_178_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_176_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_176_ce0 : OUT STD_LOGIC;
        pixels_176_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_174_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_174_ce0 : OUT STD_LOGIC;
        pixels_174_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_172_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_172_ce0 : OUT STD_LOGIC;
        pixels_172_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_170_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_170_ce0 : OUT STD_LOGIC;
        pixels_170_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_168_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_168_ce0 : OUT STD_LOGIC;
        pixels_168_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_166_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_166_ce0 : OUT STD_LOGIC;
        pixels_166_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_164_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_164_ce0 : OUT STD_LOGIC;
        pixels_164_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_162_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_162_ce0 : OUT STD_LOGIC;
        pixels_162_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_160_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_160_ce0 : OUT STD_LOGIC;
        pixels_160_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_158_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_158_ce0 : OUT STD_LOGIC;
        pixels_158_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_156_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_156_ce0 : OUT STD_LOGIC;
        pixels_156_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_154_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_154_ce0 : OUT STD_LOGIC;
        pixels_154_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_152_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_152_ce0 : OUT STD_LOGIC;
        pixels_152_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_150_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_150_ce0 : OUT STD_LOGIC;
        pixels_150_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_148_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_148_ce0 : OUT STD_LOGIC;
        pixels_148_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_146_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_146_ce0 : OUT STD_LOGIC;
        pixels_146_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_144_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_144_ce0 : OUT STD_LOGIC;
        pixels_144_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_142_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_142_ce0 : OUT STD_LOGIC;
        pixels_142_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_140_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_140_ce0 : OUT STD_LOGIC;
        pixels_140_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_138_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_138_ce0 : OUT STD_LOGIC;
        pixels_138_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_136_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_136_ce0 : OUT STD_LOGIC;
        pixels_136_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_134_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_134_ce0 : OUT STD_LOGIC;
        pixels_134_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_132_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_132_ce0 : OUT STD_LOGIC;
        pixels_132_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_130_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_130_ce0 : OUT STD_LOGIC;
        pixels_130_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_128_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_128_ce0 : OUT STD_LOGIC;
        pixels_128_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_126_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_126_ce0 : OUT STD_LOGIC;
        pixels_126_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_124_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_124_ce0 : OUT STD_LOGIC;
        pixels_124_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_122_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_122_ce0 : OUT STD_LOGIC;
        pixels_122_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_120_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_120_ce0 : OUT STD_LOGIC;
        pixels_120_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_118_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_118_ce0 : OUT STD_LOGIC;
        pixels_118_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_116_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_116_ce0 : OUT STD_LOGIC;
        pixels_116_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_114_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_114_ce0 : OUT STD_LOGIC;
        pixels_114_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_112_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_112_ce0 : OUT STD_LOGIC;
        pixels_112_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_110_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_110_ce0 : OUT STD_LOGIC;
        pixels_110_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_108_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_108_ce0 : OUT STD_LOGIC;
        pixels_108_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_106_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_106_ce0 : OUT STD_LOGIC;
        pixels_106_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_104_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_104_ce0 : OUT STD_LOGIC;
        pixels_104_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_102_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_102_ce0 : OUT STD_LOGIC;
        pixels_102_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_100_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_100_ce0 : OUT STD_LOGIC;
        pixels_100_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_98_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_98_ce0 : OUT STD_LOGIC;
        pixels_98_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_96_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_96_ce0 : OUT STD_LOGIC;
        pixels_96_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_94_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_94_ce0 : OUT STD_LOGIC;
        pixels_94_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_92_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_92_ce0 : OUT STD_LOGIC;
        pixels_92_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_90_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_90_ce0 : OUT STD_LOGIC;
        pixels_90_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_88_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_88_ce0 : OUT STD_LOGIC;
        pixels_88_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_86_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_86_ce0 : OUT STD_LOGIC;
        pixels_86_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_84_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_84_ce0 : OUT STD_LOGIC;
        pixels_84_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_82_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_82_ce0 : OUT STD_LOGIC;
        pixels_82_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_80_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_80_ce0 : OUT STD_LOGIC;
        pixels_80_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_78_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_78_ce0 : OUT STD_LOGIC;
        pixels_78_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_76_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_76_ce0 : OUT STD_LOGIC;
        pixels_76_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_74_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_74_ce0 : OUT STD_LOGIC;
        pixels_74_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_72_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_72_ce0 : OUT STD_LOGIC;
        pixels_72_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_70_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_70_ce0 : OUT STD_LOGIC;
        pixels_70_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_68_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_68_ce0 : OUT STD_LOGIC;
        pixels_68_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_66_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_66_ce0 : OUT STD_LOGIC;
        pixels_66_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_64_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_64_ce0 : OUT STD_LOGIC;
        pixels_64_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_62_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_62_ce0 : OUT STD_LOGIC;
        pixels_62_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_60_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_60_ce0 : OUT STD_LOGIC;
        pixels_60_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_58_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_58_ce0 : OUT STD_LOGIC;
        pixels_58_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_56_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_56_ce0 : OUT STD_LOGIC;
        pixels_56_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_54_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_54_ce0 : OUT STD_LOGIC;
        pixels_54_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_52_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_52_ce0 : OUT STD_LOGIC;
        pixels_52_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_50_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_50_ce0 : OUT STD_LOGIC;
        pixels_50_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_48_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_48_ce0 : OUT STD_LOGIC;
        pixels_48_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_46_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_46_ce0 : OUT STD_LOGIC;
        pixels_46_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_44_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_44_ce0 : OUT STD_LOGIC;
        pixels_44_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_42_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_42_ce0 : OUT STD_LOGIC;
        pixels_42_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_40_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_40_ce0 : OUT STD_LOGIC;
        pixels_40_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_38_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_38_ce0 : OUT STD_LOGIC;
        pixels_38_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_36_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_36_ce0 : OUT STD_LOGIC;
        pixels_36_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_34_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_34_ce0 : OUT STD_LOGIC;
        pixels_34_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_32_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_32_ce0 : OUT STD_LOGIC;
        pixels_32_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_30_ce0 : OUT STD_LOGIC;
        pixels_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_28_ce0 : OUT STD_LOGIC;
        pixels_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_26_ce0 : OUT STD_LOGIC;
        pixels_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_24_ce0 : OUT STD_LOGIC;
        pixels_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_22_ce0 : OUT STD_LOGIC;
        pixels_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_20_ce0 : OUT STD_LOGIC;
        pixels_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_18_ce0 : OUT STD_LOGIC;
        pixels_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_16_ce0 : OUT STD_LOGIC;
        pixels_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_14_ce0 : OUT STD_LOGIC;
        pixels_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_12_ce0 : OUT STD_LOGIC;
        pixels_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_10_ce0 : OUT STD_LOGIC;
        pixels_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_8_ce0 : OUT STD_LOGIC;
        pixels_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_6_ce0 : OUT STD_LOGIC;
        pixels_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_4_ce0 : OUT STD_LOGIC;
        pixels_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_2_ce0 : OUT STD_LOGIC;
        pixels_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pixels_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        pixels_ce0 : OUT STD_LOGIC;
        pixels_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TUSER : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_stream_TDEST : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_CONTROL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    pixels_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_address0,
        ce0 => pixels_ce0,
        we0 => pixels_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_d0,
        q0 => pixels_q0);

    pixels_1_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_1_address0,
        ce0 => pixels_1_ce0,
        we0 => pixels_1_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_d0,
        q0 => pixels_1_q0);

    pixels_2_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_2_address0,
        ce0 => pixels_2_ce0,
        we0 => pixels_2_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_d0,
        q0 => pixels_2_q0);

    pixels_3_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_3_address0,
        ce0 => pixels_3_ce0,
        we0 => pixels_3_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_d0,
        q0 => pixels_3_q0);

    pixels_4_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_4_address0,
        ce0 => pixels_4_ce0,
        we0 => pixels_4_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_d0,
        q0 => pixels_4_q0);

    pixels_5_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_5_address0,
        ce0 => pixels_5_ce0,
        we0 => pixels_5_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_d0,
        q0 => pixels_5_q0);

    pixels_6_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_6_address0,
        ce0 => pixels_6_ce0,
        we0 => pixels_6_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_d0,
        q0 => pixels_6_q0);

    pixels_7_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_7_address0,
        ce0 => pixels_7_ce0,
        we0 => pixels_7_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_d0,
        q0 => pixels_7_q0);

    pixels_8_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_8_address0,
        ce0 => pixels_8_ce0,
        we0 => pixels_8_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_d0,
        q0 => pixels_8_q0);

    pixels_9_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_9_address0,
        ce0 => pixels_9_ce0,
        we0 => pixels_9_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_d0,
        q0 => pixels_9_q0);

    pixels_10_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_10_address0,
        ce0 => pixels_10_ce0,
        we0 => pixels_10_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_d0,
        q0 => pixels_10_q0);

    pixels_11_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_11_address0,
        ce0 => pixels_11_ce0,
        we0 => pixels_11_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_d0,
        q0 => pixels_11_q0);

    pixels_12_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_12_address0,
        ce0 => pixels_12_ce0,
        we0 => pixels_12_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_d0,
        q0 => pixels_12_q0);

    pixels_13_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_13_address0,
        ce0 => pixels_13_ce0,
        we0 => pixels_13_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_d0,
        q0 => pixels_13_q0);

    pixels_14_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_14_address0,
        ce0 => pixels_14_ce0,
        we0 => pixels_14_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_d0,
        q0 => pixels_14_q0);

    pixels_15_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_15_address0,
        ce0 => pixels_15_ce0,
        we0 => pixels_15_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_d0,
        q0 => pixels_15_q0);

    pixels_16_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_16_address0,
        ce0 => pixels_16_ce0,
        we0 => pixels_16_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_d0,
        q0 => pixels_16_q0);

    pixels_17_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_17_address0,
        ce0 => pixels_17_ce0,
        we0 => pixels_17_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_d0,
        q0 => pixels_17_q0);

    pixels_18_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_18_address0,
        ce0 => pixels_18_ce0,
        we0 => pixels_18_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_d0,
        q0 => pixels_18_q0);

    pixels_19_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_19_address0,
        ce0 => pixels_19_ce0,
        we0 => pixels_19_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_d0,
        q0 => pixels_19_q0);

    pixels_20_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_20_address0,
        ce0 => pixels_20_ce0,
        we0 => pixels_20_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_d0,
        q0 => pixels_20_q0);

    pixels_21_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_21_address0,
        ce0 => pixels_21_ce0,
        we0 => pixels_21_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_d0,
        q0 => pixels_21_q0);

    pixels_22_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_22_address0,
        ce0 => pixels_22_ce0,
        we0 => pixels_22_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_d0,
        q0 => pixels_22_q0);

    pixels_23_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_23_address0,
        ce0 => pixels_23_ce0,
        we0 => pixels_23_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_d0,
        q0 => pixels_23_q0);

    pixels_24_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_24_address0,
        ce0 => pixels_24_ce0,
        we0 => pixels_24_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_d0,
        q0 => pixels_24_q0);

    pixels_25_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_25_address0,
        ce0 => pixels_25_ce0,
        we0 => pixels_25_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_d0,
        q0 => pixels_25_q0);

    pixels_26_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_26_address0,
        ce0 => pixels_26_ce0,
        we0 => pixels_26_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_d0,
        q0 => pixels_26_q0);

    pixels_27_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_27_address0,
        ce0 => pixels_27_ce0,
        we0 => pixels_27_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_d0,
        q0 => pixels_27_q0);

    pixels_28_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_28_address0,
        ce0 => pixels_28_ce0,
        we0 => pixels_28_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_d0,
        q0 => pixels_28_q0);

    pixels_29_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_29_address0,
        ce0 => pixels_29_ce0,
        we0 => pixels_29_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_d0,
        q0 => pixels_29_q0);

    pixels_30_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_30_address0,
        ce0 => pixels_30_ce0,
        we0 => pixels_30_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_d0,
        q0 => pixels_30_q0);

    pixels_31_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_31_address0,
        ce0 => pixels_31_ce0,
        we0 => pixels_31_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_d0,
        q0 => pixels_31_q0);

    pixels_32_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_32_address0,
        ce0 => pixels_32_ce0,
        we0 => pixels_32_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_d0,
        q0 => pixels_32_q0);

    pixels_33_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_33_address0,
        ce0 => pixels_33_ce0,
        we0 => pixels_33_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_d0,
        q0 => pixels_33_q0);

    pixels_34_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_34_address0,
        ce0 => pixels_34_ce0,
        we0 => pixels_34_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_d0,
        q0 => pixels_34_q0);

    pixels_35_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_35_address0,
        ce0 => pixels_35_ce0,
        we0 => pixels_35_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_d0,
        q0 => pixels_35_q0);

    pixels_36_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_36_address0,
        ce0 => pixels_36_ce0,
        we0 => pixels_36_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_d0,
        q0 => pixels_36_q0);

    pixels_37_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_37_address0,
        ce0 => pixels_37_ce0,
        we0 => pixels_37_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_d0,
        q0 => pixels_37_q0);

    pixels_38_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_38_address0,
        ce0 => pixels_38_ce0,
        we0 => pixels_38_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_d0,
        q0 => pixels_38_q0);

    pixels_39_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_39_address0,
        ce0 => pixels_39_ce0,
        we0 => pixels_39_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_d0,
        q0 => pixels_39_q0);

    pixels_40_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_40_address0,
        ce0 => pixels_40_ce0,
        we0 => pixels_40_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_d0,
        q0 => pixels_40_q0);

    pixels_41_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_41_address0,
        ce0 => pixels_41_ce0,
        we0 => pixels_41_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_d0,
        q0 => pixels_41_q0);

    pixels_42_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_42_address0,
        ce0 => pixels_42_ce0,
        we0 => pixels_42_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_d0,
        q0 => pixels_42_q0);

    pixels_43_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_43_address0,
        ce0 => pixels_43_ce0,
        we0 => pixels_43_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_d0,
        q0 => pixels_43_q0);

    pixels_44_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_44_address0,
        ce0 => pixels_44_ce0,
        we0 => pixels_44_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_d0,
        q0 => pixels_44_q0);

    pixels_45_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_45_address0,
        ce0 => pixels_45_ce0,
        we0 => pixels_45_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_d0,
        q0 => pixels_45_q0);

    pixels_46_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_46_address0,
        ce0 => pixels_46_ce0,
        we0 => pixels_46_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_d0,
        q0 => pixels_46_q0);

    pixels_47_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_47_address0,
        ce0 => pixels_47_ce0,
        we0 => pixels_47_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_d0,
        q0 => pixels_47_q0);

    pixels_48_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_48_address0,
        ce0 => pixels_48_ce0,
        we0 => pixels_48_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_d0,
        q0 => pixels_48_q0);

    pixels_49_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_49_address0,
        ce0 => pixels_49_ce0,
        we0 => pixels_49_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_d0,
        q0 => pixels_49_q0);

    pixels_50_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_50_address0,
        ce0 => pixels_50_ce0,
        we0 => pixels_50_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_d0,
        q0 => pixels_50_q0);

    pixels_51_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_51_address0,
        ce0 => pixels_51_ce0,
        we0 => pixels_51_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_d0,
        q0 => pixels_51_q0);

    pixels_52_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_52_address0,
        ce0 => pixels_52_ce0,
        we0 => pixels_52_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_d0,
        q0 => pixels_52_q0);

    pixels_53_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_53_address0,
        ce0 => pixels_53_ce0,
        we0 => pixels_53_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_d0,
        q0 => pixels_53_q0);

    pixels_54_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_54_address0,
        ce0 => pixels_54_ce0,
        we0 => pixels_54_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_d0,
        q0 => pixels_54_q0);

    pixels_55_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_55_address0,
        ce0 => pixels_55_ce0,
        we0 => pixels_55_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_d0,
        q0 => pixels_55_q0);

    pixels_56_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_56_address0,
        ce0 => pixels_56_ce0,
        we0 => pixels_56_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_d0,
        q0 => pixels_56_q0);

    pixels_57_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_57_address0,
        ce0 => pixels_57_ce0,
        we0 => pixels_57_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_d0,
        q0 => pixels_57_q0);

    pixels_58_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_58_address0,
        ce0 => pixels_58_ce0,
        we0 => pixels_58_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_d0,
        q0 => pixels_58_q0);

    pixels_59_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_59_address0,
        ce0 => pixels_59_ce0,
        we0 => pixels_59_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_d0,
        q0 => pixels_59_q0);

    pixels_60_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_60_address0,
        ce0 => pixels_60_ce0,
        we0 => pixels_60_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_d0,
        q0 => pixels_60_q0);

    pixels_61_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_61_address0,
        ce0 => pixels_61_ce0,
        we0 => pixels_61_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_d0,
        q0 => pixels_61_q0);

    pixels_62_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_62_address0,
        ce0 => pixels_62_ce0,
        we0 => pixels_62_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_d0,
        q0 => pixels_62_q0);

    pixels_63_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_63_address0,
        ce0 => pixels_63_ce0,
        we0 => pixels_63_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_d0,
        q0 => pixels_63_q0);

    pixels_64_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_64_address0,
        ce0 => pixels_64_ce0,
        we0 => pixels_64_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_d0,
        q0 => pixels_64_q0);

    pixels_65_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_65_address0,
        ce0 => pixels_65_ce0,
        we0 => pixels_65_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_d0,
        q0 => pixels_65_q0);

    pixels_66_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_66_address0,
        ce0 => pixels_66_ce0,
        we0 => pixels_66_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_d0,
        q0 => pixels_66_q0);

    pixels_67_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_67_address0,
        ce0 => pixels_67_ce0,
        we0 => pixels_67_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_d0,
        q0 => pixels_67_q0);

    pixels_68_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_68_address0,
        ce0 => pixels_68_ce0,
        we0 => pixels_68_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_d0,
        q0 => pixels_68_q0);

    pixels_69_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_69_address0,
        ce0 => pixels_69_ce0,
        we0 => pixels_69_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_d0,
        q0 => pixels_69_q0);

    pixels_70_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_70_address0,
        ce0 => pixels_70_ce0,
        we0 => pixels_70_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_d0,
        q0 => pixels_70_q0);

    pixels_71_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_71_address0,
        ce0 => pixels_71_ce0,
        we0 => pixels_71_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_d0,
        q0 => pixels_71_q0);

    pixels_72_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_72_address0,
        ce0 => pixels_72_ce0,
        we0 => pixels_72_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_d0,
        q0 => pixels_72_q0);

    pixels_73_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_73_address0,
        ce0 => pixels_73_ce0,
        we0 => pixels_73_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_d0,
        q0 => pixels_73_q0);

    pixels_74_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_74_address0,
        ce0 => pixels_74_ce0,
        we0 => pixels_74_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_d0,
        q0 => pixels_74_q0);

    pixels_75_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_75_address0,
        ce0 => pixels_75_ce0,
        we0 => pixels_75_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_d0,
        q0 => pixels_75_q0);

    pixels_76_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_76_address0,
        ce0 => pixels_76_ce0,
        we0 => pixels_76_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_d0,
        q0 => pixels_76_q0);

    pixels_77_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_77_address0,
        ce0 => pixels_77_ce0,
        we0 => pixels_77_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_d0,
        q0 => pixels_77_q0);

    pixels_78_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_78_address0,
        ce0 => pixels_78_ce0,
        we0 => pixels_78_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_d0,
        q0 => pixels_78_q0);

    pixels_79_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_79_address0,
        ce0 => pixels_79_ce0,
        we0 => pixels_79_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_d0,
        q0 => pixels_79_q0);

    pixels_80_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_80_address0,
        ce0 => pixels_80_ce0,
        we0 => pixels_80_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_d0,
        q0 => pixels_80_q0);

    pixels_81_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_81_address0,
        ce0 => pixels_81_ce0,
        we0 => pixels_81_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_d0,
        q0 => pixels_81_q0);

    pixels_82_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_82_address0,
        ce0 => pixels_82_ce0,
        we0 => pixels_82_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_d0,
        q0 => pixels_82_q0);

    pixels_83_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_83_address0,
        ce0 => pixels_83_ce0,
        we0 => pixels_83_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_d0,
        q0 => pixels_83_q0);

    pixels_84_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_84_address0,
        ce0 => pixels_84_ce0,
        we0 => pixels_84_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_d0,
        q0 => pixels_84_q0);

    pixels_85_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_85_address0,
        ce0 => pixels_85_ce0,
        we0 => pixels_85_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_d0,
        q0 => pixels_85_q0);

    pixels_86_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_86_address0,
        ce0 => pixels_86_ce0,
        we0 => pixels_86_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_d0,
        q0 => pixels_86_q0);

    pixels_87_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_87_address0,
        ce0 => pixels_87_ce0,
        we0 => pixels_87_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_d0,
        q0 => pixels_87_q0);

    pixels_88_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_88_address0,
        ce0 => pixels_88_ce0,
        we0 => pixels_88_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_d0,
        q0 => pixels_88_q0);

    pixels_89_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_89_address0,
        ce0 => pixels_89_ce0,
        we0 => pixels_89_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_d0,
        q0 => pixels_89_q0);

    pixels_90_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_90_address0,
        ce0 => pixels_90_ce0,
        we0 => pixels_90_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_d0,
        q0 => pixels_90_q0);

    pixels_91_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_91_address0,
        ce0 => pixels_91_ce0,
        we0 => pixels_91_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_d0,
        q0 => pixels_91_q0);

    pixels_92_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_92_address0,
        ce0 => pixels_92_ce0,
        we0 => pixels_92_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_d0,
        q0 => pixels_92_q0);

    pixels_93_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_93_address0,
        ce0 => pixels_93_ce0,
        we0 => pixels_93_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_d0,
        q0 => pixels_93_q0);

    pixels_94_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_94_address0,
        ce0 => pixels_94_ce0,
        we0 => pixels_94_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_d0,
        q0 => pixels_94_q0);

    pixels_95_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_95_address0,
        ce0 => pixels_95_ce0,
        we0 => pixels_95_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_d0,
        q0 => pixels_95_q0);

    pixels_96_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_96_address0,
        ce0 => pixels_96_ce0,
        we0 => pixels_96_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_d0,
        q0 => pixels_96_q0);

    pixels_97_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_97_address0,
        ce0 => pixels_97_ce0,
        we0 => pixels_97_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_d0,
        q0 => pixels_97_q0);

    pixels_98_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_98_address0,
        ce0 => pixels_98_ce0,
        we0 => pixels_98_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_d0,
        q0 => pixels_98_q0);

    pixels_99_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_99_address0,
        ce0 => pixels_99_ce0,
        we0 => pixels_99_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_d0,
        q0 => pixels_99_q0);

    pixels_100_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_100_address0,
        ce0 => pixels_100_ce0,
        we0 => pixels_100_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_d0,
        q0 => pixels_100_q0);

    pixels_101_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_101_address0,
        ce0 => pixels_101_ce0,
        we0 => pixels_101_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_d0,
        q0 => pixels_101_q0);

    pixels_102_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_102_address0,
        ce0 => pixels_102_ce0,
        we0 => pixels_102_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_d0,
        q0 => pixels_102_q0);

    pixels_103_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_103_address0,
        ce0 => pixels_103_ce0,
        we0 => pixels_103_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_d0,
        q0 => pixels_103_q0);

    pixels_104_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_104_address0,
        ce0 => pixels_104_ce0,
        we0 => pixels_104_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_d0,
        q0 => pixels_104_q0);

    pixels_105_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_105_address0,
        ce0 => pixels_105_ce0,
        we0 => pixels_105_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_d0,
        q0 => pixels_105_q0);

    pixels_106_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_106_address0,
        ce0 => pixels_106_ce0,
        we0 => pixels_106_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_d0,
        q0 => pixels_106_q0);

    pixels_107_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_107_address0,
        ce0 => pixels_107_ce0,
        we0 => pixels_107_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_d0,
        q0 => pixels_107_q0);

    pixels_108_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_108_address0,
        ce0 => pixels_108_ce0,
        we0 => pixels_108_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_d0,
        q0 => pixels_108_q0);

    pixels_109_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_109_address0,
        ce0 => pixels_109_ce0,
        we0 => pixels_109_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_d0,
        q0 => pixels_109_q0);

    pixels_110_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_110_address0,
        ce0 => pixels_110_ce0,
        we0 => pixels_110_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_d0,
        q0 => pixels_110_q0);

    pixels_111_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_111_address0,
        ce0 => pixels_111_ce0,
        we0 => pixels_111_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_d0,
        q0 => pixels_111_q0);

    pixels_112_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_112_address0,
        ce0 => pixels_112_ce0,
        we0 => pixels_112_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_d0,
        q0 => pixels_112_q0);

    pixels_113_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_113_address0,
        ce0 => pixels_113_ce0,
        we0 => pixels_113_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_d0,
        q0 => pixels_113_q0);

    pixels_114_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_114_address0,
        ce0 => pixels_114_ce0,
        we0 => pixels_114_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_d0,
        q0 => pixels_114_q0);

    pixels_115_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_115_address0,
        ce0 => pixels_115_ce0,
        we0 => pixels_115_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_d0,
        q0 => pixels_115_q0);

    pixels_116_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_116_address0,
        ce0 => pixels_116_ce0,
        we0 => pixels_116_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_d0,
        q0 => pixels_116_q0);

    pixels_117_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_117_address0,
        ce0 => pixels_117_ce0,
        we0 => pixels_117_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_d0,
        q0 => pixels_117_q0);

    pixels_118_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_118_address0,
        ce0 => pixels_118_ce0,
        we0 => pixels_118_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_d0,
        q0 => pixels_118_q0);

    pixels_119_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_119_address0,
        ce0 => pixels_119_ce0,
        we0 => pixels_119_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_d0,
        q0 => pixels_119_q0);

    pixels_120_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_120_address0,
        ce0 => pixels_120_ce0,
        we0 => pixels_120_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_d0,
        q0 => pixels_120_q0);

    pixels_121_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_121_address0,
        ce0 => pixels_121_ce0,
        we0 => pixels_121_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_d0,
        q0 => pixels_121_q0);

    pixels_122_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_122_address0,
        ce0 => pixels_122_ce0,
        we0 => pixels_122_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_d0,
        q0 => pixels_122_q0);

    pixels_123_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_123_address0,
        ce0 => pixels_123_ce0,
        we0 => pixels_123_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_d0,
        q0 => pixels_123_q0);

    pixels_124_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_124_address0,
        ce0 => pixels_124_ce0,
        we0 => pixels_124_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_d0,
        q0 => pixels_124_q0);

    pixels_125_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_125_address0,
        ce0 => pixels_125_ce0,
        we0 => pixels_125_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_d0,
        q0 => pixels_125_q0);

    pixels_126_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_126_address0,
        ce0 => pixels_126_ce0,
        we0 => pixels_126_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_d0,
        q0 => pixels_126_q0);

    pixels_127_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_127_address0,
        ce0 => pixels_127_ce0,
        we0 => pixels_127_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_d0,
        q0 => pixels_127_q0);

    pixels_128_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_128_address0,
        ce0 => pixels_128_ce0,
        we0 => pixels_128_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_d0,
        q0 => pixels_128_q0);

    pixels_129_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_129_address0,
        ce0 => pixels_129_ce0,
        we0 => pixels_129_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_d0,
        q0 => pixels_129_q0);

    pixels_130_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_130_address0,
        ce0 => pixels_130_ce0,
        we0 => pixels_130_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_d0,
        q0 => pixels_130_q0);

    pixels_131_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_131_address0,
        ce0 => pixels_131_ce0,
        we0 => pixels_131_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_d0,
        q0 => pixels_131_q0);

    pixels_132_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_132_address0,
        ce0 => pixels_132_ce0,
        we0 => pixels_132_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_d0,
        q0 => pixels_132_q0);

    pixels_133_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_133_address0,
        ce0 => pixels_133_ce0,
        we0 => pixels_133_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_d0,
        q0 => pixels_133_q0);

    pixels_134_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_134_address0,
        ce0 => pixels_134_ce0,
        we0 => pixels_134_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_d0,
        q0 => pixels_134_q0);

    pixels_135_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_135_address0,
        ce0 => pixels_135_ce0,
        we0 => pixels_135_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_d0,
        q0 => pixels_135_q0);

    pixels_136_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_136_address0,
        ce0 => pixels_136_ce0,
        we0 => pixels_136_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_d0,
        q0 => pixels_136_q0);

    pixels_137_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_137_address0,
        ce0 => pixels_137_ce0,
        we0 => pixels_137_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_d0,
        q0 => pixels_137_q0);

    pixels_138_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_138_address0,
        ce0 => pixels_138_ce0,
        we0 => pixels_138_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_d0,
        q0 => pixels_138_q0);

    pixels_139_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_139_address0,
        ce0 => pixels_139_ce0,
        we0 => pixels_139_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_d0,
        q0 => pixels_139_q0);

    pixels_140_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_140_address0,
        ce0 => pixels_140_ce0,
        we0 => pixels_140_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_d0,
        q0 => pixels_140_q0);

    pixels_141_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_141_address0,
        ce0 => pixels_141_ce0,
        we0 => pixels_141_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_d0,
        q0 => pixels_141_q0);

    pixels_142_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_142_address0,
        ce0 => pixels_142_ce0,
        we0 => pixels_142_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_d0,
        q0 => pixels_142_q0);

    pixels_143_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_143_address0,
        ce0 => pixels_143_ce0,
        we0 => pixels_143_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_d0,
        q0 => pixels_143_q0);

    pixels_144_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_144_address0,
        ce0 => pixels_144_ce0,
        we0 => pixels_144_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_d0,
        q0 => pixels_144_q0);

    pixels_145_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_145_address0,
        ce0 => pixels_145_ce0,
        we0 => pixels_145_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_d0,
        q0 => pixels_145_q0);

    pixels_146_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_146_address0,
        ce0 => pixels_146_ce0,
        we0 => pixels_146_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_d0,
        q0 => pixels_146_q0);

    pixels_147_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_147_address0,
        ce0 => pixels_147_ce0,
        we0 => pixels_147_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_d0,
        q0 => pixels_147_q0);

    pixels_148_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_148_address0,
        ce0 => pixels_148_ce0,
        we0 => pixels_148_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_d0,
        q0 => pixels_148_q0);

    pixels_149_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_149_address0,
        ce0 => pixels_149_ce0,
        we0 => pixels_149_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_d0,
        q0 => pixels_149_q0);

    pixels_150_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_150_address0,
        ce0 => pixels_150_ce0,
        we0 => pixels_150_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_d0,
        q0 => pixels_150_q0);

    pixels_151_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_151_address0,
        ce0 => pixels_151_ce0,
        we0 => pixels_151_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_d0,
        q0 => pixels_151_q0);

    pixels_152_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_152_address0,
        ce0 => pixels_152_ce0,
        we0 => pixels_152_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_d0,
        q0 => pixels_152_q0);

    pixels_153_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_153_address0,
        ce0 => pixels_153_ce0,
        we0 => pixels_153_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_d0,
        q0 => pixels_153_q0);

    pixels_154_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_154_address0,
        ce0 => pixels_154_ce0,
        we0 => pixels_154_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_d0,
        q0 => pixels_154_q0);

    pixels_155_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_155_address0,
        ce0 => pixels_155_ce0,
        we0 => pixels_155_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_d0,
        q0 => pixels_155_q0);

    pixels_156_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_156_address0,
        ce0 => pixels_156_ce0,
        we0 => pixels_156_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_d0,
        q0 => pixels_156_q0);

    pixels_157_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_157_address0,
        ce0 => pixels_157_ce0,
        we0 => pixels_157_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_d0,
        q0 => pixels_157_q0);

    pixels_158_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_158_address0,
        ce0 => pixels_158_ce0,
        we0 => pixels_158_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_d0,
        q0 => pixels_158_q0);

    pixels_159_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_159_address0,
        ce0 => pixels_159_ce0,
        we0 => pixels_159_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_d0,
        q0 => pixels_159_q0);

    pixels_160_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_160_address0,
        ce0 => pixels_160_ce0,
        we0 => pixels_160_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_d0,
        q0 => pixels_160_q0);

    pixels_161_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_161_address0,
        ce0 => pixels_161_ce0,
        we0 => pixels_161_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_d0,
        q0 => pixels_161_q0);

    pixels_162_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_162_address0,
        ce0 => pixels_162_ce0,
        we0 => pixels_162_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_d0,
        q0 => pixels_162_q0);

    pixels_163_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_163_address0,
        ce0 => pixels_163_ce0,
        we0 => pixels_163_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_d0,
        q0 => pixels_163_q0);

    pixels_164_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_164_address0,
        ce0 => pixels_164_ce0,
        we0 => pixels_164_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_d0,
        q0 => pixels_164_q0);

    pixels_165_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_165_address0,
        ce0 => pixels_165_ce0,
        we0 => pixels_165_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_d0,
        q0 => pixels_165_q0);

    pixels_166_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_166_address0,
        ce0 => pixels_166_ce0,
        we0 => pixels_166_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_d0,
        q0 => pixels_166_q0);

    pixels_167_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_167_address0,
        ce0 => pixels_167_ce0,
        we0 => pixels_167_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_d0,
        q0 => pixels_167_q0);

    pixels_168_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_168_address0,
        ce0 => pixels_168_ce0,
        we0 => pixels_168_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_d0,
        q0 => pixels_168_q0);

    pixels_169_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_169_address0,
        ce0 => pixels_169_ce0,
        we0 => pixels_169_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_d0,
        q0 => pixels_169_q0);

    pixels_170_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_170_address0,
        ce0 => pixels_170_ce0,
        we0 => pixels_170_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_d0,
        q0 => pixels_170_q0);

    pixels_171_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_171_address0,
        ce0 => pixels_171_ce0,
        we0 => pixels_171_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_d0,
        q0 => pixels_171_q0);

    pixels_172_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_172_address0,
        ce0 => pixels_172_ce0,
        we0 => pixels_172_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_d0,
        q0 => pixels_172_q0);

    pixels_173_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_173_address0,
        ce0 => pixels_173_ce0,
        we0 => pixels_173_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_d0,
        q0 => pixels_173_q0);

    pixels_174_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_174_address0,
        ce0 => pixels_174_ce0,
        we0 => pixels_174_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_d0,
        q0 => pixels_174_q0);

    pixels_175_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_175_address0,
        ce0 => pixels_175_ce0,
        we0 => pixels_175_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_d0,
        q0 => pixels_175_q0);

    pixels_176_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_176_address0,
        ce0 => pixels_176_ce0,
        we0 => pixels_176_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_d0,
        q0 => pixels_176_q0);

    pixels_177_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_177_address0,
        ce0 => pixels_177_ce0,
        we0 => pixels_177_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_d0,
        q0 => pixels_177_q0);

    pixels_178_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_178_address0,
        ce0 => pixels_178_ce0,
        we0 => pixels_178_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_d0,
        q0 => pixels_178_q0);

    pixels_179_U : component hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pixels_179_address0,
        ce0 => pixels_179_ce0,
        we0 => pixels_179_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_d0,
        q0 => pixels_179_q0);

    ref_pixel_V_U : component hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 180,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_pixel_V_address0,
        ce0 => ref_pixel_V_ce0,
        we0 => ref_pixel_V_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_d0,
        q0 => ref_pixel_V_q0,
        address1 => ref_pixel_V_address1,
        ce1 => ref_pixel_V_ce1,
        we1 => ref_pixel_V_we1,
        d1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_d1,
        q1 => ref_pixel_V_q1);

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP_int_regslice,
        in_stream_TSTRB => in_stream_TSTRB_int_regslice,
        in_stream_TUSER => in_stream_TUSER_int_regslice,
        in_stream_TLAST => in_stream_TLAST_int_regslice,
        in_stream_TID => in_stream_TID_int_regslice,
        in_stream_TDEST => in_stream_TDEST_int_regslice,
        ref_pixel_V_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_address0,
        ref_pixel_V_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_ce0,
        ref_pixel_V_we0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_we0,
        ref_pixel_V_d0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_d0,
        ref_pixel_V_address1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_address1,
        ref_pixel_V_ce1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_ce1,
        ref_pixel_V_we1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_we1,
        ref_pixel_V_d1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_d1);

    grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        pixels_179_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_address0,
        pixels_179_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_ce0,
        pixels_179_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_we0,
        pixels_179_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_d0,
        pixels_178_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_address0,
        pixels_178_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_ce0,
        pixels_178_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_we0,
        pixels_178_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_d0,
        pixels_177_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_address0,
        pixels_177_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_ce0,
        pixels_177_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_we0,
        pixels_177_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_d0,
        pixels_176_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_address0,
        pixels_176_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_ce0,
        pixels_176_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_we0,
        pixels_176_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_d0,
        pixels_175_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_address0,
        pixels_175_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_ce0,
        pixels_175_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_we0,
        pixels_175_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_d0,
        pixels_174_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_address0,
        pixels_174_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_ce0,
        pixels_174_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_we0,
        pixels_174_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_d0,
        pixels_173_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_address0,
        pixels_173_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_ce0,
        pixels_173_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_we0,
        pixels_173_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_d0,
        pixels_172_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_address0,
        pixels_172_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_ce0,
        pixels_172_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_we0,
        pixels_172_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_d0,
        pixels_171_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_address0,
        pixels_171_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_ce0,
        pixels_171_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_we0,
        pixels_171_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_d0,
        pixels_170_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_address0,
        pixels_170_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_ce0,
        pixels_170_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_we0,
        pixels_170_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_d0,
        pixels_169_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_address0,
        pixels_169_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_ce0,
        pixels_169_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_we0,
        pixels_169_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_d0,
        pixels_168_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_address0,
        pixels_168_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_ce0,
        pixels_168_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_we0,
        pixels_168_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_d0,
        pixels_167_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_address0,
        pixels_167_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_ce0,
        pixels_167_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_we0,
        pixels_167_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_d0,
        pixels_166_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_address0,
        pixels_166_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_ce0,
        pixels_166_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_we0,
        pixels_166_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_d0,
        pixels_165_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_address0,
        pixels_165_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_ce0,
        pixels_165_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_we0,
        pixels_165_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_d0,
        pixels_164_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_address0,
        pixels_164_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_ce0,
        pixels_164_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_we0,
        pixels_164_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_d0,
        pixels_163_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_address0,
        pixels_163_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_ce0,
        pixels_163_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_we0,
        pixels_163_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_d0,
        pixels_162_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_address0,
        pixels_162_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_ce0,
        pixels_162_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_we0,
        pixels_162_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_d0,
        pixels_161_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_address0,
        pixels_161_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_ce0,
        pixels_161_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_we0,
        pixels_161_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_d0,
        pixels_160_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_address0,
        pixels_160_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_ce0,
        pixels_160_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_we0,
        pixels_160_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_d0,
        pixels_159_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_address0,
        pixels_159_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_ce0,
        pixels_159_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_we0,
        pixels_159_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_d0,
        pixels_158_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_address0,
        pixels_158_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_ce0,
        pixels_158_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_we0,
        pixels_158_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_d0,
        pixels_157_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_address0,
        pixels_157_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_ce0,
        pixels_157_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_we0,
        pixels_157_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_d0,
        pixels_156_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_address0,
        pixels_156_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_ce0,
        pixels_156_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_we0,
        pixels_156_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_d0,
        pixels_155_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_address0,
        pixels_155_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_ce0,
        pixels_155_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_we0,
        pixels_155_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_d0,
        pixels_154_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_address0,
        pixels_154_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_ce0,
        pixels_154_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_we0,
        pixels_154_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_d0,
        pixels_153_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_address0,
        pixels_153_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_ce0,
        pixels_153_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_we0,
        pixels_153_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_d0,
        pixels_152_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_address0,
        pixels_152_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_ce0,
        pixels_152_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_we0,
        pixels_152_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_d0,
        pixels_151_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_address0,
        pixels_151_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_ce0,
        pixels_151_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_we0,
        pixels_151_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_d0,
        pixels_150_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_address0,
        pixels_150_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_ce0,
        pixels_150_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_we0,
        pixels_150_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_d0,
        pixels_149_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_address0,
        pixels_149_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_ce0,
        pixels_149_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_we0,
        pixels_149_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_d0,
        pixels_148_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_address0,
        pixels_148_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_ce0,
        pixels_148_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_we0,
        pixels_148_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_d0,
        pixels_147_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_address0,
        pixels_147_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_ce0,
        pixels_147_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_we0,
        pixels_147_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_d0,
        pixels_146_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_address0,
        pixels_146_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_ce0,
        pixels_146_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_we0,
        pixels_146_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_d0,
        pixels_145_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_address0,
        pixels_145_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_ce0,
        pixels_145_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_we0,
        pixels_145_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_d0,
        pixels_144_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_address0,
        pixels_144_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_ce0,
        pixels_144_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_we0,
        pixels_144_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_d0,
        pixels_143_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_address0,
        pixels_143_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_ce0,
        pixels_143_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_we0,
        pixels_143_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_d0,
        pixels_142_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_address0,
        pixels_142_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_ce0,
        pixels_142_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_we0,
        pixels_142_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_d0,
        pixels_141_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_address0,
        pixels_141_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_ce0,
        pixels_141_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_we0,
        pixels_141_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_d0,
        pixels_140_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_address0,
        pixels_140_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_ce0,
        pixels_140_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_we0,
        pixels_140_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_d0,
        pixels_139_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_address0,
        pixels_139_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_ce0,
        pixels_139_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_we0,
        pixels_139_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_d0,
        pixels_138_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_address0,
        pixels_138_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_ce0,
        pixels_138_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_we0,
        pixels_138_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_d0,
        pixels_137_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_address0,
        pixels_137_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_ce0,
        pixels_137_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_we0,
        pixels_137_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_d0,
        pixels_136_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_address0,
        pixels_136_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_ce0,
        pixels_136_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_we0,
        pixels_136_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_d0,
        pixels_135_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_address0,
        pixels_135_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_ce0,
        pixels_135_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_we0,
        pixels_135_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_d0,
        pixels_134_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_address0,
        pixels_134_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_ce0,
        pixels_134_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_we0,
        pixels_134_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_d0,
        pixels_133_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_address0,
        pixels_133_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_ce0,
        pixels_133_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_we0,
        pixels_133_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_d0,
        pixels_132_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_address0,
        pixels_132_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_ce0,
        pixels_132_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_we0,
        pixels_132_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_d0,
        pixels_131_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_address0,
        pixels_131_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_ce0,
        pixels_131_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_we0,
        pixels_131_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_d0,
        pixels_130_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_address0,
        pixels_130_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_ce0,
        pixels_130_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_we0,
        pixels_130_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_d0,
        pixels_129_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_address0,
        pixels_129_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_ce0,
        pixels_129_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_we0,
        pixels_129_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_d0,
        pixels_128_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_address0,
        pixels_128_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_ce0,
        pixels_128_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_we0,
        pixels_128_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_d0,
        pixels_127_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_address0,
        pixels_127_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_ce0,
        pixels_127_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_we0,
        pixels_127_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_d0,
        pixels_126_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_address0,
        pixels_126_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_ce0,
        pixels_126_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_we0,
        pixels_126_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_d0,
        pixels_125_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_address0,
        pixels_125_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_ce0,
        pixels_125_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_we0,
        pixels_125_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_d0,
        pixels_124_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_address0,
        pixels_124_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_ce0,
        pixels_124_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_we0,
        pixels_124_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_d0,
        pixels_123_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_address0,
        pixels_123_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_ce0,
        pixels_123_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_we0,
        pixels_123_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_d0,
        pixels_122_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_address0,
        pixels_122_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_ce0,
        pixels_122_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_we0,
        pixels_122_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_d0,
        pixels_121_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_address0,
        pixels_121_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_ce0,
        pixels_121_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_we0,
        pixels_121_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_d0,
        pixels_120_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_address0,
        pixels_120_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_ce0,
        pixels_120_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_we0,
        pixels_120_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_d0,
        pixels_119_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_address0,
        pixels_119_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_ce0,
        pixels_119_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_we0,
        pixels_119_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_d0,
        pixels_118_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_address0,
        pixels_118_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_ce0,
        pixels_118_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_we0,
        pixels_118_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_d0,
        pixels_117_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_address0,
        pixels_117_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_ce0,
        pixels_117_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_we0,
        pixels_117_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_d0,
        pixels_116_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_address0,
        pixels_116_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_ce0,
        pixels_116_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_we0,
        pixels_116_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_d0,
        pixels_115_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_address0,
        pixels_115_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_ce0,
        pixels_115_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_we0,
        pixels_115_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_d0,
        pixels_114_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_address0,
        pixels_114_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_ce0,
        pixels_114_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_we0,
        pixels_114_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_d0,
        pixels_113_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_address0,
        pixels_113_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_ce0,
        pixels_113_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_we0,
        pixels_113_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_d0,
        pixels_112_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_address0,
        pixels_112_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_ce0,
        pixels_112_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_we0,
        pixels_112_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_d0,
        pixels_111_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_address0,
        pixels_111_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_ce0,
        pixels_111_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_we0,
        pixels_111_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_d0,
        pixels_110_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_address0,
        pixels_110_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_ce0,
        pixels_110_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_we0,
        pixels_110_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_d0,
        pixels_109_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_address0,
        pixels_109_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_ce0,
        pixels_109_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_we0,
        pixels_109_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_d0,
        pixels_108_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_address0,
        pixels_108_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_ce0,
        pixels_108_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_we0,
        pixels_108_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_d0,
        pixels_107_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_address0,
        pixels_107_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_ce0,
        pixels_107_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_we0,
        pixels_107_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_d0,
        pixels_106_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_address0,
        pixels_106_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_ce0,
        pixels_106_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_we0,
        pixels_106_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_d0,
        pixels_105_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_address0,
        pixels_105_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_ce0,
        pixels_105_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_we0,
        pixels_105_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_d0,
        pixels_104_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_address0,
        pixels_104_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_ce0,
        pixels_104_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_we0,
        pixels_104_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_d0,
        pixels_103_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_address0,
        pixels_103_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_ce0,
        pixels_103_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_we0,
        pixels_103_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_d0,
        pixels_102_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_address0,
        pixels_102_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_ce0,
        pixels_102_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_we0,
        pixels_102_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_d0,
        pixels_101_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_address0,
        pixels_101_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_ce0,
        pixels_101_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_we0,
        pixels_101_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_d0,
        pixels_100_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_address0,
        pixels_100_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_ce0,
        pixels_100_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_we0,
        pixels_100_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_d0,
        pixels_99_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_address0,
        pixels_99_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_ce0,
        pixels_99_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_we0,
        pixels_99_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_d0,
        pixels_98_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_address0,
        pixels_98_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_ce0,
        pixels_98_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_we0,
        pixels_98_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_d0,
        pixels_97_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_address0,
        pixels_97_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_ce0,
        pixels_97_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_we0,
        pixels_97_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_d0,
        pixels_96_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_address0,
        pixels_96_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_ce0,
        pixels_96_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_we0,
        pixels_96_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_d0,
        pixels_95_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_address0,
        pixels_95_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_ce0,
        pixels_95_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_we0,
        pixels_95_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_d0,
        pixels_94_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_address0,
        pixels_94_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_ce0,
        pixels_94_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_we0,
        pixels_94_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_d0,
        pixels_93_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_address0,
        pixels_93_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_ce0,
        pixels_93_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_we0,
        pixels_93_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_d0,
        pixels_92_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_address0,
        pixels_92_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_ce0,
        pixels_92_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_we0,
        pixels_92_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_d0,
        pixels_91_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_address0,
        pixels_91_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_ce0,
        pixels_91_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_we0,
        pixels_91_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_d0,
        pixels_90_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_address0,
        pixels_90_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_ce0,
        pixels_90_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_we0,
        pixels_90_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_d0,
        pixels_89_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_address0,
        pixels_89_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_ce0,
        pixels_89_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_we0,
        pixels_89_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_d0,
        pixels_88_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_address0,
        pixels_88_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_ce0,
        pixels_88_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_we0,
        pixels_88_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_d0,
        pixels_87_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_address0,
        pixels_87_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_ce0,
        pixels_87_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_we0,
        pixels_87_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_d0,
        pixels_86_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_address0,
        pixels_86_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_ce0,
        pixels_86_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_we0,
        pixels_86_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_d0,
        pixels_85_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_address0,
        pixels_85_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_ce0,
        pixels_85_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_we0,
        pixels_85_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_d0,
        pixels_84_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_address0,
        pixels_84_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_ce0,
        pixels_84_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_we0,
        pixels_84_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_d0,
        pixels_83_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_address0,
        pixels_83_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_ce0,
        pixels_83_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_we0,
        pixels_83_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_d0,
        pixels_82_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_address0,
        pixels_82_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_ce0,
        pixels_82_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_we0,
        pixels_82_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_d0,
        pixels_81_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_address0,
        pixels_81_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_ce0,
        pixels_81_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_we0,
        pixels_81_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_d0,
        pixels_80_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_address0,
        pixels_80_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_ce0,
        pixels_80_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_we0,
        pixels_80_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_d0,
        pixels_79_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_address0,
        pixels_79_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_ce0,
        pixels_79_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_we0,
        pixels_79_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_d0,
        pixels_78_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_address0,
        pixels_78_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_ce0,
        pixels_78_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_we0,
        pixels_78_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_d0,
        pixels_77_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_address0,
        pixels_77_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_ce0,
        pixels_77_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_we0,
        pixels_77_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_d0,
        pixels_76_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_address0,
        pixels_76_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_ce0,
        pixels_76_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_we0,
        pixels_76_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_d0,
        pixels_75_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_address0,
        pixels_75_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_ce0,
        pixels_75_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_we0,
        pixels_75_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_d0,
        pixels_74_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_address0,
        pixels_74_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_ce0,
        pixels_74_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_we0,
        pixels_74_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_d0,
        pixels_73_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_address0,
        pixels_73_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_ce0,
        pixels_73_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_we0,
        pixels_73_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_d0,
        pixels_72_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_address0,
        pixels_72_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_ce0,
        pixels_72_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_we0,
        pixels_72_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_d0,
        pixels_71_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_address0,
        pixels_71_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_ce0,
        pixels_71_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_we0,
        pixels_71_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_d0,
        pixels_70_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_address0,
        pixels_70_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_ce0,
        pixels_70_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_we0,
        pixels_70_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_d0,
        pixels_69_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_address0,
        pixels_69_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_ce0,
        pixels_69_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_we0,
        pixels_69_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_d0,
        pixels_68_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_address0,
        pixels_68_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_ce0,
        pixels_68_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_we0,
        pixels_68_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_d0,
        pixels_67_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_address0,
        pixels_67_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_ce0,
        pixels_67_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_we0,
        pixels_67_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_d0,
        pixels_66_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_address0,
        pixels_66_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_ce0,
        pixels_66_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_we0,
        pixels_66_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_d0,
        pixels_65_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_address0,
        pixels_65_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_ce0,
        pixels_65_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_we0,
        pixels_65_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_d0,
        pixels_64_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_address0,
        pixels_64_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_ce0,
        pixels_64_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_we0,
        pixels_64_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_d0,
        pixels_63_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_address0,
        pixels_63_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_ce0,
        pixels_63_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_we0,
        pixels_63_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_d0,
        pixels_62_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_address0,
        pixels_62_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_ce0,
        pixels_62_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_we0,
        pixels_62_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_d0,
        pixels_61_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_address0,
        pixels_61_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_ce0,
        pixels_61_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_we0,
        pixels_61_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_d0,
        pixels_60_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_address0,
        pixels_60_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_ce0,
        pixels_60_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_we0,
        pixels_60_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_d0,
        pixels_59_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_address0,
        pixels_59_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_ce0,
        pixels_59_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_we0,
        pixels_59_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_d0,
        pixels_58_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_address0,
        pixels_58_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_ce0,
        pixels_58_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_we0,
        pixels_58_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_d0,
        pixels_57_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_address0,
        pixels_57_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_ce0,
        pixels_57_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_we0,
        pixels_57_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_d0,
        pixels_56_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_address0,
        pixels_56_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_ce0,
        pixels_56_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_we0,
        pixels_56_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_d0,
        pixels_55_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_address0,
        pixels_55_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_ce0,
        pixels_55_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_we0,
        pixels_55_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_d0,
        pixels_54_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_address0,
        pixels_54_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_ce0,
        pixels_54_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_we0,
        pixels_54_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_d0,
        pixels_53_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_address0,
        pixels_53_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_ce0,
        pixels_53_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_we0,
        pixels_53_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_d0,
        pixels_52_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_address0,
        pixels_52_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_ce0,
        pixels_52_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_we0,
        pixels_52_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_d0,
        pixels_51_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_address0,
        pixels_51_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_ce0,
        pixels_51_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_we0,
        pixels_51_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_d0,
        pixels_50_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_address0,
        pixels_50_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_ce0,
        pixels_50_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_we0,
        pixels_50_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_d0,
        pixels_49_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_address0,
        pixels_49_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_ce0,
        pixels_49_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_we0,
        pixels_49_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_d0,
        pixels_48_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_address0,
        pixels_48_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_ce0,
        pixels_48_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_we0,
        pixels_48_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_d0,
        pixels_47_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_address0,
        pixels_47_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_ce0,
        pixels_47_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_we0,
        pixels_47_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_d0,
        pixels_46_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_address0,
        pixels_46_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_ce0,
        pixels_46_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_we0,
        pixels_46_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_d0,
        pixels_45_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_address0,
        pixels_45_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_ce0,
        pixels_45_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_we0,
        pixels_45_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_d0,
        pixels_44_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_address0,
        pixels_44_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_ce0,
        pixels_44_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_we0,
        pixels_44_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_d0,
        pixels_43_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_address0,
        pixels_43_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_ce0,
        pixels_43_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_we0,
        pixels_43_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_d0,
        pixels_42_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_address0,
        pixels_42_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_ce0,
        pixels_42_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_we0,
        pixels_42_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_d0,
        pixels_41_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_address0,
        pixels_41_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_ce0,
        pixels_41_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_we0,
        pixels_41_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_d0,
        pixels_40_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_address0,
        pixels_40_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_ce0,
        pixels_40_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_we0,
        pixels_40_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_d0,
        pixels_39_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_address0,
        pixels_39_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_ce0,
        pixels_39_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_we0,
        pixels_39_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_d0,
        pixels_38_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_address0,
        pixels_38_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_ce0,
        pixels_38_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_we0,
        pixels_38_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_d0,
        pixels_37_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_address0,
        pixels_37_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_ce0,
        pixels_37_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_we0,
        pixels_37_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_d0,
        pixels_36_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_address0,
        pixels_36_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_ce0,
        pixels_36_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_we0,
        pixels_36_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_d0,
        pixels_35_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_address0,
        pixels_35_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_ce0,
        pixels_35_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_we0,
        pixels_35_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_d0,
        pixels_34_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_address0,
        pixels_34_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_ce0,
        pixels_34_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_we0,
        pixels_34_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_d0,
        pixels_33_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_address0,
        pixels_33_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_ce0,
        pixels_33_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_we0,
        pixels_33_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_d0,
        pixels_32_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_address0,
        pixels_32_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_ce0,
        pixels_32_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_we0,
        pixels_32_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_d0,
        pixels_31_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_address0,
        pixels_31_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_ce0,
        pixels_31_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_we0,
        pixels_31_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_d0,
        pixels_30_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_address0,
        pixels_30_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_ce0,
        pixels_30_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_we0,
        pixels_30_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_d0,
        pixels_29_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_address0,
        pixels_29_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_ce0,
        pixels_29_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_we0,
        pixels_29_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_d0,
        pixels_28_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_address0,
        pixels_28_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_ce0,
        pixels_28_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_we0,
        pixels_28_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_d0,
        pixels_27_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_address0,
        pixels_27_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_ce0,
        pixels_27_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_we0,
        pixels_27_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_d0,
        pixels_26_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_address0,
        pixels_26_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_ce0,
        pixels_26_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_we0,
        pixels_26_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_d0,
        pixels_25_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_address0,
        pixels_25_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_ce0,
        pixels_25_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_we0,
        pixels_25_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_d0,
        pixels_24_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_address0,
        pixels_24_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_ce0,
        pixels_24_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_we0,
        pixels_24_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_d0,
        pixels_23_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_address0,
        pixels_23_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_ce0,
        pixels_23_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_we0,
        pixels_23_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_d0,
        pixels_22_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_address0,
        pixels_22_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_ce0,
        pixels_22_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_we0,
        pixels_22_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_d0,
        pixels_21_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_address0,
        pixels_21_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_ce0,
        pixels_21_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_we0,
        pixels_21_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_d0,
        pixels_20_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_address0,
        pixels_20_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_ce0,
        pixels_20_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_we0,
        pixels_20_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_d0,
        pixels_19_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_address0,
        pixels_19_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_ce0,
        pixels_19_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_we0,
        pixels_19_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_d0,
        pixels_18_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_address0,
        pixels_18_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_ce0,
        pixels_18_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_we0,
        pixels_18_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_d0,
        pixels_17_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_address0,
        pixels_17_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_ce0,
        pixels_17_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_we0,
        pixels_17_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_d0,
        pixels_16_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_address0,
        pixels_16_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_ce0,
        pixels_16_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_we0,
        pixels_16_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_d0,
        pixels_15_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_address0,
        pixels_15_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_ce0,
        pixels_15_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_we0,
        pixels_15_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_d0,
        pixels_14_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_address0,
        pixels_14_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_ce0,
        pixels_14_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_we0,
        pixels_14_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_d0,
        pixels_13_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_address0,
        pixels_13_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_ce0,
        pixels_13_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_we0,
        pixels_13_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_d0,
        pixels_12_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_address0,
        pixels_12_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_ce0,
        pixels_12_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_we0,
        pixels_12_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_d0,
        pixels_11_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_address0,
        pixels_11_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_ce0,
        pixels_11_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_we0,
        pixels_11_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_d0,
        pixels_10_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_address0,
        pixels_10_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_ce0,
        pixels_10_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_we0,
        pixels_10_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_d0,
        pixels_9_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_address0,
        pixels_9_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_ce0,
        pixels_9_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_we0,
        pixels_9_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_d0,
        pixels_8_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_address0,
        pixels_8_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_ce0,
        pixels_8_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_we0,
        pixels_8_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_d0,
        pixels_7_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_address0,
        pixels_7_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_ce0,
        pixels_7_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_we0,
        pixels_7_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_d0,
        pixels_6_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_address0,
        pixels_6_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_ce0,
        pixels_6_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_we0,
        pixels_6_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_d0,
        pixels_5_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_address0,
        pixels_5_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_ce0,
        pixels_5_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_we0,
        pixels_5_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_d0,
        pixels_4_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_address0,
        pixels_4_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_ce0,
        pixels_4_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_we0,
        pixels_4_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_d0,
        pixels_3_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_address0,
        pixels_3_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_ce0,
        pixels_3_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_we0,
        pixels_3_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_d0,
        pixels_2_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_address0,
        pixels_2_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_ce0,
        pixels_2_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_we0,
        pixels_2_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_d0,
        pixels_1_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_address0,
        pixels_1_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_ce0,
        pixels_1_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_we0,
        pixels_1_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_d0,
        pixels_address0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_address0,
        pixels_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_ce0,
        pixels_we0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_we0,
        pixels_d0 => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_d0,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP_int_regslice,
        in_stream_TSTRB => in_stream_TSTRB_int_regslice,
        in_stream_TUSER => in_stream_TUSER_int_regslice,
        in_stream_TLAST => in_stream_TLAST_int_regslice,
        in_stream_TID => in_stream_TID_int_regslice,
        in_stream_TDEST => in_stream_TDEST_int_regslice,
        ref_band1_V_cast => ref_pixel_V_load_reg_3315,
        ref_band2_V_cast => ref_pixel_V_load_1_reg_3320,
        ref_band1_V_1_cast => ref_pixel_V_load_2_reg_3335,
        ref_band2_V_1_cast => ref_pixel_V_load_3_reg_3340,
        ref_band1_V_2_cast => ref_pixel_V_load_4_reg_3355,
        ref_band2_V_2_cast => ref_pixel_V_load_5_reg_3360,
        ref_band1_V_3_cast => ref_pixel_V_load_6_reg_3375,
        ref_band2_V_3_cast => ref_pixel_V_load_7_reg_3380,
        ref_band1_V_4_cast => ref_pixel_V_load_8_reg_3395,
        ref_band2_V_4_cast => ref_pixel_V_load_9_reg_3400,
        ref_band1_V_5_cast => ref_pixel_V_load_10_reg_3415,
        ref_band2_V_5_cast => ref_pixel_V_load_11_reg_3420,
        ref_band1_V_6_cast => ref_pixel_V_load_12_reg_3435,
        ref_band2_V_6_cast => ref_pixel_V_load_13_reg_3440,
        ref_band1_V_7_cast => ref_pixel_V_load_14_reg_3455,
        ref_band2_V_7_cast => ref_pixel_V_load_15_reg_3460,
        ref_band1_V_8_cast => ref_pixel_V_load_16_reg_3475,
        ref_band2_V_8_cast => ref_pixel_V_load_17_reg_3480,
        ref_band1_V_9_cast => ref_pixel_V_load_18_reg_3495,
        ref_band2_V_9_cast => ref_pixel_V_load_19_reg_3500,
        ref_band1_V_10_cast => ref_pixel_V_load_20_reg_3515,
        ref_band2_V_10_cast => ref_pixel_V_load_21_reg_3520,
        ref_band1_V_11_cast => ref_pixel_V_load_22_reg_3535,
        ref_band2_V_11_cast => ref_pixel_V_load_23_reg_3540,
        ref_band1_V_12_cast => ref_pixel_V_load_24_reg_3555,
        ref_band2_V_12_cast => ref_pixel_V_load_25_reg_3560,
        ref_band1_V_13_cast => ref_pixel_V_load_26_reg_3575,
        ref_band2_V_13_cast => ref_pixel_V_load_27_reg_3580,
        ref_band1_V_14_cast => ref_pixel_V_load_28_reg_3595,
        ref_band2_V_14_cast => ref_pixel_V_load_29_reg_3600,
        ref_band1_V_15_cast => ref_pixel_V_load_30_reg_3615,
        ref_band2_V_15_cast => ref_pixel_V_load_31_reg_3620,
        ref_band1_V_16_cast => ref_pixel_V_load_32_reg_3635,
        ref_band2_V_16_cast => ref_pixel_V_load_33_reg_3640,
        ref_band1_V_17_cast => ref_pixel_V_load_34_reg_3655,
        ref_band2_V_17_cast => ref_pixel_V_load_35_reg_3660,
        ref_band1_V_18_cast => ref_pixel_V_load_36_reg_3675,
        ref_band2_V_18_cast => ref_pixel_V_load_37_reg_3680,
        ref_band1_V_19_cast => ref_pixel_V_load_38_reg_3695,
        ref_band2_V_19_cast => ref_pixel_V_load_39_reg_3700,
        ref_band1_V_20_cast => ref_pixel_V_load_40_reg_3715,
        ref_band2_V_20_cast => ref_pixel_V_load_41_reg_3720,
        ref_band1_V_21_cast => ref_pixel_V_load_42_reg_3735,
        ref_band2_V_21_cast => ref_pixel_V_load_43_reg_3740,
        ref_band1_V_22_cast => ref_pixel_V_load_44_reg_3755,
        ref_band2_V_22_cast => ref_pixel_V_load_45_reg_3760,
        ref_band1_V_23_cast => ref_pixel_V_load_46_reg_3775,
        ref_band2_V_23_cast => ref_pixel_V_load_47_reg_3780,
        ref_band1_V_24_cast => ref_pixel_V_load_48_reg_3795,
        ref_band2_V_24_cast => ref_pixel_V_load_49_reg_3800,
        ref_band1_V_25_cast => ref_pixel_V_load_50_reg_3815,
        ref_band2_V_25_cast => ref_pixel_V_load_51_reg_3820,
        ref_band1_V_26_cast => ref_pixel_V_load_52_reg_3835,
        ref_band2_V_26_cast => ref_pixel_V_load_53_reg_3840,
        ref_band1_V_27_cast => ref_pixel_V_load_54_reg_3855,
        ref_band2_V_27_cast => ref_pixel_V_load_55_reg_3860,
        ref_band1_V_28_cast => ref_pixel_V_load_56_reg_3875,
        ref_band2_V_28_cast => ref_pixel_V_load_57_reg_3880,
        ref_band1_V_29_cast => ref_pixel_V_load_58_reg_3895,
        ref_band2_V_29_cast => ref_pixel_V_load_59_reg_3900,
        ref_band1_V_30_cast => ref_pixel_V_load_60_reg_3915,
        ref_band2_V_30_cast => ref_pixel_V_load_61_reg_3920,
        ref_band1_V_31_cast => ref_pixel_V_load_62_reg_3935,
        ref_band2_V_31_cast => ref_pixel_V_load_63_reg_3940,
        ref_band1_V_32_cast => ref_pixel_V_load_64_reg_3955,
        ref_band2_V_32_cast => ref_pixel_V_load_65_reg_3960,
        ref_band1_V_33_cast => ref_pixel_V_load_66_reg_3975,
        ref_band2_V_33_cast => ref_pixel_V_load_67_reg_3980,
        ref_band1_V_34_cast => ref_pixel_V_load_68_reg_3995,
        ref_band2_V_34_cast => ref_pixel_V_load_69_reg_4000,
        ref_band1_V_35_cast => ref_pixel_V_load_70_reg_4015,
        ref_band2_V_35_cast => ref_pixel_V_load_71_reg_4020,
        ref_band1_V_36_cast => ref_pixel_V_load_72_reg_4035,
        ref_band2_V_36_cast => ref_pixel_V_load_73_reg_4040,
        ref_band1_V_37_cast => ref_pixel_V_load_74_reg_4055,
        ref_band2_V_37_cast => ref_pixel_V_load_75_reg_4060,
        ref_band1_V_38_cast => ref_pixel_V_load_76_reg_4075,
        ref_band2_V_38_cast => ref_pixel_V_load_77_reg_4080,
        ref_band1_V_39_cast => ref_pixel_V_load_78_reg_4095,
        ref_band2_V_39_cast => ref_pixel_V_load_79_reg_4100,
        ref_band1_V_40_cast => ref_pixel_V_load_80_reg_4115,
        ref_band2_V_40_cast => ref_pixel_V_load_81_reg_4120,
        ref_band1_V_41_cast => ref_pixel_V_load_82_reg_4135,
        ref_band2_V_41_cast => ref_pixel_V_load_83_reg_4140,
        ref_band1_V_42_cast => ref_pixel_V_load_84_reg_4155,
        ref_band2_V_42_cast => ref_pixel_V_load_85_reg_4160,
        ref_band1_V_43_cast => ref_pixel_V_load_86_reg_4175,
        ref_band2_V_43_cast => ref_pixel_V_load_87_reg_4180,
        ref_band1_V_44_cast => ref_pixel_V_load_88_reg_4195,
        ref_band2_V_44_cast => ref_pixel_V_load_89_reg_4200,
        ref_band1_V_45_cast => ref_pixel_V_load_90_reg_4215,
        ref_band2_V_45_cast => ref_pixel_V_load_91_reg_4220,
        ref_band1_V_46_cast => ref_pixel_V_load_92_reg_4235,
        ref_band2_V_46_cast => ref_pixel_V_load_93_reg_4240,
        ref_band1_V_47_cast => ref_pixel_V_load_94_reg_4255,
        ref_band2_V_47_cast => ref_pixel_V_load_95_reg_4260,
        ref_band1_V_48_cast => ref_pixel_V_load_96_reg_4275,
        ref_band2_V_48_cast => ref_pixel_V_load_97_reg_4280,
        ref_band1_V_49_cast => ref_pixel_V_load_98_reg_4295,
        ref_band2_V_49_cast => ref_pixel_V_load_99_reg_4300,
        ref_band1_V_50_cast => ref_pixel_V_load_100_reg_4315,
        ref_band2_V_50_cast => ref_pixel_V_load_101_reg_4320,
        ref_band1_V_51_cast => ref_pixel_V_load_102_reg_4335,
        ref_band2_V_51_cast => ref_pixel_V_load_103_reg_4340,
        ref_band1_V_52_cast => ref_pixel_V_load_104_reg_4355,
        ref_band2_V_52_cast => ref_pixel_V_load_105_reg_4360,
        ref_band1_V_53_cast => ref_pixel_V_load_106_reg_4375,
        ref_band2_V_53_cast => ref_pixel_V_load_107_reg_4380,
        ref_band1_V_54_cast => ref_pixel_V_load_108_reg_4395,
        ref_band2_V_54_cast => ref_pixel_V_load_109_reg_4400,
        ref_band1_V_55_cast => ref_pixel_V_load_110_reg_4415,
        ref_band2_V_55_cast => ref_pixel_V_load_111_reg_4420,
        ref_band1_V_56_cast => ref_pixel_V_load_112_reg_4435,
        ref_band2_V_56_cast => ref_pixel_V_load_113_reg_4440,
        ref_band1_V_57_cast => ref_pixel_V_load_114_reg_4455,
        ref_band2_V_57_cast => ref_pixel_V_load_115_reg_4460,
        ref_band1_V_58_cast => ref_pixel_V_load_116_reg_4475,
        ref_band2_V_58_cast => ref_pixel_V_load_117_reg_4480,
        ref_band1_V_59_cast => ref_pixel_V_load_118_reg_4495,
        ref_band2_V_59_cast => ref_pixel_V_load_119_reg_4500,
        ref_band1_V_60_cast => ref_pixel_V_load_120_reg_4515,
        ref_band2_V_60_cast => ref_pixel_V_load_121_reg_4520,
        ref_band1_V_61_cast => ref_pixel_V_load_122_reg_4535,
        ref_band2_V_61_cast => ref_pixel_V_load_123_reg_4540,
        ref_band1_V_62_cast => ref_pixel_V_load_124_reg_4555,
        ref_band2_V_62_cast => ref_pixel_V_load_125_reg_4560,
        ref_band1_V_63_cast => ref_pixel_V_load_126_reg_4575,
        ref_band2_V_63_cast => ref_pixel_V_load_127_reg_4580,
        ref_band1_V_64_cast => ref_pixel_V_load_128_reg_4595,
        ref_band2_V_64_cast => ref_pixel_V_load_129_reg_4600,
        ref_band1_V_65_cast => ref_pixel_V_load_130_reg_4615,
        ref_band2_V_65_cast => ref_pixel_V_load_131_reg_4620,
        ref_band1_V_66_cast => ref_pixel_V_load_132_reg_4635,
        ref_band2_V_66_cast => ref_pixel_V_load_133_reg_4640,
        ref_band1_V_67_cast => ref_pixel_V_load_134_reg_4655,
        ref_band2_V_67_cast => ref_pixel_V_load_135_reg_4660,
        ref_band1_V_68_cast => ref_pixel_V_load_136_reg_4675,
        ref_band2_V_68_cast => ref_pixel_V_load_137_reg_4680,
        ref_band1_V_69_cast => ref_pixel_V_load_138_reg_4695,
        ref_band2_V_69_cast => ref_pixel_V_load_139_reg_4700,
        ref_band1_V_70_cast => ref_pixel_V_load_140_reg_4715,
        ref_band2_V_70_cast => ref_pixel_V_load_141_reg_4720,
        ref_band1_V_71_cast => ref_pixel_V_load_142_reg_4735,
        ref_band2_V_71_cast => ref_pixel_V_load_143_reg_4740,
        ref_band1_V_72_cast => ref_pixel_V_load_144_reg_4755,
        ref_band2_V_72_cast => ref_pixel_V_load_145_reg_4760,
        ref_band1_V_73_cast => ref_pixel_V_load_146_reg_4775,
        ref_band2_V_73_cast => ref_pixel_V_load_147_reg_4780,
        ref_band1_V_74_cast => ref_pixel_V_load_148_reg_4795,
        ref_band2_V_74_cast => ref_pixel_V_load_149_reg_4800,
        ref_band1_V_75_cast => ref_pixel_V_load_150_reg_4815,
        ref_band2_V_75_cast => ref_pixel_V_load_151_reg_4820,
        ref_band1_V_76_cast => ref_pixel_V_load_152_reg_4835,
        ref_band2_V_76_cast => ref_pixel_V_load_153_reg_4840,
        ref_band1_V_77_cast => ref_pixel_V_load_154_reg_4855,
        ref_band2_V_77_cast => ref_pixel_V_load_155_reg_4860,
        ref_band1_V_78_cast => ref_pixel_V_load_156_reg_4875,
        ref_band2_V_78_cast => ref_pixel_V_load_157_reg_4880,
        ref_band1_V_79_cast => ref_pixel_V_load_158_reg_4895,
        ref_band2_V_79_cast => ref_pixel_V_load_159_reg_4900,
        ref_band1_V_80_cast => ref_pixel_V_load_160_reg_4915,
        ref_band2_V_80_cast => ref_pixel_V_load_161_reg_4920,
        ref_band1_V_81_cast => ref_pixel_V_load_162_reg_4935,
        ref_band2_V_81_cast => ref_pixel_V_load_163_reg_4940,
        ref_band1_V_82_cast => ref_pixel_V_load_164_reg_4955,
        ref_band2_V_82_cast => ref_pixel_V_load_165_reg_4960,
        ref_band1_V_83_cast => ref_pixel_V_load_166_reg_4975,
        ref_band2_V_83_cast => ref_pixel_V_load_167_reg_4980,
        ref_band1_V_84_cast => ref_pixel_V_load_168_reg_4995,
        ref_band2_V_84_cast => ref_pixel_V_load_169_reg_5000,
        ref_band1_V_85_cast => ref_pixel_V_load_170_reg_5015,
        ref_band2_V_85_cast => ref_pixel_V_load_171_reg_5020,
        ref_band1_V_86_cast => ref_pixel_V_load_172_reg_5035,
        ref_band2_V_86_cast => ref_pixel_V_load_173_reg_5040,
        ref_band1_V_87_cast => ref_pixel_V_load_174_reg_5055,
        ref_band2_V_87_cast => ref_pixel_V_load_175_reg_5060,
        ref_band1_V_88_cast => ref_pixel_V_load_176_reg_5075,
        ref_band2_V_88_cast => ref_pixel_V_load_177_reg_5080,
        ref_band1_V_89_cast => ref_pixel_V_load_178_reg_5095,
        zext_ln63 => ref_pixel_V_load_179_reg_5100,
        min_distance_out => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_distance_out,
        min_distance_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_distance_out_ap_vld,
        min_pixel_index_i_out => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_i_out,
        min_pixel_index_i_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_i_out_ap_vld,
        min_pixel_index_j_out => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_j_out,
        min_pixel_index_j_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_j_out_ap_vld,
        active_idx_2_out => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_active_idx_2_out,
        active_idx_2_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_active_idx_2_out_ap_vld);

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_ready,
        out_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TREADY,
        pixels_179_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_179_address0,
        pixels_179_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_179_ce0,
        pixels_179_q0 => pixels_179_q0,
        idxprom70 => sub69_reg_5105,
        pixels_177_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_177_address0,
        pixels_177_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_177_ce0,
        pixels_177_q0 => pixels_177_q0,
        pixels_175_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_175_address0,
        pixels_175_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_175_ce0,
        pixels_175_q0 => pixels_175_q0,
        pixels_173_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_173_address0,
        pixels_173_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_173_ce0,
        pixels_173_q0 => pixels_173_q0,
        pixels_171_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_171_address0,
        pixels_171_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_171_ce0,
        pixels_171_q0 => pixels_171_q0,
        pixels_169_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_169_address0,
        pixels_169_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_169_ce0,
        pixels_169_q0 => pixels_169_q0,
        pixels_167_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_167_address0,
        pixels_167_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_167_ce0,
        pixels_167_q0 => pixels_167_q0,
        pixels_165_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_165_address0,
        pixels_165_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_165_ce0,
        pixels_165_q0 => pixels_165_q0,
        pixels_163_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_163_address0,
        pixels_163_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_163_ce0,
        pixels_163_q0 => pixels_163_q0,
        pixels_161_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_161_address0,
        pixels_161_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_161_ce0,
        pixels_161_q0 => pixels_161_q0,
        pixels_159_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_159_address0,
        pixels_159_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_159_ce0,
        pixels_159_q0 => pixels_159_q0,
        pixels_157_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_157_address0,
        pixels_157_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_157_ce0,
        pixels_157_q0 => pixels_157_q0,
        pixels_155_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_155_address0,
        pixels_155_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_155_ce0,
        pixels_155_q0 => pixels_155_q0,
        pixels_153_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_153_address0,
        pixels_153_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_153_ce0,
        pixels_153_q0 => pixels_153_q0,
        pixels_151_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_151_address0,
        pixels_151_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_151_ce0,
        pixels_151_q0 => pixels_151_q0,
        pixels_149_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_149_address0,
        pixels_149_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_149_ce0,
        pixels_149_q0 => pixels_149_q0,
        pixels_147_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_147_address0,
        pixels_147_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_147_ce0,
        pixels_147_q0 => pixels_147_q0,
        pixels_145_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_145_address0,
        pixels_145_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_145_ce0,
        pixels_145_q0 => pixels_145_q0,
        pixels_143_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_143_address0,
        pixels_143_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_143_ce0,
        pixels_143_q0 => pixels_143_q0,
        pixels_141_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_141_address0,
        pixels_141_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_141_ce0,
        pixels_141_q0 => pixels_141_q0,
        pixels_139_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_139_address0,
        pixels_139_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_139_ce0,
        pixels_139_q0 => pixels_139_q0,
        pixels_137_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_137_address0,
        pixels_137_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_137_ce0,
        pixels_137_q0 => pixels_137_q0,
        pixels_135_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_135_address0,
        pixels_135_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_135_ce0,
        pixels_135_q0 => pixels_135_q0,
        pixels_133_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_133_address0,
        pixels_133_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_133_ce0,
        pixels_133_q0 => pixels_133_q0,
        pixels_131_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_131_address0,
        pixels_131_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_131_ce0,
        pixels_131_q0 => pixels_131_q0,
        pixels_129_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_129_address0,
        pixels_129_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_129_ce0,
        pixels_129_q0 => pixels_129_q0,
        pixels_127_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_127_address0,
        pixels_127_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_127_ce0,
        pixels_127_q0 => pixels_127_q0,
        pixels_125_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_125_address0,
        pixels_125_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_125_ce0,
        pixels_125_q0 => pixels_125_q0,
        pixels_123_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_123_address0,
        pixels_123_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_123_ce0,
        pixels_123_q0 => pixels_123_q0,
        pixels_121_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_121_address0,
        pixels_121_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_121_ce0,
        pixels_121_q0 => pixels_121_q0,
        pixels_119_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_119_address0,
        pixels_119_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_119_ce0,
        pixels_119_q0 => pixels_119_q0,
        pixels_117_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_117_address0,
        pixels_117_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_117_ce0,
        pixels_117_q0 => pixels_117_q0,
        pixels_115_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_115_address0,
        pixels_115_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_115_ce0,
        pixels_115_q0 => pixels_115_q0,
        pixels_113_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_113_address0,
        pixels_113_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_113_ce0,
        pixels_113_q0 => pixels_113_q0,
        pixels_111_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_111_address0,
        pixels_111_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_111_ce0,
        pixels_111_q0 => pixels_111_q0,
        pixels_109_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_109_address0,
        pixels_109_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_109_ce0,
        pixels_109_q0 => pixels_109_q0,
        pixels_107_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_107_address0,
        pixels_107_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_107_ce0,
        pixels_107_q0 => pixels_107_q0,
        pixels_105_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_105_address0,
        pixels_105_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_105_ce0,
        pixels_105_q0 => pixels_105_q0,
        pixels_103_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_103_address0,
        pixels_103_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_103_ce0,
        pixels_103_q0 => pixels_103_q0,
        pixels_101_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_101_address0,
        pixels_101_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_101_ce0,
        pixels_101_q0 => pixels_101_q0,
        pixels_99_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_99_address0,
        pixels_99_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_99_ce0,
        pixels_99_q0 => pixels_99_q0,
        pixels_97_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_97_address0,
        pixels_97_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_97_ce0,
        pixels_97_q0 => pixels_97_q0,
        pixels_95_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_95_address0,
        pixels_95_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_95_ce0,
        pixels_95_q0 => pixels_95_q0,
        pixels_93_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_93_address0,
        pixels_93_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_93_ce0,
        pixels_93_q0 => pixels_93_q0,
        pixels_91_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_91_address0,
        pixels_91_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_91_ce0,
        pixels_91_q0 => pixels_91_q0,
        pixels_89_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_89_address0,
        pixels_89_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_89_ce0,
        pixels_89_q0 => pixels_89_q0,
        pixels_87_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_87_address0,
        pixels_87_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_87_ce0,
        pixels_87_q0 => pixels_87_q0,
        pixels_85_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_85_address0,
        pixels_85_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_85_ce0,
        pixels_85_q0 => pixels_85_q0,
        pixels_83_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_83_address0,
        pixels_83_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_83_ce0,
        pixels_83_q0 => pixels_83_q0,
        pixels_81_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_81_address0,
        pixels_81_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_81_ce0,
        pixels_81_q0 => pixels_81_q0,
        pixels_79_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_79_address0,
        pixels_79_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_79_ce0,
        pixels_79_q0 => pixels_79_q0,
        pixels_77_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_77_address0,
        pixels_77_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_77_ce0,
        pixels_77_q0 => pixels_77_q0,
        pixels_75_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_75_address0,
        pixels_75_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_75_ce0,
        pixels_75_q0 => pixels_75_q0,
        pixels_73_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_73_address0,
        pixels_73_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_73_ce0,
        pixels_73_q0 => pixels_73_q0,
        pixels_71_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_71_address0,
        pixels_71_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_71_ce0,
        pixels_71_q0 => pixels_71_q0,
        pixels_69_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_69_address0,
        pixels_69_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_69_ce0,
        pixels_69_q0 => pixels_69_q0,
        pixels_67_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_67_address0,
        pixels_67_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_67_ce0,
        pixels_67_q0 => pixels_67_q0,
        pixels_65_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_65_address0,
        pixels_65_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_65_ce0,
        pixels_65_q0 => pixels_65_q0,
        pixels_63_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_63_address0,
        pixels_63_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_63_ce0,
        pixels_63_q0 => pixels_63_q0,
        pixels_61_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_61_address0,
        pixels_61_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_61_ce0,
        pixels_61_q0 => pixels_61_q0,
        pixels_59_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_59_address0,
        pixels_59_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_59_ce0,
        pixels_59_q0 => pixels_59_q0,
        pixels_57_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_57_address0,
        pixels_57_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_57_ce0,
        pixels_57_q0 => pixels_57_q0,
        pixels_55_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_55_address0,
        pixels_55_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_55_ce0,
        pixels_55_q0 => pixels_55_q0,
        pixels_53_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_53_address0,
        pixels_53_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_53_ce0,
        pixels_53_q0 => pixels_53_q0,
        pixels_51_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_51_address0,
        pixels_51_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_51_ce0,
        pixels_51_q0 => pixels_51_q0,
        pixels_49_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_49_address0,
        pixels_49_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_49_ce0,
        pixels_49_q0 => pixels_49_q0,
        pixels_47_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_47_address0,
        pixels_47_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_47_ce0,
        pixels_47_q0 => pixels_47_q0,
        pixels_45_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_45_address0,
        pixels_45_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_45_ce0,
        pixels_45_q0 => pixels_45_q0,
        pixels_43_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_43_address0,
        pixels_43_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_43_ce0,
        pixels_43_q0 => pixels_43_q0,
        pixels_41_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_41_address0,
        pixels_41_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_41_ce0,
        pixels_41_q0 => pixels_41_q0,
        pixels_39_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_39_address0,
        pixels_39_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_39_ce0,
        pixels_39_q0 => pixels_39_q0,
        pixels_37_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_37_address0,
        pixels_37_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_37_ce0,
        pixels_37_q0 => pixels_37_q0,
        pixels_35_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_35_address0,
        pixels_35_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_35_ce0,
        pixels_35_q0 => pixels_35_q0,
        pixels_33_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_33_address0,
        pixels_33_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_33_ce0,
        pixels_33_q0 => pixels_33_q0,
        pixels_31_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_31_address0,
        pixels_31_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_31_ce0,
        pixels_31_q0 => pixels_31_q0,
        pixels_29_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_29_address0,
        pixels_29_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_29_ce0,
        pixels_29_q0 => pixels_29_q0,
        pixels_27_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_27_address0,
        pixels_27_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_27_ce0,
        pixels_27_q0 => pixels_27_q0,
        pixels_25_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_25_address0,
        pixels_25_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_25_ce0,
        pixels_25_q0 => pixels_25_q0,
        pixels_23_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_23_address0,
        pixels_23_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_23_ce0,
        pixels_23_q0 => pixels_23_q0,
        pixels_21_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_21_address0,
        pixels_21_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_21_ce0,
        pixels_21_q0 => pixels_21_q0,
        pixels_19_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_19_address0,
        pixels_19_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_19_ce0,
        pixels_19_q0 => pixels_19_q0,
        pixels_17_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_17_address0,
        pixels_17_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_17_ce0,
        pixels_17_q0 => pixels_17_q0,
        pixels_15_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_15_address0,
        pixels_15_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_15_ce0,
        pixels_15_q0 => pixels_15_q0,
        pixels_13_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_13_address0,
        pixels_13_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_13_ce0,
        pixels_13_q0 => pixels_13_q0,
        pixels_11_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_11_address0,
        pixels_11_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_11_ce0,
        pixels_11_q0 => pixels_11_q0,
        pixels_9_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_9_address0,
        pixels_9_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_9_ce0,
        pixels_9_q0 => pixels_9_q0,
        pixels_7_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_7_address0,
        pixels_7_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_7_ce0,
        pixels_7_q0 => pixels_7_q0,
        pixels_5_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_5_address0,
        pixels_5_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_5_ce0,
        pixels_5_q0 => pixels_5_q0,
        pixels_3_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_3_address0,
        pixels_3_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_3_ce0,
        pixels_3_q0 => pixels_3_q0,
        pixels_1_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_1_address0,
        pixels_1_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_1_ce0,
        pixels_1_q0 => pixels_1_q0,
        pixels_178_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_178_address0,
        pixels_178_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_178_ce0,
        pixels_178_q0 => pixels_178_q0,
        pixels_176_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_176_address0,
        pixels_176_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_176_ce0,
        pixels_176_q0 => pixels_176_q0,
        pixels_174_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_174_address0,
        pixels_174_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_174_ce0,
        pixels_174_q0 => pixels_174_q0,
        pixels_172_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_172_address0,
        pixels_172_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_172_ce0,
        pixels_172_q0 => pixels_172_q0,
        pixels_170_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_170_address0,
        pixels_170_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_170_ce0,
        pixels_170_q0 => pixels_170_q0,
        pixels_168_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_168_address0,
        pixels_168_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_168_ce0,
        pixels_168_q0 => pixels_168_q0,
        pixels_166_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_166_address0,
        pixels_166_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_166_ce0,
        pixels_166_q0 => pixels_166_q0,
        pixels_164_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_164_address0,
        pixels_164_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_164_ce0,
        pixels_164_q0 => pixels_164_q0,
        pixels_162_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_162_address0,
        pixels_162_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_162_ce0,
        pixels_162_q0 => pixels_162_q0,
        pixels_160_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_160_address0,
        pixels_160_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_160_ce0,
        pixels_160_q0 => pixels_160_q0,
        pixels_158_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_158_address0,
        pixels_158_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_158_ce0,
        pixels_158_q0 => pixels_158_q0,
        pixels_156_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_156_address0,
        pixels_156_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_156_ce0,
        pixels_156_q0 => pixels_156_q0,
        pixels_154_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_154_address0,
        pixels_154_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_154_ce0,
        pixels_154_q0 => pixels_154_q0,
        pixels_152_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_152_address0,
        pixels_152_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_152_ce0,
        pixels_152_q0 => pixels_152_q0,
        pixels_150_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_150_address0,
        pixels_150_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_150_ce0,
        pixels_150_q0 => pixels_150_q0,
        pixels_148_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_148_address0,
        pixels_148_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_148_ce0,
        pixels_148_q0 => pixels_148_q0,
        pixels_146_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_146_address0,
        pixels_146_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_146_ce0,
        pixels_146_q0 => pixels_146_q0,
        pixels_144_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_144_address0,
        pixels_144_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_144_ce0,
        pixels_144_q0 => pixels_144_q0,
        pixels_142_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_142_address0,
        pixels_142_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_142_ce0,
        pixels_142_q0 => pixels_142_q0,
        pixels_140_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_140_address0,
        pixels_140_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_140_ce0,
        pixels_140_q0 => pixels_140_q0,
        pixels_138_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_138_address0,
        pixels_138_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_138_ce0,
        pixels_138_q0 => pixels_138_q0,
        pixels_136_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_136_address0,
        pixels_136_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_136_ce0,
        pixels_136_q0 => pixels_136_q0,
        pixels_134_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_134_address0,
        pixels_134_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_134_ce0,
        pixels_134_q0 => pixels_134_q0,
        pixels_132_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_132_address0,
        pixels_132_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_132_ce0,
        pixels_132_q0 => pixels_132_q0,
        pixels_130_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_130_address0,
        pixels_130_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_130_ce0,
        pixels_130_q0 => pixels_130_q0,
        pixels_128_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_128_address0,
        pixels_128_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_128_ce0,
        pixels_128_q0 => pixels_128_q0,
        pixels_126_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_126_address0,
        pixels_126_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_126_ce0,
        pixels_126_q0 => pixels_126_q0,
        pixels_124_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_124_address0,
        pixels_124_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_124_ce0,
        pixels_124_q0 => pixels_124_q0,
        pixels_122_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_122_address0,
        pixels_122_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_122_ce0,
        pixels_122_q0 => pixels_122_q0,
        pixels_120_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_120_address0,
        pixels_120_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_120_ce0,
        pixels_120_q0 => pixels_120_q0,
        pixels_118_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_118_address0,
        pixels_118_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_118_ce0,
        pixels_118_q0 => pixels_118_q0,
        pixels_116_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_116_address0,
        pixels_116_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_116_ce0,
        pixels_116_q0 => pixels_116_q0,
        pixels_114_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_114_address0,
        pixels_114_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_114_ce0,
        pixels_114_q0 => pixels_114_q0,
        pixels_112_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_112_address0,
        pixels_112_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_112_ce0,
        pixels_112_q0 => pixels_112_q0,
        pixels_110_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_110_address0,
        pixels_110_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_110_ce0,
        pixels_110_q0 => pixels_110_q0,
        pixels_108_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_108_address0,
        pixels_108_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_108_ce0,
        pixels_108_q0 => pixels_108_q0,
        pixels_106_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_106_address0,
        pixels_106_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_106_ce0,
        pixels_106_q0 => pixels_106_q0,
        pixels_104_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_104_address0,
        pixels_104_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_104_ce0,
        pixels_104_q0 => pixels_104_q0,
        pixels_102_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_102_address0,
        pixels_102_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_102_ce0,
        pixels_102_q0 => pixels_102_q0,
        pixels_100_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_100_address0,
        pixels_100_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_100_ce0,
        pixels_100_q0 => pixels_100_q0,
        pixels_98_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_98_address0,
        pixels_98_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_98_ce0,
        pixels_98_q0 => pixels_98_q0,
        pixels_96_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_96_address0,
        pixels_96_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_96_ce0,
        pixels_96_q0 => pixels_96_q0,
        pixels_94_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_94_address0,
        pixels_94_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_94_ce0,
        pixels_94_q0 => pixels_94_q0,
        pixels_92_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_92_address0,
        pixels_92_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_92_ce0,
        pixels_92_q0 => pixels_92_q0,
        pixels_90_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_90_address0,
        pixels_90_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_90_ce0,
        pixels_90_q0 => pixels_90_q0,
        pixels_88_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_88_address0,
        pixels_88_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_88_ce0,
        pixels_88_q0 => pixels_88_q0,
        pixels_86_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_86_address0,
        pixels_86_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_86_ce0,
        pixels_86_q0 => pixels_86_q0,
        pixels_84_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_84_address0,
        pixels_84_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_84_ce0,
        pixels_84_q0 => pixels_84_q0,
        pixels_82_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_82_address0,
        pixels_82_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_82_ce0,
        pixels_82_q0 => pixels_82_q0,
        pixels_80_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_80_address0,
        pixels_80_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_80_ce0,
        pixels_80_q0 => pixels_80_q0,
        pixels_78_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_78_address0,
        pixels_78_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_78_ce0,
        pixels_78_q0 => pixels_78_q0,
        pixels_76_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_76_address0,
        pixels_76_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_76_ce0,
        pixels_76_q0 => pixels_76_q0,
        pixels_74_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_74_address0,
        pixels_74_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_74_ce0,
        pixels_74_q0 => pixels_74_q0,
        pixels_72_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_72_address0,
        pixels_72_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_72_ce0,
        pixels_72_q0 => pixels_72_q0,
        pixels_70_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_70_address0,
        pixels_70_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_70_ce0,
        pixels_70_q0 => pixels_70_q0,
        pixels_68_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_68_address0,
        pixels_68_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_68_ce0,
        pixels_68_q0 => pixels_68_q0,
        pixels_66_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_66_address0,
        pixels_66_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_66_ce0,
        pixels_66_q0 => pixels_66_q0,
        pixels_64_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_64_address0,
        pixels_64_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_64_ce0,
        pixels_64_q0 => pixels_64_q0,
        pixels_62_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_62_address0,
        pixels_62_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_62_ce0,
        pixels_62_q0 => pixels_62_q0,
        pixels_60_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_60_address0,
        pixels_60_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_60_ce0,
        pixels_60_q0 => pixels_60_q0,
        pixels_58_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_58_address0,
        pixels_58_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_58_ce0,
        pixels_58_q0 => pixels_58_q0,
        pixels_56_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_56_address0,
        pixels_56_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_56_ce0,
        pixels_56_q0 => pixels_56_q0,
        pixels_54_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_54_address0,
        pixels_54_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_54_ce0,
        pixels_54_q0 => pixels_54_q0,
        pixels_52_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_52_address0,
        pixels_52_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_52_ce0,
        pixels_52_q0 => pixels_52_q0,
        pixels_50_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_50_address0,
        pixels_50_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_50_ce0,
        pixels_50_q0 => pixels_50_q0,
        pixels_48_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_48_address0,
        pixels_48_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_48_ce0,
        pixels_48_q0 => pixels_48_q0,
        pixels_46_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_46_address0,
        pixels_46_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_46_ce0,
        pixels_46_q0 => pixels_46_q0,
        pixels_44_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_44_address0,
        pixels_44_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_44_ce0,
        pixels_44_q0 => pixels_44_q0,
        pixels_42_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_42_address0,
        pixels_42_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_42_ce0,
        pixels_42_q0 => pixels_42_q0,
        pixels_40_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_40_address0,
        pixels_40_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_40_ce0,
        pixels_40_q0 => pixels_40_q0,
        pixels_38_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_38_address0,
        pixels_38_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_38_ce0,
        pixels_38_q0 => pixels_38_q0,
        pixels_36_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_36_address0,
        pixels_36_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_36_ce0,
        pixels_36_q0 => pixels_36_q0,
        pixels_34_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_34_address0,
        pixels_34_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_34_ce0,
        pixels_34_q0 => pixels_34_q0,
        pixels_32_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_32_address0,
        pixels_32_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_32_ce0,
        pixels_32_q0 => pixels_32_q0,
        pixels_30_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_30_address0,
        pixels_30_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_30_ce0,
        pixels_30_q0 => pixels_30_q0,
        pixels_28_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_28_address0,
        pixels_28_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_28_ce0,
        pixels_28_q0 => pixels_28_q0,
        pixels_26_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_26_address0,
        pixels_26_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_26_ce0,
        pixels_26_q0 => pixels_26_q0,
        pixels_24_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_24_address0,
        pixels_24_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_24_ce0,
        pixels_24_q0 => pixels_24_q0,
        pixels_22_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_22_address0,
        pixels_22_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_22_ce0,
        pixels_22_q0 => pixels_22_q0,
        pixels_20_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_20_address0,
        pixels_20_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_20_ce0,
        pixels_20_q0 => pixels_20_q0,
        pixels_18_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_18_address0,
        pixels_18_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_18_ce0,
        pixels_18_q0 => pixels_18_q0,
        pixels_16_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_16_address0,
        pixels_16_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_16_ce0,
        pixels_16_q0 => pixels_16_q0,
        pixels_14_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_14_address0,
        pixels_14_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_14_ce0,
        pixels_14_q0 => pixels_14_q0,
        pixels_12_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_12_address0,
        pixels_12_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_12_ce0,
        pixels_12_q0 => pixels_12_q0,
        pixels_10_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_10_address0,
        pixels_10_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_10_ce0,
        pixels_10_q0 => pixels_10_q0,
        pixels_8_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_8_address0,
        pixels_8_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_8_ce0,
        pixels_8_q0 => pixels_8_q0,
        pixels_6_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_6_address0,
        pixels_6_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_6_ce0,
        pixels_6_q0 => pixels_6_q0,
        pixels_4_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_4_address0,
        pixels_4_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_4_ce0,
        pixels_4_q0 => pixels_4_q0,
        pixels_2_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_2_address0,
        pixels_2_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_2_ce0,
        pixels_2_q0 => pixels_2_q0,
        pixels_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_address0,
        pixels_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_ce0,
        pixels_q0 => pixels_q0,
        out_stream_TDATA => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TDATA,
        out_stream_TVALID => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID,
        out_stream_TKEEP => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TKEEP,
        out_stream_TSTRB => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TSTRB,
        out_stream_TUSER => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TUSER,
        out_stream_TLAST => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TLAST,
        out_stream_TID => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TID,
        out_stream_TDEST => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TDEST);

    CONTROL_BUS_s_axi_U : component hyperspectral_hw_wrapped_CONTROL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CONTROL_BUS_AWVALID,
        AWREADY => s_axi_CONTROL_BUS_AWREADY,
        AWADDR => s_axi_CONTROL_BUS_AWADDR,
        WVALID => s_axi_CONTROL_BUS_WVALID,
        WREADY => s_axi_CONTROL_BUS_WREADY,
        WDATA => s_axi_CONTROL_BUS_WDATA,
        WSTRB => s_axi_CONTROL_BUS_WSTRB,
        ARVALID => s_axi_CONTROL_BUS_ARVALID,
        ARREADY => s_axi_CONTROL_BUS_ARREADY,
        ARADDR => s_axi_CONTROL_BUS_ARADDR,
        RVALID => s_axi_CONTROL_BUS_RVALID,
        RREADY => s_axi_CONTROL_BUS_RREADY,
        RDATA => s_axi_CONTROL_BUS_RDATA,
        RRESP => s_axi_CONTROL_BUS_RRESP,
        BVALID => s_axi_CONTROL_BUS_BVALID,
        BREADY => s_axi_CONTROL_BUS_BREADY,
        BRESP => s_axi_CONTROL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    regslice_both_in_stream_V_data_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TKEEP_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TSTRB_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_user_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TUSER_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_user_V_U_ack_in_dummy,
        data_out => out_stream_TUSER,
        vld_out => regslice_both_out_stream_V_user_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_user_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TLAST_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_id_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TID_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_id_V_U_ack_in_dummy,
        data_out => out_stream_TID,
        vld_out => regslice_both_out_stream_V_id_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_id_V_U_apdone_blk);

    regslice_both_out_stream_V_dest_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDEST_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_dest_V_U_ack_in_dummy,
        data_out => out_stream_TDEST,
        vld_out => regslice_both_out_stream_V_dest_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_active_idx_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state95))) then
                active_idx_2_loc_fu_432 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_active_idx_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                ref_pixel_V_load_100_reg_4315 <= ref_pixel_V_q1;
                ref_pixel_V_load_101_reg_4320 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                ref_pixel_V_load_102_reg_4335 <= ref_pixel_V_q1;
                ref_pixel_V_load_103_reg_4340 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                ref_pixel_V_load_104_reg_4355 <= ref_pixel_V_q1;
                ref_pixel_V_load_105_reg_4360 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then
                ref_pixel_V_load_106_reg_4375 <= ref_pixel_V_q1;
                ref_pixel_V_load_107_reg_4380 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                ref_pixel_V_load_108_reg_4395 <= ref_pixel_V_q1;
                ref_pixel_V_load_109_reg_4400 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                ref_pixel_V_load_10_reg_3415 <= ref_pixel_V_q1;
                ref_pixel_V_load_11_reg_3420 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then
                ref_pixel_V_load_110_reg_4415 <= ref_pixel_V_q1;
                ref_pixel_V_load_111_reg_4420 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then
                ref_pixel_V_load_112_reg_4435 <= ref_pixel_V_q1;
                ref_pixel_V_load_113_reg_4440 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                ref_pixel_V_load_114_reg_4455 <= ref_pixel_V_q1;
                ref_pixel_V_load_115_reg_4460 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state63)) then
                ref_pixel_V_load_116_reg_4475 <= ref_pixel_V_q1;
                ref_pixel_V_load_117_reg_4480 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                ref_pixel_V_load_118_reg_4495 <= ref_pixel_V_q1;
                ref_pixel_V_load_119_reg_4500 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                ref_pixel_V_load_120_reg_4515 <= ref_pixel_V_q1;
                ref_pixel_V_load_121_reg_4520 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                ref_pixel_V_load_122_reg_4535 <= ref_pixel_V_q1;
                ref_pixel_V_load_123_reg_4540 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                ref_pixel_V_load_124_reg_4555 <= ref_pixel_V_q1;
                ref_pixel_V_load_125_reg_4560 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                ref_pixel_V_load_126_reg_4575 <= ref_pixel_V_q1;
                ref_pixel_V_load_127_reg_4580 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                ref_pixel_V_load_128_reg_4595 <= ref_pixel_V_q1;
                ref_pixel_V_load_129_reg_4600 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                ref_pixel_V_load_12_reg_3435 <= ref_pixel_V_q1;
                ref_pixel_V_load_13_reg_3440 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                ref_pixel_V_load_130_reg_4615 <= ref_pixel_V_q1;
                ref_pixel_V_load_131_reg_4620 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                ref_pixel_V_load_132_reg_4635 <= ref_pixel_V_q1;
                ref_pixel_V_load_133_reg_4640 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                ref_pixel_V_load_134_reg_4655 <= ref_pixel_V_q1;
                ref_pixel_V_load_135_reg_4660 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                ref_pixel_V_load_136_reg_4675 <= ref_pixel_V_q1;
                ref_pixel_V_load_137_reg_4680 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                ref_pixel_V_load_138_reg_4695 <= ref_pixel_V_q1;
                ref_pixel_V_load_139_reg_4700 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then
                ref_pixel_V_load_140_reg_4715 <= ref_pixel_V_q1;
                ref_pixel_V_load_141_reg_4720 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then
                ref_pixel_V_load_142_reg_4735 <= ref_pixel_V_q1;
                ref_pixel_V_load_143_reg_4740 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then
                ref_pixel_V_load_144_reg_4755 <= ref_pixel_V_q1;
                ref_pixel_V_load_145_reg_4760 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state78)) then
                ref_pixel_V_load_146_reg_4775 <= ref_pixel_V_q1;
                ref_pixel_V_load_147_reg_4780 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state79)) then
                ref_pixel_V_load_148_reg_4795 <= ref_pixel_V_q1;
                ref_pixel_V_load_149_reg_4800 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                ref_pixel_V_load_14_reg_3455 <= ref_pixel_V_q1;
                ref_pixel_V_load_15_reg_3460 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state80)) then
                ref_pixel_V_load_150_reg_4815 <= ref_pixel_V_q1;
                ref_pixel_V_load_151_reg_4820 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then
                ref_pixel_V_load_152_reg_4835 <= ref_pixel_V_q1;
                ref_pixel_V_load_153_reg_4840 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state82)) then
                ref_pixel_V_load_154_reg_4855 <= ref_pixel_V_q1;
                ref_pixel_V_load_155_reg_4860 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state83)) then
                ref_pixel_V_load_156_reg_4875 <= ref_pixel_V_q1;
                ref_pixel_V_load_157_reg_4880 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state84)) then
                ref_pixel_V_load_158_reg_4895 <= ref_pixel_V_q1;
                ref_pixel_V_load_159_reg_4900 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state85)) then
                ref_pixel_V_load_160_reg_4915 <= ref_pixel_V_q1;
                ref_pixel_V_load_161_reg_4920 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then
                ref_pixel_V_load_162_reg_4935 <= ref_pixel_V_q1;
                ref_pixel_V_load_163_reg_4940 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state87)) then
                ref_pixel_V_load_164_reg_4955 <= ref_pixel_V_q1;
                ref_pixel_V_load_165_reg_4960 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state88)) then
                ref_pixel_V_load_166_reg_4975 <= ref_pixel_V_q1;
                ref_pixel_V_load_167_reg_4980 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state89)) then
                ref_pixel_V_load_168_reg_4995 <= ref_pixel_V_q1;
                ref_pixel_V_load_169_reg_5000 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                ref_pixel_V_load_16_reg_3475 <= ref_pixel_V_q1;
                ref_pixel_V_load_17_reg_3480 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state90)) then
                ref_pixel_V_load_170_reg_5015 <= ref_pixel_V_q1;
                ref_pixel_V_load_171_reg_5020 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state91)) then
                ref_pixel_V_load_172_reg_5035 <= ref_pixel_V_q1;
                ref_pixel_V_load_173_reg_5040 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state92)) then
                ref_pixel_V_load_174_reg_5055 <= ref_pixel_V_q1;
                ref_pixel_V_load_175_reg_5060 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state93)) then
                ref_pixel_V_load_176_reg_5075 <= ref_pixel_V_q1;
                ref_pixel_V_load_177_reg_5080 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state94)) then
                ref_pixel_V_load_178_reg_5095 <= ref_pixel_V_q1;
                ref_pixel_V_load_179_reg_5100 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                ref_pixel_V_load_18_reg_3495 <= ref_pixel_V_q1;
                ref_pixel_V_load_19_reg_3500 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                ref_pixel_V_load_1_reg_3320 <= ref_pixel_V_q0;
                ref_pixel_V_load_reg_3315 <= ref_pixel_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                ref_pixel_V_load_20_reg_3515 <= ref_pixel_V_q1;
                ref_pixel_V_load_21_reg_3520 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                ref_pixel_V_load_22_reg_3535 <= ref_pixel_V_q1;
                ref_pixel_V_load_23_reg_3540 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                ref_pixel_V_load_24_reg_3555 <= ref_pixel_V_q1;
                ref_pixel_V_load_25_reg_3560 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                ref_pixel_V_load_26_reg_3575 <= ref_pixel_V_q1;
                ref_pixel_V_load_27_reg_3580 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                ref_pixel_V_load_28_reg_3595 <= ref_pixel_V_q1;
                ref_pixel_V_load_29_reg_3600 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                ref_pixel_V_load_2_reg_3335 <= ref_pixel_V_q1;
                ref_pixel_V_load_3_reg_3340 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                ref_pixel_V_load_30_reg_3615 <= ref_pixel_V_q1;
                ref_pixel_V_load_31_reg_3620 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                ref_pixel_V_load_32_reg_3635 <= ref_pixel_V_q1;
                ref_pixel_V_load_33_reg_3640 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                ref_pixel_V_load_34_reg_3655 <= ref_pixel_V_q1;
                ref_pixel_V_load_35_reg_3660 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                ref_pixel_V_load_36_reg_3675 <= ref_pixel_V_q1;
                ref_pixel_V_load_37_reg_3680 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                ref_pixel_V_load_38_reg_3695 <= ref_pixel_V_q1;
                ref_pixel_V_load_39_reg_3700 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                ref_pixel_V_load_40_reg_3715 <= ref_pixel_V_q1;
                ref_pixel_V_load_41_reg_3720 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                ref_pixel_V_load_42_reg_3735 <= ref_pixel_V_q1;
                ref_pixel_V_load_43_reg_3740 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                ref_pixel_V_load_44_reg_3755 <= ref_pixel_V_q1;
                ref_pixel_V_load_45_reg_3760 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                ref_pixel_V_load_46_reg_3775 <= ref_pixel_V_q1;
                ref_pixel_V_load_47_reg_3780 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                ref_pixel_V_load_48_reg_3795 <= ref_pixel_V_q1;
                ref_pixel_V_load_49_reg_3800 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                ref_pixel_V_load_4_reg_3355 <= ref_pixel_V_q1;
                ref_pixel_V_load_5_reg_3360 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                ref_pixel_V_load_50_reg_3815 <= ref_pixel_V_q1;
                ref_pixel_V_load_51_reg_3820 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                ref_pixel_V_load_52_reg_3835 <= ref_pixel_V_q1;
                ref_pixel_V_load_53_reg_3840 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                ref_pixel_V_load_54_reg_3855 <= ref_pixel_V_q1;
                ref_pixel_V_load_55_reg_3860 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                ref_pixel_V_load_56_reg_3875 <= ref_pixel_V_q1;
                ref_pixel_V_load_57_reg_3880 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                ref_pixel_V_load_58_reg_3895 <= ref_pixel_V_q1;
                ref_pixel_V_load_59_reg_3900 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                ref_pixel_V_load_60_reg_3915 <= ref_pixel_V_q1;
                ref_pixel_V_load_61_reg_3920 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                ref_pixel_V_load_62_reg_3935 <= ref_pixel_V_q1;
                ref_pixel_V_load_63_reg_3940 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                ref_pixel_V_load_64_reg_3955 <= ref_pixel_V_q1;
                ref_pixel_V_load_65_reg_3960 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                ref_pixel_V_load_66_reg_3975 <= ref_pixel_V_q1;
                ref_pixel_V_load_67_reg_3980 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                ref_pixel_V_load_68_reg_3995 <= ref_pixel_V_q1;
                ref_pixel_V_load_69_reg_4000 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                ref_pixel_V_load_6_reg_3375 <= ref_pixel_V_q1;
                ref_pixel_V_load_7_reg_3380 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                ref_pixel_V_load_70_reg_4015 <= ref_pixel_V_q1;
                ref_pixel_V_load_71_reg_4020 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                ref_pixel_V_load_72_reg_4035 <= ref_pixel_V_q1;
                ref_pixel_V_load_73_reg_4040 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                ref_pixel_V_load_74_reg_4055 <= ref_pixel_V_q1;
                ref_pixel_V_load_75_reg_4060 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                ref_pixel_V_load_76_reg_4075 <= ref_pixel_V_q1;
                ref_pixel_V_load_77_reg_4080 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                ref_pixel_V_load_78_reg_4095 <= ref_pixel_V_q1;
                ref_pixel_V_load_79_reg_4100 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                ref_pixel_V_load_80_reg_4115 <= ref_pixel_V_q1;
                ref_pixel_V_load_81_reg_4120 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                ref_pixel_V_load_82_reg_4135 <= ref_pixel_V_q1;
                ref_pixel_V_load_83_reg_4140 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                ref_pixel_V_load_84_reg_4155 <= ref_pixel_V_q1;
                ref_pixel_V_load_85_reg_4160 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                ref_pixel_V_load_86_reg_4175 <= ref_pixel_V_q1;
                ref_pixel_V_load_87_reg_4180 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                ref_pixel_V_load_88_reg_4195 <= ref_pixel_V_q1;
                ref_pixel_V_load_89_reg_4200 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                ref_pixel_V_load_8_reg_3395 <= ref_pixel_V_q1;
                ref_pixel_V_load_9_reg_3400 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                ref_pixel_V_load_90_reg_4215 <= ref_pixel_V_q1;
                ref_pixel_V_load_91_reg_4220 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                ref_pixel_V_load_92_reg_4235 <= ref_pixel_V_q1;
                ref_pixel_V_load_93_reg_4240 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                ref_pixel_V_load_94_reg_4255 <= ref_pixel_V_q1;
                ref_pixel_V_load_95_reg_4260 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                ref_pixel_V_load_96_reg_4275 <= ref_pixel_V_q1;
                ref_pixel_V_load_97_reg_4280 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                ref_pixel_V_load_98_reg_4295 <= ref_pixel_V_q1;
                ref_pixel_V_load_99_reg_4300 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state97)) then
                sub69_reg_5105 <= sub69_fu_3258_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, ap_CS_fsm_state102, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_done, grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_done, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state95, ap_CS_fsm_state98, regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                if (((grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state95))) then
                    ap_NS_fsm <= ap_ST_fsm_state96;
                else
                    ap_NS_fsm <= ap_ST_fsm_state95;
                end if;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state98))) then
                    ap_NS_fsm <= ap_ST_fsm_state99;
                else
                    ap_NS_fsm <= ap_ST_fsm_state98;
                end if;
            when ap_ST_fsm_state99 => 
                if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then
                    ap_NS_fsm <= ap_ST_fsm_state100;
                else
                    ap_NS_fsm <= ap_ST_fsm_state99;
                end if;
            when ap_ST_fsm_state100 => 
                if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then
                    ap_NS_fsm <= ap_ST_fsm_state101;
                else
                    ap_NS_fsm <= ap_ST_fsm_state100;
                end if;
            when ap_ST_fsm_state101 => 
                if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101))) then
                    ap_NS_fsm <= ap_ST_fsm_state102;
                else
                    ap_NS_fsm <= ap_ST_fsm_state101;
                end if;
            when ap_ST_fsm_state102 => 
                if ((not(((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state102))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state102;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state100 <= ap_CS_fsm(99);
    ap_CS_fsm_state101 <= ap_CS_fsm(100);
    ap_CS_fsm_state102 <= ap_CS_fsm(101);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_CS_fsm_state92 <= ap_CS_fsm(91);
    ap_CS_fsm_state93 <= ap_CS_fsm(92);
    ap_CS_fsm_state94 <= ap_CS_fsm(93);
    ap_CS_fsm_state95 <= ap_CS_fsm(94);
    ap_CS_fsm_state97 <= ap_CS_fsm(96);
    ap_CS_fsm_state98 <= ap_CS_fsm(97);
    ap_CS_fsm_state99 <= ap_CS_fsm(98);

    ap_ST_fsm_state100_blk_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
        if ((out_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state100_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state100_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state101_blk_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
        if ((out_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state101_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state101_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state102_blk_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) then 
            ap_ST_fsm_state102_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state102_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;

    ap_ST_fsm_state95_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state95_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state95_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;

    ap_ST_fsm_state98_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state98_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state98_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state99_blk_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
        if ((out_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state99_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state99_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state102_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
                ap_block_state102 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state102, regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
        if ((not(((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state102))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state102, regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
        if ((not(((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state102))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    e_data_V_fu_3276_p1 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_distance_out;
    grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state98);
    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_in_stream_TREADY, grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_in_stream_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            in_stream_TREADY_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_in_stream_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_stream_TREADY_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_in_stream_TREADY;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, ap_CS_fsm_state102, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state102) or (ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state100) or (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY_int_regslice;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, e_data_V_fu_3276_p1, grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_i_out, grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_j_out, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TDATA, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101))) then 
            out_stream_TDATA_int_regslice <= e_data_V_fu_3276_p1;
        elsif (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            out_stream_TDATA_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_j_out;
        elsif (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            out_stream_TDATA_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_min_pixel_index_i_out;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state98))) then 
            out_stream_TDATA_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TDATA;
        else 
            out_stream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_stream_TDEST_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TDEST, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TDEST_int_regslice <= ap_const_lv5_5;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state98))) then 
            out_stream_TDEST_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TDEST;
        else 
            out_stream_TDEST_int_regslice <= "XXXXX";
        end if; 
    end process;


    out_stream_TID_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TID, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TID_int_regslice <= ap_const_lv5_5;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state98))) then 
            out_stream_TID_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TID;
        else 
            out_stream_TID_int_regslice <= "XXXXX";
        end if; 
    end process;


    out_stream_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TKEEP, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TKEEP_int_regslice <= ap_const_lv4_F;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state98))) then 
            out_stream_TKEEP_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TKEEP;
        else 
            out_stream_TKEEP_int_regslice <= "XXXX";
        end if; 
    end process;


    out_stream_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TLAST, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101))) then 
            out_stream_TLAST_int_regslice <= ap_const_lv1_1;
        elsif ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TLAST_int_regslice <= ap_const_lv1_0;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state98))) then 
            out_stream_TLAST_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TLAST;
        else 
            out_stream_TLAST_int_regslice <= "X";
        end if; 
    end process;


    out_stream_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TSTRB, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TSTRB_int_regslice <= ap_const_lv4_F;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state98))) then 
            out_stream_TSTRB_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TSTRB;
        else 
            out_stream_TSTRB_int_regslice <= "XXXX";
        end if; 
    end process;


    out_stream_TUSER_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TUSER, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TUSER_int_regslice <= ap_const_lv4_4;
        elsif (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state98))) then 
            out_stream_TUSER_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TUSER;
        else 
            out_stream_TUSER_int_regslice <= "XXXX";
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;

    out_stream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            out_stream_TVALID_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_out_stream_TVALID;
        else 
            out_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    pixels_100_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_100_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_100_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_100_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_100_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_address0;
        else 
            pixels_100_address0 <= "X";
        end if; 
    end process;


    pixels_100_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_100_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_100_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_100_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_100_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_ce0;
        else 
            pixels_100_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_100_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_100_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_100_we0;
        else 
            pixels_100_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_101_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_101_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_101_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_101_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_101_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_address0;
        else 
            pixels_101_address0 <= "X";
        end if; 
    end process;


    pixels_101_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_101_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_101_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_101_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_101_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_ce0;
        else 
            pixels_101_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_101_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_101_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_101_we0;
        else 
            pixels_101_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_102_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_102_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_102_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_102_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_102_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_address0;
        else 
            pixels_102_address0 <= "X";
        end if; 
    end process;


    pixels_102_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_102_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_102_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_102_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_102_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_ce0;
        else 
            pixels_102_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_102_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_102_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_102_we0;
        else 
            pixels_102_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_103_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_103_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_103_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_103_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_103_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_address0;
        else 
            pixels_103_address0 <= "X";
        end if; 
    end process;


    pixels_103_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_103_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_103_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_103_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_103_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_ce0;
        else 
            pixels_103_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_103_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_103_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_103_we0;
        else 
            pixels_103_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_104_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_104_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_104_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_104_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_104_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_address0;
        else 
            pixels_104_address0 <= "X";
        end if; 
    end process;


    pixels_104_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_104_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_104_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_104_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_104_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_ce0;
        else 
            pixels_104_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_104_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_104_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_104_we0;
        else 
            pixels_104_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_105_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_105_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_105_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_105_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_105_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_address0;
        else 
            pixels_105_address0 <= "X";
        end if; 
    end process;


    pixels_105_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_105_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_105_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_105_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_105_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_ce0;
        else 
            pixels_105_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_105_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_105_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_105_we0;
        else 
            pixels_105_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_106_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_106_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_106_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_106_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_106_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_address0;
        else 
            pixels_106_address0 <= "X";
        end if; 
    end process;


    pixels_106_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_106_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_106_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_106_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_106_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_ce0;
        else 
            pixels_106_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_106_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_106_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_106_we0;
        else 
            pixels_106_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_107_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_107_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_107_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_107_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_107_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_address0;
        else 
            pixels_107_address0 <= "X";
        end if; 
    end process;


    pixels_107_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_107_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_107_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_107_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_107_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_ce0;
        else 
            pixels_107_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_107_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_107_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_107_we0;
        else 
            pixels_107_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_108_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_108_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_108_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_108_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_108_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_address0;
        else 
            pixels_108_address0 <= "X";
        end if; 
    end process;


    pixels_108_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_108_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_108_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_108_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_108_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_ce0;
        else 
            pixels_108_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_108_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_108_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_108_we0;
        else 
            pixels_108_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_109_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_109_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_109_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_109_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_109_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_address0;
        else 
            pixels_109_address0 <= "X";
        end if; 
    end process;


    pixels_109_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_109_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_109_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_109_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_109_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_ce0;
        else 
            pixels_109_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_109_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_109_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_109_we0;
        else 
            pixels_109_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_10_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_10_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_10_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_10_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_address0;
        else 
            pixels_10_address0 <= "X";
        end if; 
    end process;


    pixels_10_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_10_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_10_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_10_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_ce0;
        else 
            pixels_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_10_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_10_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_10_we0;
        else 
            pixels_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_110_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_110_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_110_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_110_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_110_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_address0;
        else 
            pixels_110_address0 <= "X";
        end if; 
    end process;


    pixels_110_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_110_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_110_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_110_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_110_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_ce0;
        else 
            pixels_110_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_110_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_110_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_110_we0;
        else 
            pixels_110_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_111_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_111_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_111_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_111_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_111_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_address0;
        else 
            pixels_111_address0 <= "X";
        end if; 
    end process;


    pixels_111_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_111_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_111_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_111_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_111_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_ce0;
        else 
            pixels_111_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_111_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_111_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_111_we0;
        else 
            pixels_111_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_112_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_112_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_112_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_112_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_112_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_address0;
        else 
            pixels_112_address0 <= "X";
        end if; 
    end process;


    pixels_112_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_112_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_112_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_112_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_112_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_ce0;
        else 
            pixels_112_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_112_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_112_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_112_we0;
        else 
            pixels_112_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_113_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_113_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_113_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_113_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_113_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_address0;
        else 
            pixels_113_address0 <= "X";
        end if; 
    end process;


    pixels_113_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_113_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_113_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_113_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_113_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_ce0;
        else 
            pixels_113_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_113_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_113_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_113_we0;
        else 
            pixels_113_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_114_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_114_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_114_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_114_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_114_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_address0;
        else 
            pixels_114_address0 <= "X";
        end if; 
    end process;


    pixels_114_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_114_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_114_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_114_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_114_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_ce0;
        else 
            pixels_114_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_114_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_114_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_114_we0;
        else 
            pixels_114_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_115_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_115_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_115_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_115_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_115_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_address0;
        else 
            pixels_115_address0 <= "X";
        end if; 
    end process;


    pixels_115_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_115_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_115_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_115_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_115_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_ce0;
        else 
            pixels_115_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_115_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_115_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_115_we0;
        else 
            pixels_115_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_116_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_116_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_116_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_116_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_116_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_address0;
        else 
            pixels_116_address0 <= "X";
        end if; 
    end process;


    pixels_116_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_116_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_116_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_116_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_116_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_ce0;
        else 
            pixels_116_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_116_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_116_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_116_we0;
        else 
            pixels_116_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_117_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_117_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_117_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_117_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_117_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_address0;
        else 
            pixels_117_address0 <= "X";
        end if; 
    end process;


    pixels_117_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_117_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_117_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_117_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_117_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_ce0;
        else 
            pixels_117_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_117_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_117_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_117_we0;
        else 
            pixels_117_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_118_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_118_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_118_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_118_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_118_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_address0;
        else 
            pixels_118_address0 <= "X";
        end if; 
    end process;


    pixels_118_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_118_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_118_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_118_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_118_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_ce0;
        else 
            pixels_118_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_118_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_118_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_118_we0;
        else 
            pixels_118_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_119_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_119_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_119_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_119_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_119_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_address0;
        else 
            pixels_119_address0 <= "X";
        end if; 
    end process;


    pixels_119_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_119_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_119_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_119_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_119_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_ce0;
        else 
            pixels_119_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_119_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_119_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_119_we0;
        else 
            pixels_119_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_11_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_11_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_11_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_11_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_address0;
        else 
            pixels_11_address0 <= "X";
        end if; 
    end process;


    pixels_11_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_11_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_11_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_11_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_ce0;
        else 
            pixels_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_11_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_11_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_11_we0;
        else 
            pixels_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_120_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_120_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_120_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_120_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_120_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_address0;
        else 
            pixels_120_address0 <= "X";
        end if; 
    end process;


    pixels_120_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_120_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_120_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_120_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_120_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_ce0;
        else 
            pixels_120_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_120_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_120_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_120_we0;
        else 
            pixels_120_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_121_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_121_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_121_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_121_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_121_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_address0;
        else 
            pixels_121_address0 <= "X";
        end if; 
    end process;


    pixels_121_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_121_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_121_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_121_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_121_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_ce0;
        else 
            pixels_121_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_121_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_121_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_121_we0;
        else 
            pixels_121_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_122_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_122_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_122_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_122_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_122_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_address0;
        else 
            pixels_122_address0 <= "X";
        end if; 
    end process;


    pixels_122_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_122_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_122_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_122_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_122_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_ce0;
        else 
            pixels_122_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_122_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_122_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_122_we0;
        else 
            pixels_122_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_123_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_123_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_123_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_123_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_123_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_address0;
        else 
            pixels_123_address0 <= "X";
        end if; 
    end process;


    pixels_123_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_123_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_123_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_123_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_123_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_ce0;
        else 
            pixels_123_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_123_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_123_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_123_we0;
        else 
            pixels_123_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_124_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_124_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_124_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_124_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_124_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_address0;
        else 
            pixels_124_address0 <= "X";
        end if; 
    end process;


    pixels_124_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_124_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_124_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_124_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_124_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_ce0;
        else 
            pixels_124_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_124_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_124_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_124_we0;
        else 
            pixels_124_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_125_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_125_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_125_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_125_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_125_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_address0;
        else 
            pixels_125_address0 <= "X";
        end if; 
    end process;


    pixels_125_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_125_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_125_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_125_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_125_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_ce0;
        else 
            pixels_125_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_125_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_125_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_125_we0;
        else 
            pixels_125_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_126_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_126_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_126_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_126_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_126_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_address0;
        else 
            pixels_126_address0 <= "X";
        end if; 
    end process;


    pixels_126_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_126_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_126_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_126_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_126_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_ce0;
        else 
            pixels_126_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_126_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_126_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_126_we0;
        else 
            pixels_126_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_127_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_127_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_127_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_127_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_127_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_address0;
        else 
            pixels_127_address0 <= "X";
        end if; 
    end process;


    pixels_127_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_127_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_127_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_127_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_127_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_ce0;
        else 
            pixels_127_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_127_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_127_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_127_we0;
        else 
            pixels_127_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_128_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_128_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_128_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_128_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_128_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_address0;
        else 
            pixels_128_address0 <= "X";
        end if; 
    end process;


    pixels_128_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_128_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_128_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_128_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_128_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_ce0;
        else 
            pixels_128_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_128_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_128_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_128_we0;
        else 
            pixels_128_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_129_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_129_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_129_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_129_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_129_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_address0;
        else 
            pixels_129_address0 <= "X";
        end if; 
    end process;


    pixels_129_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_129_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_129_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_129_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_129_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_ce0;
        else 
            pixels_129_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_129_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_129_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_129_we0;
        else 
            pixels_129_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_12_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_12_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_12_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_12_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_address0;
        else 
            pixels_12_address0 <= "X";
        end if; 
    end process;


    pixels_12_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_12_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_12_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_12_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_ce0;
        else 
            pixels_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_12_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_12_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_12_we0;
        else 
            pixels_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_130_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_130_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_130_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_130_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_130_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_address0;
        else 
            pixels_130_address0 <= "X";
        end if; 
    end process;


    pixels_130_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_130_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_130_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_130_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_130_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_ce0;
        else 
            pixels_130_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_130_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_130_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_130_we0;
        else 
            pixels_130_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_131_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_131_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_131_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_131_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_131_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_address0;
        else 
            pixels_131_address0 <= "X";
        end if; 
    end process;


    pixels_131_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_131_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_131_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_131_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_131_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_ce0;
        else 
            pixels_131_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_131_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_131_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_131_we0;
        else 
            pixels_131_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_132_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_132_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_132_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_132_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_132_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_address0;
        else 
            pixels_132_address0 <= "X";
        end if; 
    end process;


    pixels_132_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_132_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_132_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_132_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_132_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_ce0;
        else 
            pixels_132_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_132_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_132_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_132_we0;
        else 
            pixels_132_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_133_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_133_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_133_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_133_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_133_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_address0;
        else 
            pixels_133_address0 <= "X";
        end if; 
    end process;


    pixels_133_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_133_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_133_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_133_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_133_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_ce0;
        else 
            pixels_133_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_133_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_133_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_133_we0;
        else 
            pixels_133_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_134_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_134_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_134_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_134_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_134_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_address0;
        else 
            pixels_134_address0 <= "X";
        end if; 
    end process;


    pixels_134_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_134_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_134_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_134_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_134_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_ce0;
        else 
            pixels_134_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_134_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_134_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_134_we0;
        else 
            pixels_134_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_135_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_135_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_135_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_135_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_135_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_address0;
        else 
            pixels_135_address0 <= "X";
        end if; 
    end process;


    pixels_135_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_135_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_135_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_135_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_135_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_ce0;
        else 
            pixels_135_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_135_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_135_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_135_we0;
        else 
            pixels_135_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_136_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_136_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_136_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_136_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_136_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_address0;
        else 
            pixels_136_address0 <= "X";
        end if; 
    end process;


    pixels_136_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_136_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_136_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_136_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_136_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_ce0;
        else 
            pixels_136_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_136_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_136_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_136_we0;
        else 
            pixels_136_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_137_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_137_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_137_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_137_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_137_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_address0;
        else 
            pixels_137_address0 <= "X";
        end if; 
    end process;


    pixels_137_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_137_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_137_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_137_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_137_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_ce0;
        else 
            pixels_137_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_137_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_137_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_137_we0;
        else 
            pixels_137_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_138_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_138_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_138_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_138_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_138_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_address0;
        else 
            pixels_138_address0 <= "X";
        end if; 
    end process;


    pixels_138_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_138_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_138_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_138_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_138_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_ce0;
        else 
            pixels_138_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_138_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_138_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_138_we0;
        else 
            pixels_138_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_139_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_139_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_139_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_139_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_139_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_address0;
        else 
            pixels_139_address0 <= "X";
        end if; 
    end process;


    pixels_139_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_139_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_139_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_139_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_139_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_ce0;
        else 
            pixels_139_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_139_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_139_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_139_we0;
        else 
            pixels_139_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_13_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_13_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_13_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_13_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_address0;
        else 
            pixels_13_address0 <= "X";
        end if; 
    end process;


    pixels_13_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_13_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_13_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_13_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_ce0;
        else 
            pixels_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_13_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_13_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_13_we0;
        else 
            pixels_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_140_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_140_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_140_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_140_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_140_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_address0;
        else 
            pixels_140_address0 <= "X";
        end if; 
    end process;


    pixels_140_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_140_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_140_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_140_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_140_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_ce0;
        else 
            pixels_140_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_140_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_140_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_140_we0;
        else 
            pixels_140_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_141_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_141_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_141_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_141_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_141_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_address0;
        else 
            pixels_141_address0 <= "X";
        end if; 
    end process;


    pixels_141_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_141_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_141_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_141_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_141_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_ce0;
        else 
            pixels_141_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_141_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_141_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_141_we0;
        else 
            pixels_141_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_142_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_142_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_142_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_142_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_142_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_address0;
        else 
            pixels_142_address0 <= "X";
        end if; 
    end process;


    pixels_142_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_142_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_142_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_142_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_142_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_ce0;
        else 
            pixels_142_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_142_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_142_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_142_we0;
        else 
            pixels_142_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_143_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_143_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_143_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_143_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_143_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_address0;
        else 
            pixels_143_address0 <= "X";
        end if; 
    end process;


    pixels_143_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_143_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_143_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_143_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_143_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_ce0;
        else 
            pixels_143_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_143_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_143_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_143_we0;
        else 
            pixels_143_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_144_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_144_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_144_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_144_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_144_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_address0;
        else 
            pixels_144_address0 <= "X";
        end if; 
    end process;


    pixels_144_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_144_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_144_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_144_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_144_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_ce0;
        else 
            pixels_144_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_144_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_144_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_144_we0;
        else 
            pixels_144_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_145_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_145_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_145_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_145_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_145_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_address0;
        else 
            pixels_145_address0 <= "X";
        end if; 
    end process;


    pixels_145_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_145_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_145_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_145_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_145_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_ce0;
        else 
            pixels_145_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_145_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_145_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_145_we0;
        else 
            pixels_145_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_146_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_146_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_146_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_146_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_146_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_address0;
        else 
            pixels_146_address0 <= "X";
        end if; 
    end process;


    pixels_146_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_146_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_146_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_146_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_146_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_ce0;
        else 
            pixels_146_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_146_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_146_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_146_we0;
        else 
            pixels_146_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_147_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_147_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_147_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_147_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_147_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_address0;
        else 
            pixels_147_address0 <= "X";
        end if; 
    end process;


    pixels_147_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_147_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_147_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_147_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_147_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_ce0;
        else 
            pixels_147_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_147_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_147_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_147_we0;
        else 
            pixels_147_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_148_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_148_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_148_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_148_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_148_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_address0;
        else 
            pixels_148_address0 <= "X";
        end if; 
    end process;


    pixels_148_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_148_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_148_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_148_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_148_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_ce0;
        else 
            pixels_148_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_148_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_148_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_148_we0;
        else 
            pixels_148_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_149_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_149_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_149_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_149_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_149_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_address0;
        else 
            pixels_149_address0 <= "X";
        end if; 
    end process;


    pixels_149_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_149_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_149_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_149_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_149_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_ce0;
        else 
            pixels_149_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_149_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_149_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_149_we0;
        else 
            pixels_149_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_14_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_14_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_14_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_14_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_address0;
        else 
            pixels_14_address0 <= "X";
        end if; 
    end process;


    pixels_14_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_14_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_14_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_14_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_ce0;
        else 
            pixels_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_14_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_14_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_14_we0;
        else 
            pixels_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_150_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_150_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_150_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_150_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_150_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_address0;
        else 
            pixels_150_address0 <= "X";
        end if; 
    end process;


    pixels_150_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_150_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_150_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_150_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_150_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_ce0;
        else 
            pixels_150_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_150_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_150_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_150_we0;
        else 
            pixels_150_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_151_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_151_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_151_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_151_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_151_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_address0;
        else 
            pixels_151_address0 <= "X";
        end if; 
    end process;


    pixels_151_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_151_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_151_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_151_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_151_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_ce0;
        else 
            pixels_151_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_151_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_151_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_151_we0;
        else 
            pixels_151_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_152_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_152_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_152_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_152_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_152_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_address0;
        else 
            pixels_152_address0 <= "X";
        end if; 
    end process;


    pixels_152_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_152_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_152_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_152_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_152_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_ce0;
        else 
            pixels_152_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_152_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_152_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_152_we0;
        else 
            pixels_152_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_153_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_153_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_153_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_153_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_153_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_address0;
        else 
            pixels_153_address0 <= "X";
        end if; 
    end process;


    pixels_153_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_153_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_153_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_153_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_153_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_ce0;
        else 
            pixels_153_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_153_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_153_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_153_we0;
        else 
            pixels_153_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_154_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_154_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_154_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_154_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_154_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_address0;
        else 
            pixels_154_address0 <= "X";
        end if; 
    end process;


    pixels_154_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_154_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_154_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_154_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_154_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_ce0;
        else 
            pixels_154_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_154_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_154_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_154_we0;
        else 
            pixels_154_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_155_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_155_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_155_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_155_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_155_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_address0;
        else 
            pixels_155_address0 <= "X";
        end if; 
    end process;


    pixels_155_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_155_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_155_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_155_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_155_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_ce0;
        else 
            pixels_155_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_155_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_155_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_155_we0;
        else 
            pixels_155_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_156_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_156_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_156_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_156_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_156_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_address0;
        else 
            pixels_156_address0 <= "X";
        end if; 
    end process;


    pixels_156_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_156_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_156_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_156_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_156_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_ce0;
        else 
            pixels_156_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_156_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_156_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_156_we0;
        else 
            pixels_156_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_157_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_157_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_157_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_157_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_157_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_address0;
        else 
            pixels_157_address0 <= "X";
        end if; 
    end process;


    pixels_157_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_157_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_157_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_157_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_157_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_ce0;
        else 
            pixels_157_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_157_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_157_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_157_we0;
        else 
            pixels_157_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_158_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_158_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_158_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_158_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_158_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_address0;
        else 
            pixels_158_address0 <= "X";
        end if; 
    end process;


    pixels_158_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_158_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_158_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_158_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_158_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_ce0;
        else 
            pixels_158_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_158_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_158_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_158_we0;
        else 
            pixels_158_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_159_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_159_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_159_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_159_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_159_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_address0;
        else 
            pixels_159_address0 <= "X";
        end if; 
    end process;


    pixels_159_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_159_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_159_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_159_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_159_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_ce0;
        else 
            pixels_159_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_159_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_159_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_159_we0;
        else 
            pixels_159_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_15_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_15_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_15_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_15_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_address0;
        else 
            pixels_15_address0 <= "X";
        end if; 
    end process;


    pixels_15_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_15_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_15_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_15_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_ce0;
        else 
            pixels_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_15_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_15_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_15_we0;
        else 
            pixels_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_160_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_160_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_160_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_160_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_160_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_address0;
        else 
            pixels_160_address0 <= "X";
        end if; 
    end process;


    pixels_160_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_160_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_160_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_160_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_160_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_ce0;
        else 
            pixels_160_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_160_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_160_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_160_we0;
        else 
            pixels_160_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_161_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_161_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_161_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_161_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_161_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_address0;
        else 
            pixels_161_address0 <= "X";
        end if; 
    end process;


    pixels_161_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_161_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_161_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_161_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_161_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_ce0;
        else 
            pixels_161_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_161_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_161_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_161_we0;
        else 
            pixels_161_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_162_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_162_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_162_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_162_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_162_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_address0;
        else 
            pixels_162_address0 <= "X";
        end if; 
    end process;


    pixels_162_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_162_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_162_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_162_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_162_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_ce0;
        else 
            pixels_162_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_162_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_162_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_162_we0;
        else 
            pixels_162_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_163_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_163_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_163_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_163_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_163_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_address0;
        else 
            pixels_163_address0 <= "X";
        end if; 
    end process;


    pixels_163_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_163_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_163_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_163_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_163_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_ce0;
        else 
            pixels_163_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_163_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_163_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_163_we0;
        else 
            pixels_163_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_164_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_164_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_164_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_164_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_164_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_address0;
        else 
            pixels_164_address0 <= "X";
        end if; 
    end process;


    pixels_164_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_164_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_164_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_164_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_164_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_ce0;
        else 
            pixels_164_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_164_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_164_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_164_we0;
        else 
            pixels_164_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_165_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_165_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_165_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_165_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_165_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_address0;
        else 
            pixels_165_address0 <= "X";
        end if; 
    end process;


    pixels_165_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_165_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_165_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_165_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_165_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_ce0;
        else 
            pixels_165_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_165_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_165_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_165_we0;
        else 
            pixels_165_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_166_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_166_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_166_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_166_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_166_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_address0;
        else 
            pixels_166_address0 <= "X";
        end if; 
    end process;


    pixels_166_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_166_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_166_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_166_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_166_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_ce0;
        else 
            pixels_166_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_166_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_166_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_166_we0;
        else 
            pixels_166_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_167_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_167_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_167_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_167_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_167_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_address0;
        else 
            pixels_167_address0 <= "X";
        end if; 
    end process;


    pixels_167_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_167_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_167_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_167_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_167_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_ce0;
        else 
            pixels_167_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_167_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_167_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_167_we0;
        else 
            pixels_167_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_168_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_168_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_168_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_168_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_168_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_address0;
        else 
            pixels_168_address0 <= "X";
        end if; 
    end process;


    pixels_168_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_168_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_168_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_168_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_168_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_ce0;
        else 
            pixels_168_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_168_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_168_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_168_we0;
        else 
            pixels_168_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_169_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_169_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_169_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_169_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_169_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_address0;
        else 
            pixels_169_address0 <= "X";
        end if; 
    end process;


    pixels_169_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_169_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_169_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_169_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_169_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_ce0;
        else 
            pixels_169_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_169_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_169_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_169_we0;
        else 
            pixels_169_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_16_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_16_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_16_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_16_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_address0;
        else 
            pixels_16_address0 <= "X";
        end if; 
    end process;


    pixels_16_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_16_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_16_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_16_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_ce0;
        else 
            pixels_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_16_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_16_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_16_we0;
        else 
            pixels_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_170_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_170_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_170_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_170_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_170_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_address0;
        else 
            pixels_170_address0 <= "X";
        end if; 
    end process;


    pixels_170_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_170_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_170_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_170_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_170_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_ce0;
        else 
            pixels_170_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_170_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_170_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_170_we0;
        else 
            pixels_170_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_171_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_171_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_171_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_171_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_171_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_address0;
        else 
            pixels_171_address0 <= "X";
        end if; 
    end process;


    pixels_171_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_171_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_171_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_171_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_171_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_ce0;
        else 
            pixels_171_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_171_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_171_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_171_we0;
        else 
            pixels_171_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_172_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_172_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_172_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_172_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_172_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_address0;
        else 
            pixels_172_address0 <= "X";
        end if; 
    end process;


    pixels_172_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_172_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_172_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_172_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_172_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_ce0;
        else 
            pixels_172_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_172_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_172_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_172_we0;
        else 
            pixels_172_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_173_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_173_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_173_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_173_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_173_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_address0;
        else 
            pixels_173_address0 <= "X";
        end if; 
    end process;


    pixels_173_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_173_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_173_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_173_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_173_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_ce0;
        else 
            pixels_173_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_173_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_173_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_173_we0;
        else 
            pixels_173_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_174_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_174_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_174_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_174_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_174_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_address0;
        else 
            pixels_174_address0 <= "X";
        end if; 
    end process;


    pixels_174_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_174_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_174_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_174_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_174_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_ce0;
        else 
            pixels_174_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_174_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_174_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_174_we0;
        else 
            pixels_174_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_175_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_175_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_175_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_175_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_175_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_address0;
        else 
            pixels_175_address0 <= "X";
        end if; 
    end process;


    pixels_175_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_175_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_175_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_175_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_175_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_ce0;
        else 
            pixels_175_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_175_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_175_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_175_we0;
        else 
            pixels_175_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_176_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_176_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_176_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_176_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_176_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_address0;
        else 
            pixels_176_address0 <= "X";
        end if; 
    end process;


    pixels_176_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_176_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_176_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_176_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_176_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_ce0;
        else 
            pixels_176_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_176_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_176_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_176_we0;
        else 
            pixels_176_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_177_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_177_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_177_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_177_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_177_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_address0;
        else 
            pixels_177_address0 <= "X";
        end if; 
    end process;


    pixels_177_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_177_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_177_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_177_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_177_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_ce0;
        else 
            pixels_177_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_177_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_177_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_177_we0;
        else 
            pixels_177_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_178_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_178_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_178_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_178_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_178_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_address0;
        else 
            pixels_178_address0 <= "X";
        end if; 
    end process;


    pixels_178_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_178_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_178_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_178_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_178_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_ce0;
        else 
            pixels_178_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_178_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_178_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_178_we0;
        else 
            pixels_178_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_179_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_179_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_179_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_179_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_179_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_address0;
        else 
            pixels_179_address0 <= "X";
        end if; 
    end process;


    pixels_179_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_179_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_179_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_179_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_179_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_ce0;
        else 
            pixels_179_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_179_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_179_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_179_we0;
        else 
            pixels_179_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_17_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_17_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_17_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_17_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_address0;
        else 
            pixels_17_address0 <= "X";
        end if; 
    end process;


    pixels_17_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_17_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_17_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_17_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_ce0;
        else 
            pixels_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_17_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_17_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_17_we0;
        else 
            pixels_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_18_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_18_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_18_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_18_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_address0;
        else 
            pixels_18_address0 <= "X";
        end if; 
    end process;


    pixels_18_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_18_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_18_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_18_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_ce0;
        else 
            pixels_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_18_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_18_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_18_we0;
        else 
            pixels_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_19_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_19_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_19_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_19_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_address0;
        else 
            pixels_19_address0 <= "X";
        end if; 
    end process;


    pixels_19_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_19_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_19_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_19_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_ce0;
        else 
            pixels_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_19_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_19_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_19_we0;
        else 
            pixels_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_1_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_1_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_1_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_1_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_address0;
        else 
            pixels_1_address0 <= "X";
        end if; 
    end process;


    pixels_1_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_1_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_1_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_1_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_ce0;
        else 
            pixels_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_1_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_1_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_1_we0;
        else 
            pixels_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_20_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_20_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_20_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_20_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_address0;
        else 
            pixels_20_address0 <= "X";
        end if; 
    end process;


    pixels_20_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_20_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_20_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_20_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_ce0;
        else 
            pixels_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_20_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_20_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_20_we0;
        else 
            pixels_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_21_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_21_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_21_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_21_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_address0;
        else 
            pixels_21_address0 <= "X";
        end if; 
    end process;


    pixels_21_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_21_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_21_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_21_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_ce0;
        else 
            pixels_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_21_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_21_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_21_we0;
        else 
            pixels_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_22_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_22_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_22_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_22_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_address0;
        else 
            pixels_22_address0 <= "X";
        end if; 
    end process;


    pixels_22_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_22_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_22_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_22_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_ce0;
        else 
            pixels_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_22_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_22_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_22_we0;
        else 
            pixels_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_23_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_23_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_23_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_23_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_address0;
        else 
            pixels_23_address0 <= "X";
        end if; 
    end process;


    pixels_23_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_23_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_23_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_23_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_ce0;
        else 
            pixels_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_23_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_23_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_23_we0;
        else 
            pixels_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_24_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_24_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_24_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_24_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_address0;
        else 
            pixels_24_address0 <= "X";
        end if; 
    end process;


    pixels_24_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_24_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_24_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_24_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_ce0;
        else 
            pixels_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_24_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_24_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_24_we0;
        else 
            pixels_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_25_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_25_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_25_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_25_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_address0;
        else 
            pixels_25_address0 <= "X";
        end if; 
    end process;


    pixels_25_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_25_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_25_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_25_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_ce0;
        else 
            pixels_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_25_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_25_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_25_we0;
        else 
            pixels_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_26_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_26_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_26_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_26_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_address0;
        else 
            pixels_26_address0 <= "X";
        end if; 
    end process;


    pixels_26_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_26_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_26_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_26_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_ce0;
        else 
            pixels_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_26_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_26_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_26_we0;
        else 
            pixels_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_27_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_27_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_27_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_27_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_address0;
        else 
            pixels_27_address0 <= "X";
        end if; 
    end process;


    pixels_27_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_27_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_27_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_27_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_ce0;
        else 
            pixels_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_27_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_27_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_27_we0;
        else 
            pixels_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_28_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_28_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_28_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_28_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_address0;
        else 
            pixels_28_address0 <= "X";
        end if; 
    end process;


    pixels_28_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_28_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_28_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_28_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_ce0;
        else 
            pixels_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_28_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_28_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_28_we0;
        else 
            pixels_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_29_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_29_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_29_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_29_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_address0;
        else 
            pixels_29_address0 <= "X";
        end if; 
    end process;


    pixels_29_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_29_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_29_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_29_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_ce0;
        else 
            pixels_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_29_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_29_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_29_we0;
        else 
            pixels_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_2_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_2_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_2_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_2_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_address0;
        else 
            pixels_2_address0 <= "X";
        end if; 
    end process;


    pixels_2_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_2_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_2_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_2_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_ce0;
        else 
            pixels_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_2_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_2_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_2_we0;
        else 
            pixels_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_30_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_30_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_30_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_30_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_address0;
        else 
            pixels_30_address0 <= "X";
        end if; 
    end process;


    pixels_30_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_30_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_30_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_30_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_ce0;
        else 
            pixels_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_30_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_30_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_30_we0;
        else 
            pixels_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_31_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_31_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_31_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_31_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_address0;
        else 
            pixels_31_address0 <= "X";
        end if; 
    end process;


    pixels_31_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_31_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_31_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_31_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_ce0;
        else 
            pixels_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_31_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_31_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_31_we0;
        else 
            pixels_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_32_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_32_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_32_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_32_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_address0;
        else 
            pixels_32_address0 <= "X";
        end if; 
    end process;


    pixels_32_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_32_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_32_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_32_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_ce0;
        else 
            pixels_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_32_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_32_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_32_we0;
        else 
            pixels_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_33_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_33_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_33_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_33_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_address0;
        else 
            pixels_33_address0 <= "X";
        end if; 
    end process;


    pixels_33_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_33_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_33_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_33_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_ce0;
        else 
            pixels_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_33_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_33_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_33_we0;
        else 
            pixels_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_34_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_34_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_34_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_34_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_address0;
        else 
            pixels_34_address0 <= "X";
        end if; 
    end process;


    pixels_34_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_34_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_34_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_34_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_ce0;
        else 
            pixels_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_34_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_34_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_34_we0;
        else 
            pixels_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_35_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_35_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_35_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_35_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_address0;
        else 
            pixels_35_address0 <= "X";
        end if; 
    end process;


    pixels_35_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_35_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_35_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_35_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_ce0;
        else 
            pixels_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_35_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_35_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_35_we0;
        else 
            pixels_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_36_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_36_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_36_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_36_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_address0;
        else 
            pixels_36_address0 <= "X";
        end if; 
    end process;


    pixels_36_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_36_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_36_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_36_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_ce0;
        else 
            pixels_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_36_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_36_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_36_we0;
        else 
            pixels_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_37_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_37_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_37_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_37_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_address0;
        else 
            pixels_37_address0 <= "X";
        end if; 
    end process;


    pixels_37_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_37_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_37_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_37_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_ce0;
        else 
            pixels_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_37_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_37_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_37_we0;
        else 
            pixels_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_38_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_38_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_38_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_38_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_address0;
        else 
            pixels_38_address0 <= "X";
        end if; 
    end process;


    pixels_38_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_38_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_38_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_38_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_ce0;
        else 
            pixels_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_38_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_38_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_38_we0;
        else 
            pixels_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_39_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_39_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_39_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_39_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_address0;
        else 
            pixels_39_address0 <= "X";
        end if; 
    end process;


    pixels_39_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_39_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_39_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_39_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_ce0;
        else 
            pixels_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_39_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_39_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_39_we0;
        else 
            pixels_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_3_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_3_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_3_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_3_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_address0;
        else 
            pixels_3_address0 <= "X";
        end if; 
    end process;


    pixels_3_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_3_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_3_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_3_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_ce0;
        else 
            pixels_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_3_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_3_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_3_we0;
        else 
            pixels_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_40_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_40_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_40_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_40_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_address0;
        else 
            pixels_40_address0 <= "X";
        end if; 
    end process;


    pixels_40_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_40_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_40_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_40_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_ce0;
        else 
            pixels_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_40_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_40_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_40_we0;
        else 
            pixels_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_41_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_41_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_41_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_41_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_address0;
        else 
            pixels_41_address0 <= "X";
        end if; 
    end process;


    pixels_41_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_41_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_41_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_41_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_ce0;
        else 
            pixels_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_41_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_41_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_41_we0;
        else 
            pixels_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_42_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_42_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_42_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_42_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_address0;
        else 
            pixels_42_address0 <= "X";
        end if; 
    end process;


    pixels_42_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_42_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_42_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_42_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_ce0;
        else 
            pixels_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_42_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_42_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_42_we0;
        else 
            pixels_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_43_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_43_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_43_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_43_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_address0;
        else 
            pixels_43_address0 <= "X";
        end if; 
    end process;


    pixels_43_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_43_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_43_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_43_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_ce0;
        else 
            pixels_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_43_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_43_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_43_we0;
        else 
            pixels_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_44_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_44_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_44_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_44_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_address0;
        else 
            pixels_44_address0 <= "X";
        end if; 
    end process;


    pixels_44_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_44_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_44_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_44_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_ce0;
        else 
            pixels_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_44_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_44_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_44_we0;
        else 
            pixels_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_45_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_45_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_45_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_45_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_address0;
        else 
            pixels_45_address0 <= "X";
        end if; 
    end process;


    pixels_45_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_45_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_45_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_45_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_ce0;
        else 
            pixels_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_45_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_45_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_45_we0;
        else 
            pixels_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_46_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_46_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_46_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_46_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_address0;
        else 
            pixels_46_address0 <= "X";
        end if; 
    end process;


    pixels_46_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_46_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_46_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_46_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_ce0;
        else 
            pixels_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_46_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_46_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_46_we0;
        else 
            pixels_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_47_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_47_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_47_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_47_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_address0;
        else 
            pixels_47_address0 <= "X";
        end if; 
    end process;


    pixels_47_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_47_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_47_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_47_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_ce0;
        else 
            pixels_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_47_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_47_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_47_we0;
        else 
            pixels_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_48_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_48_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_48_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_48_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_address0;
        else 
            pixels_48_address0 <= "X";
        end if; 
    end process;


    pixels_48_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_48_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_48_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_48_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_ce0;
        else 
            pixels_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_48_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_48_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_48_we0;
        else 
            pixels_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_49_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_49_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_49_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_49_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_address0;
        else 
            pixels_49_address0 <= "X";
        end if; 
    end process;


    pixels_49_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_49_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_49_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_49_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_ce0;
        else 
            pixels_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_49_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_49_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_49_we0;
        else 
            pixels_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_4_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_4_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_4_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_4_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_address0;
        else 
            pixels_4_address0 <= "X";
        end if; 
    end process;


    pixels_4_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_4_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_4_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_4_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_ce0;
        else 
            pixels_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_4_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_4_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_4_we0;
        else 
            pixels_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_50_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_50_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_50_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_50_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_address0;
        else 
            pixels_50_address0 <= "X";
        end if; 
    end process;


    pixels_50_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_50_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_50_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_50_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_ce0;
        else 
            pixels_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_50_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_50_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_50_we0;
        else 
            pixels_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_51_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_51_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_51_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_51_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_address0;
        else 
            pixels_51_address0 <= "X";
        end if; 
    end process;


    pixels_51_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_51_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_51_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_51_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_ce0;
        else 
            pixels_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_51_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_51_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_51_we0;
        else 
            pixels_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_52_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_52_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_52_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_52_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_address0;
        else 
            pixels_52_address0 <= "X";
        end if; 
    end process;


    pixels_52_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_52_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_52_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_52_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_ce0;
        else 
            pixels_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_52_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_52_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_52_we0;
        else 
            pixels_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_53_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_53_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_53_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_53_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_address0;
        else 
            pixels_53_address0 <= "X";
        end if; 
    end process;


    pixels_53_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_53_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_53_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_53_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_ce0;
        else 
            pixels_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_53_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_53_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_53_we0;
        else 
            pixels_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_54_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_54_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_54_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_54_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_address0;
        else 
            pixels_54_address0 <= "X";
        end if; 
    end process;


    pixels_54_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_54_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_54_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_54_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_ce0;
        else 
            pixels_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_54_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_54_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_54_we0;
        else 
            pixels_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_55_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_55_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_55_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_55_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_address0;
        else 
            pixels_55_address0 <= "X";
        end if; 
    end process;


    pixels_55_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_55_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_55_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_55_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_ce0;
        else 
            pixels_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_55_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_55_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_55_we0;
        else 
            pixels_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_56_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_56_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_56_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_56_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_address0;
        else 
            pixels_56_address0 <= "X";
        end if; 
    end process;


    pixels_56_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_56_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_56_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_56_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_ce0;
        else 
            pixels_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_56_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_56_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_56_we0;
        else 
            pixels_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_57_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_57_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_57_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_57_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_address0;
        else 
            pixels_57_address0 <= "X";
        end if; 
    end process;


    pixels_57_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_57_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_57_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_57_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_ce0;
        else 
            pixels_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_57_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_57_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_57_we0;
        else 
            pixels_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_58_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_58_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_58_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_58_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_address0;
        else 
            pixels_58_address0 <= "X";
        end if; 
    end process;


    pixels_58_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_58_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_58_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_58_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_ce0;
        else 
            pixels_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_58_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_58_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_58_we0;
        else 
            pixels_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_59_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_59_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_59_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_59_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_address0;
        else 
            pixels_59_address0 <= "X";
        end if; 
    end process;


    pixels_59_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_59_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_59_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_59_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_ce0;
        else 
            pixels_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_59_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_59_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_59_we0;
        else 
            pixels_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_5_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_5_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_5_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_5_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_address0;
        else 
            pixels_5_address0 <= "X";
        end if; 
    end process;


    pixels_5_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_5_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_5_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_5_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_ce0;
        else 
            pixels_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_5_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_5_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_5_we0;
        else 
            pixels_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_60_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_60_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_60_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_60_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_address0;
        else 
            pixels_60_address0 <= "X";
        end if; 
    end process;


    pixels_60_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_60_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_60_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_60_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_ce0;
        else 
            pixels_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_60_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_60_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_60_we0;
        else 
            pixels_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_61_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_61_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_61_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_61_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_address0;
        else 
            pixels_61_address0 <= "X";
        end if; 
    end process;


    pixels_61_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_61_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_61_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_61_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_ce0;
        else 
            pixels_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_61_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_61_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_61_we0;
        else 
            pixels_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_62_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_62_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_62_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_62_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_address0;
        else 
            pixels_62_address0 <= "X";
        end if; 
    end process;


    pixels_62_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_62_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_62_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_62_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_ce0;
        else 
            pixels_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_62_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_62_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_62_we0;
        else 
            pixels_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_63_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_63_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_63_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_63_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_address0;
        else 
            pixels_63_address0 <= "X";
        end if; 
    end process;


    pixels_63_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_63_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_63_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_63_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_ce0;
        else 
            pixels_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_63_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_63_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_63_we0;
        else 
            pixels_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_64_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_64_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_64_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_64_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_address0;
        else 
            pixels_64_address0 <= "X";
        end if; 
    end process;


    pixels_64_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_64_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_64_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_64_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_ce0;
        else 
            pixels_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_64_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_64_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_64_we0;
        else 
            pixels_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_65_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_65_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_65_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_65_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_65_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_address0;
        else 
            pixels_65_address0 <= "X";
        end if; 
    end process;


    pixels_65_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_65_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_65_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_65_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_65_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_ce0;
        else 
            pixels_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_65_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_65_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_65_we0;
        else 
            pixels_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_66_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_66_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_66_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_66_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_66_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_address0;
        else 
            pixels_66_address0 <= "X";
        end if; 
    end process;


    pixels_66_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_66_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_66_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_66_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_66_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_ce0;
        else 
            pixels_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_66_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_66_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_66_we0;
        else 
            pixels_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_67_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_67_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_67_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_67_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_67_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_address0;
        else 
            pixels_67_address0 <= "X";
        end if; 
    end process;


    pixels_67_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_67_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_67_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_67_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_67_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_ce0;
        else 
            pixels_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_67_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_67_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_67_we0;
        else 
            pixels_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_68_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_68_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_68_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_68_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_68_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_address0;
        else 
            pixels_68_address0 <= "X";
        end if; 
    end process;


    pixels_68_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_68_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_68_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_68_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_68_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_ce0;
        else 
            pixels_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_68_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_68_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_68_we0;
        else 
            pixels_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_69_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_69_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_69_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_69_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_69_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_address0;
        else 
            pixels_69_address0 <= "X";
        end if; 
    end process;


    pixels_69_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_69_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_69_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_69_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_69_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_ce0;
        else 
            pixels_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_69_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_69_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_69_we0;
        else 
            pixels_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_6_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_6_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_6_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_6_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_address0;
        else 
            pixels_6_address0 <= "X";
        end if; 
    end process;


    pixels_6_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_6_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_6_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_6_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_ce0;
        else 
            pixels_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_6_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_6_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_6_we0;
        else 
            pixels_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_70_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_70_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_70_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_70_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_70_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_address0;
        else 
            pixels_70_address0 <= "X";
        end if; 
    end process;


    pixels_70_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_70_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_70_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_70_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_70_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_ce0;
        else 
            pixels_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_70_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_70_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_70_we0;
        else 
            pixels_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_71_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_71_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_71_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_71_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_71_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_address0;
        else 
            pixels_71_address0 <= "X";
        end if; 
    end process;


    pixels_71_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_71_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_71_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_71_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_71_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_ce0;
        else 
            pixels_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_71_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_71_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_71_we0;
        else 
            pixels_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_72_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_72_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_72_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_72_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_72_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_address0;
        else 
            pixels_72_address0 <= "X";
        end if; 
    end process;


    pixels_72_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_72_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_72_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_72_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_72_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_ce0;
        else 
            pixels_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_72_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_72_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_72_we0;
        else 
            pixels_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_73_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_73_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_73_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_73_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_73_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_address0;
        else 
            pixels_73_address0 <= "X";
        end if; 
    end process;


    pixels_73_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_73_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_73_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_73_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_73_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_ce0;
        else 
            pixels_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_73_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_73_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_73_we0;
        else 
            pixels_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_74_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_74_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_74_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_74_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_74_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_address0;
        else 
            pixels_74_address0 <= "X";
        end if; 
    end process;


    pixels_74_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_74_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_74_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_74_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_74_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_ce0;
        else 
            pixels_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_74_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_74_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_74_we0;
        else 
            pixels_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_75_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_75_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_75_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_75_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_75_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_address0;
        else 
            pixels_75_address0 <= "X";
        end if; 
    end process;


    pixels_75_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_75_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_75_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_75_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_75_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_ce0;
        else 
            pixels_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_75_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_75_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_75_we0;
        else 
            pixels_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_76_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_76_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_76_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_76_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_76_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_address0;
        else 
            pixels_76_address0 <= "X";
        end if; 
    end process;


    pixels_76_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_76_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_76_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_76_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_76_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_ce0;
        else 
            pixels_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_76_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_76_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_76_we0;
        else 
            pixels_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_77_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_77_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_77_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_77_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_77_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_address0;
        else 
            pixels_77_address0 <= "X";
        end if; 
    end process;


    pixels_77_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_77_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_77_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_77_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_77_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_ce0;
        else 
            pixels_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_77_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_77_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_77_we0;
        else 
            pixels_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_78_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_78_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_78_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_78_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_address0;
        else 
            pixels_78_address0 <= "X";
        end if; 
    end process;


    pixels_78_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_78_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_78_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_78_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_ce0;
        else 
            pixels_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_78_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_78_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_78_we0;
        else 
            pixels_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_79_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_79_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_79_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_79_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_79_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_address0;
        else 
            pixels_79_address0 <= "X";
        end if; 
    end process;


    pixels_79_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_79_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_79_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_79_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_79_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_ce0;
        else 
            pixels_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_79_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_79_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_79_we0;
        else 
            pixels_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_7_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_7_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_7_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_7_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_address0;
        else 
            pixels_7_address0 <= "X";
        end if; 
    end process;


    pixels_7_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_7_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_7_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_7_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_ce0;
        else 
            pixels_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_7_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_7_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_7_we0;
        else 
            pixels_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_80_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_80_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_80_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_80_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_80_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_address0;
        else 
            pixels_80_address0 <= "X";
        end if; 
    end process;


    pixels_80_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_80_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_80_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_80_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_80_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_ce0;
        else 
            pixels_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_80_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_80_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_80_we0;
        else 
            pixels_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_81_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_81_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_81_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_81_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_81_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_address0;
        else 
            pixels_81_address0 <= "X";
        end if; 
    end process;


    pixels_81_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_81_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_81_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_81_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_81_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_ce0;
        else 
            pixels_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_81_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_81_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_81_we0;
        else 
            pixels_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_82_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_82_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_82_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_82_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_82_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_address0;
        else 
            pixels_82_address0 <= "X";
        end if; 
    end process;


    pixels_82_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_82_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_82_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_82_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_82_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_ce0;
        else 
            pixels_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_82_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_82_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_82_we0;
        else 
            pixels_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_83_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_83_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_83_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_83_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_83_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_address0;
        else 
            pixels_83_address0 <= "X";
        end if; 
    end process;


    pixels_83_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_83_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_83_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_83_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_83_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_ce0;
        else 
            pixels_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_83_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_83_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_83_we0;
        else 
            pixels_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_84_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_84_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_84_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_84_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_84_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_address0;
        else 
            pixels_84_address0 <= "X";
        end if; 
    end process;


    pixels_84_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_84_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_84_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_84_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_84_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_ce0;
        else 
            pixels_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_84_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_84_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_84_we0;
        else 
            pixels_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_85_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_85_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_85_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_85_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_85_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_address0;
        else 
            pixels_85_address0 <= "X";
        end if; 
    end process;


    pixels_85_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_85_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_85_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_85_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_85_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_ce0;
        else 
            pixels_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_85_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_85_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_85_we0;
        else 
            pixels_85_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_86_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_86_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_86_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_86_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_86_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_address0;
        else 
            pixels_86_address0 <= "X";
        end if; 
    end process;


    pixels_86_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_86_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_86_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_86_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_86_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_ce0;
        else 
            pixels_86_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_86_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_86_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_86_we0;
        else 
            pixels_86_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_87_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_87_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_87_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_87_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_87_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_address0;
        else 
            pixels_87_address0 <= "X";
        end if; 
    end process;


    pixels_87_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_87_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_87_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_87_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_87_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_ce0;
        else 
            pixels_87_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_87_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_87_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_87_we0;
        else 
            pixels_87_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_88_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_88_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_88_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_88_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_88_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_address0;
        else 
            pixels_88_address0 <= "X";
        end if; 
    end process;


    pixels_88_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_88_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_88_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_88_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_88_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_ce0;
        else 
            pixels_88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_88_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_88_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_88_we0;
        else 
            pixels_88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_89_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_89_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_89_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_89_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_89_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_address0;
        else 
            pixels_89_address0 <= "X";
        end if; 
    end process;


    pixels_89_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_89_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_89_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_89_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_89_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_ce0;
        else 
            pixels_89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_89_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_89_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_89_we0;
        else 
            pixels_89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_8_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_8_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_8_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_8_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_address0;
        else 
            pixels_8_address0 <= "X";
        end if; 
    end process;


    pixels_8_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_8_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_8_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_8_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_ce0;
        else 
            pixels_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_8_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_8_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_8_we0;
        else 
            pixels_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_90_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_90_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_90_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_90_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_90_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_address0;
        else 
            pixels_90_address0 <= "X";
        end if; 
    end process;


    pixels_90_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_90_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_90_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_90_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_90_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_ce0;
        else 
            pixels_90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_90_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_90_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_90_we0;
        else 
            pixels_90_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_91_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_91_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_91_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_91_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_91_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_address0;
        else 
            pixels_91_address0 <= "X";
        end if; 
    end process;


    pixels_91_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_91_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_91_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_91_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_91_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_ce0;
        else 
            pixels_91_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_91_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_91_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_91_we0;
        else 
            pixels_91_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_92_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_92_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_92_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_92_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_92_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_address0;
        else 
            pixels_92_address0 <= "X";
        end if; 
    end process;


    pixels_92_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_92_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_92_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_92_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_92_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_ce0;
        else 
            pixels_92_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_92_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_92_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_92_we0;
        else 
            pixels_92_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_93_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_93_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_93_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_93_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_93_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_address0;
        else 
            pixels_93_address0 <= "X";
        end if; 
    end process;


    pixels_93_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_93_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_93_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_93_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_93_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_ce0;
        else 
            pixels_93_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_93_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_93_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_93_we0;
        else 
            pixels_93_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_94_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_94_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_94_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_94_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_94_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_address0;
        else 
            pixels_94_address0 <= "X";
        end if; 
    end process;


    pixels_94_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_94_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_94_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_94_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_94_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_ce0;
        else 
            pixels_94_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_94_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_94_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_94_we0;
        else 
            pixels_94_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_95_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_95_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_95_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_95_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_address0;
        else 
            pixels_95_address0 <= "X";
        end if; 
    end process;


    pixels_95_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_95_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_95_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_95_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_ce0;
        else 
            pixels_95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_95_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_95_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_95_we0;
        else 
            pixels_95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_96_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_96_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_96_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_96_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_96_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_address0;
        else 
            pixels_96_address0 <= "X";
        end if; 
    end process;


    pixels_96_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_96_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_96_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_96_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_96_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_ce0;
        else 
            pixels_96_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_96_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_96_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_96_we0;
        else 
            pixels_96_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_97_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_97_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_97_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_97_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_97_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_address0;
        else 
            pixels_97_address0 <= "X";
        end if; 
    end process;


    pixels_97_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_97_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_97_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_97_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_97_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_ce0;
        else 
            pixels_97_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_97_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_97_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_97_we0;
        else 
            pixels_97_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_98_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_98_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_98_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_98_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_98_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_address0;
        else 
            pixels_98_address0 <= "X";
        end if; 
    end process;


    pixels_98_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_98_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_98_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_98_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_98_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_ce0;
        else 
            pixels_98_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_98_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_98_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_98_we0;
        else 
            pixels_98_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_99_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_99_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_99_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_99_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_99_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_address0;
        else 
            pixels_99_address0 <= "X";
        end if; 
    end process;


    pixels_99_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_99_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_99_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_99_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_99_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_ce0;
        else 
            pixels_99_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_99_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_99_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_99_we0;
        else 
            pixels_99_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_9_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_9_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_9_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_9_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_address0;
        else 
            pixels_9_address0 <= "X";
        end if; 
    end process;


    pixels_9_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_9_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_9_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_9_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_ce0;
        else 
            pixels_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_9_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_9_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_9_we0;
        else 
            pixels_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_address0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_address0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_address0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_address0;
        else 
            pixels_address0 <= "X";
        end if; 
    end process;


    pixels_ce0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_ce0, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_ce0, ap_CS_fsm_state95, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            pixels_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056_pixels_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_ce0;
        else 
            pixels_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pixels_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_we0, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            pixels_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672_pixels_we0;
        else 
            pixels_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_pixel_V_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state88, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_address0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            ref_pixel_V_address0 <= ap_const_lv64_B3(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            ref_pixel_V_address0 <= ap_const_lv64_B1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            ref_pixel_V_address0 <= ap_const_lv64_AF(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state90)) then 
            ref_pixel_V_address0 <= ap_const_lv64_AD(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            ref_pixel_V_address0 <= ap_const_lv64_AB(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A9(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A7(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A5(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A3(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            ref_pixel_V_address0 <= ap_const_lv64_9F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            ref_pixel_V_address0 <= ap_const_lv64_9D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            ref_pixel_V_address0 <= ap_const_lv64_9B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            ref_pixel_V_address0 <= ap_const_lv64_99(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            ref_pixel_V_address0 <= ap_const_lv64_97(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            ref_pixel_V_address0 <= ap_const_lv64_95(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            ref_pixel_V_address0 <= ap_const_lv64_93(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            ref_pixel_V_address0 <= ap_const_lv64_91(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            ref_pixel_V_address0 <= ap_const_lv64_8F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            ref_pixel_V_address0 <= ap_const_lv64_8D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            ref_pixel_V_address0 <= ap_const_lv64_8B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            ref_pixel_V_address0 <= ap_const_lv64_89(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            ref_pixel_V_address0 <= ap_const_lv64_87(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            ref_pixel_V_address0 <= ap_const_lv64_85(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            ref_pixel_V_address0 <= ap_const_lv64_83(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            ref_pixel_V_address0 <= ap_const_lv64_81(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            ref_pixel_V_address0 <= ap_const_lv64_7F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            ref_pixel_V_address0 <= ap_const_lv64_7D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            ref_pixel_V_address0 <= ap_const_lv64_7B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ref_pixel_V_address0 <= ap_const_lv64_79(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            ref_pixel_V_address0 <= ap_const_lv64_77(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ref_pixel_V_address0 <= ap_const_lv64_75(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            ref_pixel_V_address0 <= ap_const_lv64_73(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            ref_pixel_V_address0 <= ap_const_lv64_71(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            ref_pixel_V_address0 <= ap_const_lv64_6F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            ref_pixel_V_address0 <= ap_const_lv64_6D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            ref_pixel_V_address0 <= ap_const_lv64_6B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            ref_pixel_V_address0 <= ap_const_lv64_69(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            ref_pixel_V_address0 <= ap_const_lv64_67(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            ref_pixel_V_address0 <= ap_const_lv64_65(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ref_pixel_V_address0 <= ap_const_lv64_63(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            ref_pixel_V_address0 <= ap_const_lv64_61(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ref_pixel_V_address0 <= ap_const_lv64_5F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            ref_pixel_V_address0 <= ap_const_lv64_5D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            ref_pixel_V_address0 <= ap_const_lv64_5B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ref_pixel_V_address0 <= ap_const_lv64_59(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            ref_pixel_V_address0 <= ap_const_lv64_57(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            ref_pixel_V_address0 <= ap_const_lv64_55(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            ref_pixel_V_address0 <= ap_const_lv64_53(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            ref_pixel_V_address0 <= ap_const_lv64_51(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            ref_pixel_V_address0 <= ap_const_lv64_4F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ref_pixel_V_address0 <= ap_const_lv64_4D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ref_pixel_V_address0 <= ap_const_lv64_4B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ref_pixel_V_address0 <= ap_const_lv64_49(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            ref_pixel_V_address0 <= ap_const_lv64_47(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            ref_pixel_V_address0 <= ap_const_lv64_45(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            ref_pixel_V_address0 <= ap_const_lv64_43(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            ref_pixel_V_address0 <= ap_const_lv64_41(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ref_pixel_V_address0 <= ap_const_lv64_3F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            ref_pixel_V_address0 <= ap_const_lv64_3D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            ref_pixel_V_address0 <= ap_const_lv64_3B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ref_pixel_V_address0 <= ap_const_lv64_39(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ref_pixel_V_address0 <= ap_const_lv64_37(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            ref_pixel_V_address0 <= ap_const_lv64_35(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ref_pixel_V_address0 <= ap_const_lv64_33(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ref_pixel_V_address0 <= ap_const_lv64_31(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ref_pixel_V_address0 <= ap_const_lv64_2F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ref_pixel_V_address0 <= ap_const_lv64_2D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            ref_pixel_V_address0 <= ap_const_lv64_2B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ref_pixel_V_address0 <= ap_const_lv64_29(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ref_pixel_V_address0 <= ap_const_lv64_27(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ref_pixel_V_address0 <= ap_const_lv64_25(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ref_pixel_V_address0 <= ap_const_lv64_23(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ref_pixel_V_address0 <= ap_const_lv64_21(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ref_pixel_V_address0 <= ap_const_lv64_1F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ref_pixel_V_address0 <= ap_const_lv64_1D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ref_pixel_V_address0 <= ap_const_lv64_1B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ref_pixel_V_address0 <= ap_const_lv64_19(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ref_pixel_V_address0 <= ap_const_lv64_17(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ref_pixel_V_address0 <= ap_const_lv64_15(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ref_pixel_V_address0 <= ap_const_lv64_13(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ref_pixel_V_address0 <= ap_const_lv64_11(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_pixel_V_address0 <= ap_const_lv64_F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ref_pixel_V_address0 <= ap_const_lv64_D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ref_pixel_V_address0 <= ap_const_lv64_B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ref_pixel_V_address0 <= ap_const_lv64_9(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ref_pixel_V_address0 <= ap_const_lv64_7(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ref_pixel_V_address0 <= ap_const_lv64_5(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ref_pixel_V_address0 <= ap_const_lv64_3(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ref_pixel_V_address0 <= ap_const_lv64_1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_address0;
        else 
            ref_pixel_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    ref_pixel_V_address1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state88, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_address1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            ref_pixel_V_address1 <= ap_const_lv64_B2(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            ref_pixel_V_address1 <= ap_const_lv64_B0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            ref_pixel_V_address1 <= ap_const_lv64_AE(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state90)) then 
            ref_pixel_V_address1 <= ap_const_lv64_AC(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            ref_pixel_V_address1 <= ap_const_lv64_AA(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A8(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A6(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A4(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A2(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            ref_pixel_V_address1 <= ap_const_lv64_9E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            ref_pixel_V_address1 <= ap_const_lv64_9C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            ref_pixel_V_address1 <= ap_const_lv64_9A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            ref_pixel_V_address1 <= ap_const_lv64_98(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            ref_pixel_V_address1 <= ap_const_lv64_96(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            ref_pixel_V_address1 <= ap_const_lv64_94(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            ref_pixel_V_address1 <= ap_const_lv64_92(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            ref_pixel_V_address1 <= ap_const_lv64_90(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            ref_pixel_V_address1 <= ap_const_lv64_8E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            ref_pixel_V_address1 <= ap_const_lv64_8C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            ref_pixel_V_address1 <= ap_const_lv64_8A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            ref_pixel_V_address1 <= ap_const_lv64_88(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            ref_pixel_V_address1 <= ap_const_lv64_86(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            ref_pixel_V_address1 <= ap_const_lv64_84(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            ref_pixel_V_address1 <= ap_const_lv64_82(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            ref_pixel_V_address1 <= ap_const_lv64_80(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            ref_pixel_V_address1 <= ap_const_lv64_7E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            ref_pixel_V_address1 <= ap_const_lv64_7C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            ref_pixel_V_address1 <= ap_const_lv64_7A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ref_pixel_V_address1 <= ap_const_lv64_78(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            ref_pixel_V_address1 <= ap_const_lv64_76(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ref_pixel_V_address1 <= ap_const_lv64_74(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            ref_pixel_V_address1 <= ap_const_lv64_72(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            ref_pixel_V_address1 <= ap_const_lv64_70(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            ref_pixel_V_address1 <= ap_const_lv64_6E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            ref_pixel_V_address1 <= ap_const_lv64_6C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            ref_pixel_V_address1 <= ap_const_lv64_6A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            ref_pixel_V_address1 <= ap_const_lv64_68(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            ref_pixel_V_address1 <= ap_const_lv64_66(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            ref_pixel_V_address1 <= ap_const_lv64_64(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ref_pixel_V_address1 <= ap_const_lv64_62(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            ref_pixel_V_address1 <= ap_const_lv64_60(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ref_pixel_V_address1 <= ap_const_lv64_5E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            ref_pixel_V_address1 <= ap_const_lv64_5C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            ref_pixel_V_address1 <= ap_const_lv64_5A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ref_pixel_V_address1 <= ap_const_lv64_58(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            ref_pixel_V_address1 <= ap_const_lv64_56(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            ref_pixel_V_address1 <= ap_const_lv64_54(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            ref_pixel_V_address1 <= ap_const_lv64_52(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            ref_pixel_V_address1 <= ap_const_lv64_50(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            ref_pixel_V_address1 <= ap_const_lv64_4E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ref_pixel_V_address1 <= ap_const_lv64_4C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ref_pixel_V_address1 <= ap_const_lv64_4A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ref_pixel_V_address1 <= ap_const_lv64_48(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            ref_pixel_V_address1 <= ap_const_lv64_46(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            ref_pixel_V_address1 <= ap_const_lv64_44(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            ref_pixel_V_address1 <= ap_const_lv64_42(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            ref_pixel_V_address1 <= ap_const_lv64_40(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ref_pixel_V_address1 <= ap_const_lv64_3E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            ref_pixel_V_address1 <= ap_const_lv64_3C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            ref_pixel_V_address1 <= ap_const_lv64_3A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ref_pixel_V_address1 <= ap_const_lv64_38(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ref_pixel_V_address1 <= ap_const_lv64_36(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            ref_pixel_V_address1 <= ap_const_lv64_34(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ref_pixel_V_address1 <= ap_const_lv64_32(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ref_pixel_V_address1 <= ap_const_lv64_30(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ref_pixel_V_address1 <= ap_const_lv64_2E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ref_pixel_V_address1 <= ap_const_lv64_2C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            ref_pixel_V_address1 <= ap_const_lv64_2A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ref_pixel_V_address1 <= ap_const_lv64_28(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ref_pixel_V_address1 <= ap_const_lv64_26(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ref_pixel_V_address1 <= ap_const_lv64_24(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ref_pixel_V_address1 <= ap_const_lv64_22(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ref_pixel_V_address1 <= ap_const_lv64_20(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ref_pixel_V_address1 <= ap_const_lv64_1E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ref_pixel_V_address1 <= ap_const_lv64_1C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ref_pixel_V_address1 <= ap_const_lv64_1A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ref_pixel_V_address1 <= ap_const_lv64_18(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ref_pixel_V_address1 <= ap_const_lv64_16(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ref_pixel_V_address1 <= ap_const_lv64_14(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ref_pixel_V_address1 <= ap_const_lv64_12(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ref_pixel_V_address1 <= ap_const_lv64_10(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_pixel_V_address1 <= ap_const_lv64_E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ref_pixel_V_address1 <= ap_const_lv64_C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ref_pixel_V_address1 <= ap_const_lv64_8(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ref_pixel_V_address1 <= ap_const_lv64_6(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ref_pixel_V_address1 <= ap_const_lv64_4(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ref_pixel_V_address1 <= ap_const_lv64_2(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ref_pixel_V_address1 <= ap_const_lv64_0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_address1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_address1;
        else 
            ref_pixel_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    ref_pixel_V_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state88, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_ce0, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            ref_pixel_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_ce0;
        else 
            ref_pixel_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_pixel_V_ce1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state88, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_ce1, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            ref_pixel_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_ce1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_ce1;
        else 
            ref_pixel_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_pixel_V_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_we0;
        else 
            ref_pixel_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_pixel_V_we1_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_we1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653_ref_pixel_V_we1;
        else 
            ref_pixel_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sub69_fu_3258_p2 <= (ap_const_lv1_1 xor active_idx_2_loc_fu_432);
end behav;
