Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 13 17:49:36 2023
| Host         : UEM running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_fmc228_pcie_timing_summary_routed.rpt -rpx top_fmc228_pcie_timing_summary_routed.rpx
| Design       : top_fmc228_pcie
| Device       : 7k420t-ffg1156
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 699 register/latch pins with no clock driven by root clock pin: fmc228_dclkout0_p_card1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: amc502_imp/i2c_l1_imp/divider_stuff_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: amc502_imp/i2c_l1_imp/divider_stuff_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1000 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.063       -0.556                     24                60816        0.063        0.000                      0                60816        0.125        0.000                       0                 21799  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------           ----------      --------------
amc502_fpclka_p                                                                                                                                                  {0.000 12.500}         25.000          40.000          
  slave_bcoclk                                                                                                                                                   {0.000 12.500}         25.000          40.000          
  slave_pll_imp_n_0                                                                                                                                              {0.000 12.500}         25.000          40.000          
  slave_sysclk                                                                                                                                                   {0.000 6.250}          12.500          80.000          
amc502_fpclkb_p                                                                                                                                                  {0.000 12.500}         25.000          40.000          
  I                                                                                                                                                              {0.000 12.500}         25.000          40.000          
  master_bcoclk                                                                                                                                                  {0.000 12.500}         25.000          40.000          
    slave_pll_imp_n_0_1                                                                                                                                          {0.000 12.500}         25.000          40.000          
  master_sysclk                                                                                                                                                  {0.000 6.250}          12.500          80.000          
amc502_fpclkc_p                                                                                                                                                  {0.000 12.500}         25.000          40.000          
amc502_fpclkd_p                                                                                                                                                  {0.000 12.500}         25.000          40.000          
clk100mhz1_p                                                                                                                                                     {0.000 5.000}          10.000          100.000         
  CLKFBIN                                                                                                                                                        {0.000 5.000}          10.000          100.000         
  I_1                                                                                                                                                            {0.000 2.500}          5.000           200.000         
  mmcm_imp_n_12                                                                                                                                                  {0.000 50.000}         100.000         10.000          
  mmcm_imp_n_4                                                                                                                                                   {0.000 25.000}         50.000          20.000          
clk125mhz2_p                                                                                                                                                     {0.000 4.000}          8.000           125.000         
clk156_25mhz2_p                                                                                                                                                  {0.000 3.200}          6.400           156.250         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLK        {0.000 2.000}          4.000           250.000         
fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 2.000}          4.000           250.000         
fmc228_dclkout0_p                                                                                                                                                {0.000 2.000}          4.000           250.000         
fmc228_dclkout10_p                                                                                                                                               {0.000 2.000}          4.000           250.000         
fmc228_dclkout12_p                                                                                                                                               {0.000 2.000}          4.000           250.000         
fmc228_dclkout2_p                                                                                                                                                {0.000 2.000}          4.000           250.000         
fmc228_sysref11_p                                                                                                                                                {0.000 1000.000}       2000.000        0.500           
fmc228_sysref13_p                                                                                                                                                {0.000 1000.000}       2000.000        0.500           
pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                                                          {0.000 8.000}          16.000          62.500          
pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                          {0.000 8.000}          16.000          62.500          
  clkfbout                                                                                                                                                       {0.000 8.000}          16.000          62.500          
  clkout0                                                                                                                                                        {0.000 4.000}          8.000           125.000         
  clkout1                                                                                                                                                        {0.000 8.000}          16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
amc502_fpclka_p                                                                                                                                                                                                                                            7.500        0.000                       0                     2  
  slave_bcoclk                                                                                                18.501        0.000                      0                  735        0.095        0.000                      0                  735       12.100        0.000                       0                   282  
  slave_pll_imp_n_0                                                                                                                                                                                                                                       23.591        0.000                       0                     3  
  slave_sysclk                                                                                                 0.700        0.000                      0                   40        0.167        0.000                      0                   40        5.850        0.000                       0                    38  
amc502_fpclkb_p                                                                                               22.066        0.000                      0                    3        0.655        0.000                      0                    3        7.500        0.000                       0                     3  
  I                                                                                                                                                                                                                                                       23.591        0.000                       0                     3  
  master_bcoclk                                                                                               21.990        0.000                      0                   47        0.086        0.000                      0                   47        7.500        0.000                       0                    48  
    slave_pll_imp_n_0_1                                                                                                                                                                                                                                   23.591        0.000                       0                     3  
  master_sysclk                                                                                                6.916        0.000                      0                    5        0.603        0.000                      0                    5        5.900        0.000                       0                     6  
clk100mhz1_p                                                                                                   0.009        0.000                      0                19975        0.079        0.000                      0                19975        2.500        0.000                       0                  7870  
  CLKFBIN                                                                                                                                                                                                                                                  8.929        0.000                       0                     2  
  I_1                                                                                                          0.501        0.000                      0                  509        0.083        0.000                      0                  509        0.264        0.000                       0                   279  
  mmcm_imp_n_12                                                                                                                                                                                                                                           98.591        0.000                       0                     2  
  mmcm_imp_n_4                                                                                                43.479        0.000                      0                 2120        0.092        0.000                      0                 2120       24.232        0.000                       0                   580  
clk125mhz2_p                                                                                                   7.029        0.000                      0                    7        0.172        0.000                      0                    7        2.286        0.000                       0                    14  
fmc228_dclkout0_p                                                                                             -0.063       -0.556                     24                11100        0.064        0.000                      0                11100        0.125        0.000                       0                  5227  
fmc228_dclkout10_p                                                                                             0.776        0.000                      0                    3        0.833        0.000                      0                    3        2.462        0.000                       0                     1  
fmc228_dclkout12_p                                                                                             0.800        0.000                      0                    3        1.048        0.000                      0                    3        2.462        0.000                       0                     1  
fmc228_dclkout2_p                                                                                              1.488        0.000                      0                    3        0.574        0.000                      0                    3        2.462        0.000                       0                     2  
fmc228_sysref11_p                                                                                           1996.980        0.000                      0                    3        0.814        0.000                      0                    3     1998.462        0.000                       0                     1  
fmc228_sysref13_p                                                                                           1995.838        0.000                      0                    3        1.114        0.000                      0                    3     1998.462        0.000                       0                     1  
pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                14.929        0.000                       0                     2  
  clkout0                                                                                                      1.076        0.000                      0                25845        0.063        0.000                      0                25845        3.232        0.000                       0                  7309  
  clkout1                                                                                                     12.897        0.000                      0                  151        0.128        0.000                      0                  151        7.600        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
slave_sysclk   slave_bcoclk         5.036        0.000                      0                   16        5.948        0.000                      0                   16  
slave_bcoclk   slave_sysclk         2.039        0.000                      0                   34       18.377        0.000                      0                   34  
master_bcoclk  master_sysclk       11.362        0.000                      0                    2       12.175        0.000                      0                    2  
clkout1        clkout0              5.961        0.000                      0                   26        0.137        0.000                      0                   26  
clkout0        clkout1              5.953        0.000                      0                   22        0.137        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  I_1                I_1                      0.771        0.000                      0                   16        1.629        0.000                      0                   16  
**async_default**  clk100mhz1_p       clk100mhz1_p             8.606        0.000                      0                   56        0.292        0.000                      0                   56  
**async_default**  clkout0            clkout0                  6.547        0.000                      0                   50        0.311        0.000                      0                   50  
**async_default**  fmc228_dclkout0_p  fmc228_dclkout0_p        2.412        0.000                      0                   48        0.269        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  amc502_fpclka_p
  To Clock:  amc502_fpclka_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         amc502_fpclka_p
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { amc502_fpclka_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.591     BUFGCTRL_X0Y24  fpclka_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  slave_bcoclk
  To Clock:  slave_bcoclk

Setup :            0  Failing Endpoints,  Worst Slack       18.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.501ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.474ns (7.743%)  route 5.648ns (92.257%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 29.030 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         3.009     8.311    amc502_imp/count_imp/g[1].count_imp/state_reg[0]
    SLICE_X152Y227       LUT4 (Prop_lut4_I3_O)        0.043     8.354 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_14__1/O
                         net (fo=1, routed)           0.541     8.895    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_14__1_n_0
    SLICE_X150Y227       LUT5 (Prop_lut5_I4_O)        0.043     8.938 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_9__1/O
                         net (fo=1, routed)           0.440     9.378    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_9__1_n_0
    SLICE_X149Y228       LUT6 (Prop_lut6_I5_O)        0.043     9.421 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_4__1/O
                         net (fo=1, routed)           0.367     9.788    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_4__1_n_0
    SLICE_X150Y227       LUT5 (Prop_lut5_I3_O)        0.043     9.831 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_2__1/O
                         net (fo=3, routed)           0.665    10.495    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_2__1_n_0
    DSP48_X9Y91          DSP48E1                                      r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.214    29.030    amc502_imp/count_imp/g[1].count_imp/amc502_csr_reg[30]
    DSP48_X9Y91          DSP48E1                                      r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.366    
                         clock uncertainty           -0.071    29.296    
    DSP48_X9Y91          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299    28.997    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         28.997    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 18.501    

Slack (MET) :             18.611ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 0.474ns (7.884%)  route 5.538ns (92.115%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 29.030 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         3.009     8.311    amc502_imp/count_imp/g[1].count_imp/state_reg[0]
    SLICE_X152Y227       LUT4 (Prop_lut4_I3_O)        0.043     8.354 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_14__1/O
                         net (fo=1, routed)           0.541     8.895    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_14__1_n_0
    SLICE_X150Y227       LUT5 (Prop_lut5_I4_O)        0.043     8.938 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_9__1/O
                         net (fo=1, routed)           0.440     9.378    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_9__1_n_0
    SLICE_X149Y228       LUT6 (Prop_lut6_I5_O)        0.043     9.421 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_4__1/O
                         net (fo=1, routed)           0.367     9.788    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_4__1_n_0
    SLICE_X150Y227       LUT5 (Prop_lut5_I3_O)        0.043     9.831 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_2__1/O
                         net (fo=3, routed)           0.555    10.385    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_2__1_n_0
    DSP48_X9Y91          DSP48E1                                      r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.214    29.030    amc502_imp/count_imp/g[1].count_imp/amc502_csr_reg[30]
    DSP48_X9Y91          DSP48E1                                      r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.366    
                         clock uncertainty           -0.071    29.296    
    DSP48_X9Y91          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299    28.997    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         28.997    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                 18.611    

Slack (MET) :             18.698ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.474ns (8.001%)  route 5.450ns (91.999%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 29.030 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         3.009     8.311    amc502_imp/count_imp/g[1].count_imp/state_reg[0]
    SLICE_X152Y227       LUT4 (Prop_lut4_I3_O)        0.043     8.354 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_14__1/O
                         net (fo=1, routed)           0.541     8.895    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_14__1_n_0
    SLICE_X150Y227       LUT5 (Prop_lut5_I4_O)        0.043     8.938 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_9__1/O
                         net (fo=1, routed)           0.440     9.378    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_9__1_n_0
    SLICE_X149Y228       LUT6 (Prop_lut6_I5_O)        0.043     9.421 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_4__1/O
                         net (fo=1, routed)           0.367     9.788    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_4__1_n_0
    SLICE_X150Y227       LUT5 (Prop_lut5_I3_O)        0.043     9.831 r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_2__1/O
                         net (fo=3, routed)           0.467    10.298    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2_i_2__1_n_0
    DSP48_X9Y91          DSP48E1                                      r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.214    29.030    amc502_imp/count_imp/g[1].count_imp/amc502_csr_reg[30]
    DSP48_X9Y91          DSP48E1                                      r  amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.366    
                         clock uncertainty           -0.071    29.296    
    DSP48_X9Y91          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299    28.997    amc502_imp/count_imp/g[1].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         28.997    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                 18.698    

Slack (MET) :             18.750ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 0.474ns (8.081%)  route 5.392ns (91.919%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 29.023 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         2.926     8.228    amc502_imp/count_imp/g[8].count_imp/state_reg[0]
    SLICE_X139Y226       LUT4 (Prop_lut4_I3_O)        0.043     8.271 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_14__8/O
                         net (fo=1, routed)           0.431     8.702    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_14__8_n_0
    SLICE_X139Y227       LUT5 (Prop_lut5_I4_O)        0.043     8.745 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_9__8/O
                         net (fo=1, routed)           0.511     9.257    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_9__8_n_0
    SLICE_X137Y228       LUT6 (Prop_lut6_I5_O)        0.043     9.300 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_4__8/O
                         net (fo=1, routed)           0.440     9.739    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_4__8_n_0
    SLICE_X136Y224       LUT5 (Prop_lut5_I3_O)        0.043     9.782 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_2__8/O
                         net (fo=3, routed)           0.457    10.239    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_2__8_n_0
    DSP48_X8Y91          DSP48E1                                      r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.207    29.023    amc502_imp/count_imp/g[8].count_imp/amc502_csr_reg[30]
    DSP48_X8Y91          DSP48E1                                      r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.359    
                         clock uncertainty           -0.071    29.289    
    DSP48_X8Y91          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299    28.990    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         28.990    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 18.750    

Slack (MET) :             18.818ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.474ns (8.176%)  route 5.324ns (91.824%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 29.023 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         2.926     8.228    amc502_imp/count_imp/g[8].count_imp/state_reg[0]
    SLICE_X139Y226       LUT4 (Prop_lut4_I3_O)        0.043     8.271 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_14__8/O
                         net (fo=1, routed)           0.431     8.702    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_14__8_n_0
    SLICE_X139Y227       LUT5 (Prop_lut5_I4_O)        0.043     8.745 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_9__8/O
                         net (fo=1, routed)           0.511     9.257    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_9__8_n_0
    SLICE_X137Y228       LUT6 (Prop_lut6_I5_O)        0.043     9.300 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_4__8/O
                         net (fo=1, routed)           0.440     9.739    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_4__8_n_0
    SLICE_X136Y224       LUT5 (Prop_lut5_I3_O)        0.043     9.782 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_2__8/O
                         net (fo=3, routed)           0.389    10.171    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_2__8_n_0
    DSP48_X8Y91          DSP48E1                                      r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.207    29.023    amc502_imp/count_imp/g[8].count_imp/amc502_csr_reg[30]
    DSP48_X8Y91          DSP48E1                                      r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.359    
                         clock uncertainty           -0.071    29.289    
    DSP48_X8Y91          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299    28.990    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         28.990    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                 18.818    

Slack (MET) :             18.818ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.474ns (8.176%)  route 5.324ns (91.824%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 29.023 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         2.926     8.228    amc502_imp/count_imp/g[8].count_imp/state_reg[0]
    SLICE_X139Y226       LUT4 (Prop_lut4_I3_O)        0.043     8.271 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_14__8/O
                         net (fo=1, routed)           0.431     8.702    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_14__8_n_0
    SLICE_X139Y227       LUT5 (Prop_lut5_I4_O)        0.043     8.745 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_9__8/O
                         net (fo=1, routed)           0.511     9.257    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_9__8_n_0
    SLICE_X137Y228       LUT6 (Prop_lut6_I5_O)        0.043     9.300 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_4__8/O
                         net (fo=1, routed)           0.440     9.739    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_4__8_n_0
    SLICE_X136Y224       LUT5 (Prop_lut5_I3_O)        0.043     9.782 r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_2__8/O
                         net (fo=3, routed)           0.389    10.171    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2_i_2__8_n_0
    DSP48_X8Y91          DSP48E1                                      r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.207    29.023    amc502_imp/count_imp/g[8].count_imp/amc502_csr_reg[30]
    DSP48_X8Y91          DSP48E1                                      r  amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.359    
                         clock uncertainty           -0.071    29.289    
    DSP48_X8Y91          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299    28.990    amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         28.990    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                 18.818    

Slack (MET) :             19.116ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.474ns (8.621%)  route 5.024ns (91.379%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 29.021 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         3.025     8.327    amc502_imp/count_imp/g[3].count_imp/state_reg[0]
    SLICE_X136Y226       LUT4 (Prop_lut4_I3_O)        0.043     8.370 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_14__3/O
                         net (fo=1, routed)           0.467     8.837    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_14__3_n_0
    SLICE_X136Y228       LUT5 (Prop_lut5_I4_O)        0.043     8.880 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_9__3/O
                         net (fo=1, routed)           0.333     9.213    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_9__3_n_0
    SLICE_X136Y228       LUT6 (Prop_lut6_I5_O)        0.043     9.256 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_4__3/O
                         net (fo=1, routed)           0.240     9.496    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_4__3_n_0
    SLICE_X136Y227       LUT5 (Prop_lut5_I3_O)        0.043     9.539 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_2__3/O
                         net (fo=3, routed)           0.333     9.872    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_2__3_n_0
    DSP48_X8Y90          DSP48E1                                      r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.205    29.021    amc502_imp/count_imp/g[3].count_imp/amc502_csr_reg[30]
    DSP48_X8Y90          DSP48E1                                      r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.357    
                         clock uncertainty           -0.071    29.287    
    DSP48_X8Y90          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299    28.988    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                 19.116    

Slack (MET) :             19.116ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.474ns (8.621%)  route 5.024ns (91.379%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 29.021 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         3.025     8.327    amc502_imp/count_imp/g[3].count_imp/state_reg[0]
    SLICE_X136Y226       LUT4 (Prop_lut4_I3_O)        0.043     8.370 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_14__3/O
                         net (fo=1, routed)           0.467     8.837    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_14__3_n_0
    SLICE_X136Y228       LUT5 (Prop_lut5_I4_O)        0.043     8.880 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_9__3/O
                         net (fo=1, routed)           0.333     9.213    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_9__3_n_0
    SLICE_X136Y228       LUT6 (Prop_lut6_I5_O)        0.043     9.256 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_4__3/O
                         net (fo=1, routed)           0.240     9.496    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_4__3_n_0
    SLICE_X136Y227       LUT5 (Prop_lut5_I3_O)        0.043     9.539 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_2__3/O
                         net (fo=3, routed)           0.333     9.872    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_2__3_n_0
    DSP48_X8Y90          DSP48E1                                      r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.205    29.021    amc502_imp/count_imp/g[3].count_imp/amc502_csr_reg[30]
    DSP48_X8Y90          DSP48E1                                      r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.357    
                         clock uncertainty           -0.071    29.287    
    DSP48_X8Y90          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299    28.988    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                 19.116    

Slack (MET) :             19.117ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.474ns (8.623%)  route 5.023ns (91.377%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns = ( 29.021 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         3.025     8.327    amc502_imp/count_imp/g[3].count_imp/state_reg[0]
    SLICE_X136Y226       LUT4 (Prop_lut4_I3_O)        0.043     8.370 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_14__3/O
                         net (fo=1, routed)           0.467     8.837    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_14__3_n_0
    SLICE_X136Y228       LUT5 (Prop_lut5_I4_O)        0.043     8.880 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_9__3/O
                         net (fo=1, routed)           0.333     9.213    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_9__3_n_0
    SLICE_X136Y228       LUT6 (Prop_lut6_I5_O)        0.043     9.256 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_4__3/O
                         net (fo=1, routed)           0.240     9.496    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_4__3_n_0
    SLICE_X136Y227       LUT5 (Prop_lut5_I3_O)        0.043     9.539 r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_2__3/O
                         net (fo=3, routed)           0.332     9.870    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2_i_2__3_n_0
    DSP48_X8Y90          DSP48E1                                      r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.205    29.021    amc502_imp/count_imp/g[3].count_imp/amc502_csr_reg[30]
    DSP48_X8Y90          DSP48E1                                      r  amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.357    
                         clock uncertainty           -0.071    29.287    
    DSP48_X8Y90          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299    28.988    amc502_imp/count_imp/g[3].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 19.117    

Slack (MET) :             19.190ns  (required time - arrival time)
  Source:                 amc502_imp/count_imp/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (slave_bcoclk rise@25.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 0.474ns (8.709%)  route 4.969ns (91.291%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 29.040 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.314     4.374    amc502_imp/count_imp/amc502_csr_reg[30]
    SLICE_X146Y244       FDRE                                         r  amc502_imp/count_imp/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y244       FDRE (Prop_fdre_C_Q)         0.259     4.633 r  amc502_imp/count_imp/state_reg[0]/Q
                         net (fo=25, routed)          0.626     5.259    amc502_imp/count_imp/g[15].count_imp/state_reg[0]_0
    SLICE_X138Y242       LUT2 (Prop_lut2_I0_O)        0.043     5.302 r  amc502_imp/count_imp/g[15].count_imp/state[1]_i_2/O
                         net (fo=207, routed)         2.677     7.978    amc502_imp/count_imp/g[11].count_imp/state_reg[0]
    SLICE_X164Y235       LUT4 (Prop_lut4_I3_O)        0.043     8.021 r  amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2_i_14__11/O
                         net (fo=1, routed)           0.443     8.464    amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2_i_14__11_n_0
    SLICE_X162Y235       LUT5 (Prop_lut5_I4_O)        0.043     8.507 r  amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2_i_9__11/O
                         net (fo=1, routed)           0.363     8.870    amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2_i_9__11_n_0
    SLICE_X162Y235       LUT6 (Prop_lut6_I5_O)        0.043     8.913 r  amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2_i_4__11/O
                         net (fo=1, routed)           0.528     9.441    amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2_i_4__11_n_0
    SLICE_X162Y232       LUT5 (Prop_lut5_I3_O)        0.043     9.484 r  amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2_i_2__11/O
                         net (fo=3, routed)           0.333     9.816    amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2_i_2__11_n_0
    DSP48_X10Y92         DSP48E1                                      r  amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.224    29.040    amc502_imp/count_imp/g[11].count_imp/amc502_csr_reg[30]
    DSP48_X10Y92         DSP48E1                                      r  amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.336    29.376    
                         clock uncertainty           -0.071    29.306    
    DSP48_X10Y92         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299    29.007    amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         29.007    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                 19.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 amc502_imp/event_imp/latched_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/event_imp/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.301%)  route 0.065ns (33.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.660     2.253    amc502_imp/event_imp/amc502_csr_reg[30]
    SLICE_X143Y264       FDRE                                         r  amc502_imp/event_imp/latched_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y264       FDRE (Prop_fdre_C_Q)         0.100     2.353 r  amc502_imp/event_imp/latched_count_reg[6]/Q
                         net (fo=2, routed)           0.065     2.419    amc502_imp/event_imp/latched_count[6]
    SLICE_X142Y264       LUT5 (Prop_lut5_I3_O)        0.028     2.447 r  amc502_imp/event_imp/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.447    amc502_imp/event_imp/counter[6]_i_1__0_n_0
    SLICE_X142Y264       FDRE                                         r  amc502_imp/event_imp/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.887     2.631    amc502_imp/event_imp/amc502_csr_reg[30]
    SLICE_X142Y264       FDRE                                         r  amc502_imp/event_imp/counter_reg[6]/C
                         clock pessimism             -0.366     2.264    
    SLICE_X142Y264       FDRE (Hold_fdre_C_D)         0.087     2.351    amc502_imp/event_imp/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 amc502_imp/event_imp/latched_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/event_imp/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.397%)  route 0.107ns (45.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.659     2.252    amc502_imp/event_imp/amc502_csr_reg[30]
    SLICE_X137Y264       FDRE                                         r  amc502_imp/event_imp/latched_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y264       FDRE (Prop_fdre_C_Q)         0.100     2.352 r  amc502_imp/event_imp/latched_count_reg[1]/Q
                         net (fo=2, routed)           0.107     2.460    amc502_imp/event_imp/latched_count[1]
    SLICE_X140Y264       LUT5 (Prop_lut5_I3_O)        0.028     2.488 r  amc502_imp/event_imp/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.488    amc502_imp/event_imp/counter[1]_i_1__0_n_0
    SLICE_X140Y264       FDRE                                         r  amc502_imp/event_imp/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.887     2.631    amc502_imp/event_imp/amc502_csr_reg[30]
    SLICE_X140Y264       FDRE                                         r  amc502_imp/event_imp/counter_reg[1]/C
                         clock pessimism             -0.343     2.287    
    SLICE_X140Y264       FDRE (Hold_fdre_C_D)         0.087     2.374    amc502_imp/event_imp/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 amc502_imp/latch_imp/latched_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/latch_imp/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.001%)  route 0.109ns (45.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.654     2.247    amc502_imp/latch_imp/amc502_csr_reg[30]
    SLICE_X133Y265       FDRE                                         r  amc502_imp/latch_imp/latched_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y265       FDRE (Prop_fdre_C_Q)         0.100     2.347 r  amc502_imp/latch_imp/latched_count_reg[3]/Q
                         net (fo=3, routed)           0.109     2.457    amc502_imp/latch_imp/latched_count[3]
    SLICE_X134Y265       LUT5 (Prop_lut5_I1_O)        0.028     2.485 r  amc502_imp/latch_imp/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.485    amc502_imp/latch_imp/counter[3]_i_1_n_0
    SLICE_X134Y265       FDRE                                         r  amc502_imp/latch_imp/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.882     2.626    amc502_imp/latch_imp/amc502_csr_reg[30]
    SLICE_X134Y265       FDRE                                         r  amc502_imp/latch_imp/counter_reg[3]/C
                         clock pessimism             -0.343     2.282    
    SLICE_X134Y265       FDRE (Hold_fdre_C_D)         0.087     2.369    amc502_imp/latch_imp/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 amc502_imp/event_imp/latched_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/event_imp/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.613%)  route 0.135ns (51.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.659     2.252    amc502_imp/event_imp/amc502_csr_reg[30]
    SLICE_X137Y264       FDRE                                         r  amc502_imp/event_imp/latched_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y264       FDRE (Prop_fdre_C_Q)         0.100     2.352 r  amc502_imp/event_imp/latched_count_reg[0]/Q
                         net (fo=2, routed)           0.135     2.488    amc502_imp/event_imp/latched_count[0]
    SLICE_X140Y264       LUT4 (Prop_lut4_I2_O)        0.028     2.516 r  amc502_imp/event_imp/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.516    amc502_imp/event_imp/counter[0]_i_1__0_n_0
    SLICE_X140Y264       FDRE                                         r  amc502_imp/event_imp/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.887     2.631    amc502_imp/event_imp/amc502_csr_reg[30]
    SLICE_X140Y264       FDRE                                         r  amc502_imp/event_imp/counter_reg[0]/C
                         clock pessimism             -0.343     2.287    
    SLICE_X140Y264       FDRE (Hold_fdre_C_D)         0.087     2.374    amc502_imp/event_imp/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 amc502_imp/bco_count_load_reg/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/bco_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.340%)  route 0.199ns (68.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.614     2.207    amc502_imp/slave_bcoclk_bufg_imp_n_0
    SLICE_X107Y268       FDRE                                         r  amc502_imp/bco_count_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y268       FDRE (Prop_fdre_C_Q)         0.091     2.298 f  amc502_imp/bco_count_load_reg/Q
                         net (fo=5, routed)           0.199     2.498    amc502_imp/bco_imp/OPMODE[0]
    DSP48_X6Y106         DSP48E1                                      r  amc502_imp/bco_imp/bl.DSP48E_2/OPMODE[0]  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.896     2.639    amc502_imp/bco_imp/amc502_csr_reg[30]
    DSP48_X6Y106         DSP48E1                                      r  amc502_imp/bco_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.343     2.296    
    DSP48_X6Y106         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.058     2.354    amc502_imp/bco_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 amc502_imp/trig_imp/read_bco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/trig_imp/ram_imp/ram_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.118ns (28.124%)  route 0.302ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.625     2.218    amc502_imp/trig_imp/amc502_csr_reg[30]
    SLICE_X130Y265       FDRE                                         r  amc502_imp/trig_imp/read_bco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y265       FDRE (Prop_fdre_C_Q)         0.118     2.336 r  amc502_imp/trig_imp/read_bco_reg[4]/Q
                         net (fo=3, routed)           0.302     2.638    amc502_imp/trig_imp/ram_imp/addr_b[2]
    RAMB36_X8Y53         RAMB36E1                                     r  amc502_imp/trig_imp/ram_imp/ram_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.909     2.652    amc502_imp/trig_imp/ram_imp/amc502_csr_reg[30]
    RAMB36_X8Y53         RAMB36E1                                     r  amc502_imp/trig_imp/ram_imp/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.343     2.309    
    RAMB36_X8Y53         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.492    amc502_imp/trig_imp/ram_imp/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 amc502_imp/trig_imp/read_bco_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/trig_imp/ram_imp/ram_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.048%)  route 0.303ns (71.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.624     2.217    amc502_imp/trig_imp/amc502_csr_reg[30]
    SLICE_X130Y266       FDRE                                         r  amc502_imp/trig_imp/read_bco_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y266       FDRE (Prop_fdre_C_Q)         0.118     2.335 r  amc502_imp/trig_imp/read_bco_reg[9]/Q
                         net (fo=3, routed)           0.303     2.638    amc502_imp/trig_imp/ram_imp/addr_b[7]
    RAMB36_X8Y53         RAMB36E1                                     r  amc502_imp/trig_imp/ram_imp/ram_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.909     2.652    amc502_imp/trig_imp/ram_imp/amc502_csr_reg[30]
    RAMB36_X8Y53         RAMB36E1                                     r  amc502_imp/trig_imp/ram_imp/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.343     2.309    
    RAMB36_X8Y53         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.492    amc502_imp/trig_imp/ram_imp/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 amc502_imp/latch_imp/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/latch_imp/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.244%)  route 0.122ns (48.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.659     2.252    amc502_imp/latch_imp/amc502_csr_reg[30]
    SLICE_X137Y265       FDRE                                         r  amc502_imp/latch_imp/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100     2.352 f  amc502_imp/latch_imp/FSM_onehot_state_reg[0]/Q
                         net (fo=17, routed)          0.122     2.474    amc502_imp/latch_imp/FSM_onehot_state_reg_n_0_[0]
    SLICE_X136Y265       LUT5 (Prop_lut5_I0_O)        0.028     2.502 r  amc502_imp/latch_imp/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.502    amc502_imp/latch_imp/FSM_onehot_state[3]_i_1_n_0
    SLICE_X136Y265       FDRE                                         r  amc502_imp/latch_imp/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.884     2.628    amc502_imp/latch_imp/amc502_csr_reg[30]
    SLICE_X136Y265       FDRE                                         r  amc502_imp/latch_imp/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.364     2.263    
    SLICE_X136Y265       FDRE (Hold_fdre_C_D)         0.087     2.350    amc502_imp/latch_imp/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 amc502_imp/trig_imp/read_bco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/trig_imp/ram_imp/ram_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.118ns (27.676%)  route 0.308ns (72.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.625     2.218    amc502_imp/trig_imp/amc502_csr_reg[30]
    SLICE_X130Y264       FDRE                                         r  amc502_imp/trig_imp/read_bco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y264       FDRE (Prop_fdre_C_Q)         0.118     2.336 r  amc502_imp/trig_imp/read_bco_reg[3]/Q
                         net (fo=3, routed)           0.308     2.645    amc502_imp/trig_imp/ram_imp/addr_b[1]
    RAMB36_X8Y53         RAMB36E1                                     r  amc502_imp/trig_imp/ram_imp/ram_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.909     2.652    amc502_imp/trig_imp/ram_imp/amc502_csr_reg[30]
    RAMB36_X8Y53         RAMB36E1                                     r  amc502_imp/trig_imp/ram_imp/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.343     2.309    
    RAMB36_X8Y53         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.492    amc502_imp/trig_imp/ram_imp/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 amc502_imp/trig_imp/read_bco_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/trig_imp/ram_imp/ram_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_bcoclk rise@0.000ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.118ns (27.619%)  route 0.309ns (72.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.625     2.218    amc502_imp/trig_imp/amc502_csr_reg[30]
    SLICE_X130Y264       FDRE                                         r  amc502_imp/trig_imp/read_bco_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y264       FDRE (Prop_fdre_C_Q)         0.118     2.336 r  amc502_imp/trig_imp/read_bco_reg[2]/Q
                         net (fo=3, routed)           0.309     2.646    amc502_imp/trig_imp/ram_imp/addr_b[0]
    RAMB36_X8Y53         RAMB36E1                                     r  amc502_imp/trig_imp/ram_imp/ram_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.909     2.652    amc502_imp/trig_imp/ram_imp/amc502_csr_reg[30]
    RAMB36_X8Y53         RAMB36E1                                     r  amc502_imp/trig_imp/ram_imp/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.343     2.309    
    RAMB36_X8Y53         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.492    amc502_imp/trig_imp/ram_imp/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slave_bcoclk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { amc502_imp/slave_pll_imp/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X8Y53    amc502_imp/trig_imp/ram_imp/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X7Y53    amc502_imp/trig_imp/ram_imp/ram_reg_1/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         25.000      23.462     DSP48_X9Y95     amc502_imp/count_imp/g[14].count_imp/bl.DSP48E_2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         25.000      23.462     DSP48_X6Y106    amc502_imp/bco_imp/bl.DSP48E_2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         25.000      23.462     DSP48_X10Y92    amc502_imp/count_imp/g[11].count_imp/bl.DSP48E_2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         25.000      23.462     DSP48_X9Y88     amc502_imp/count_imp/g[2].count_imp/bl.DSP48E_2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         25.000      23.462     DSP48_X9Y96     amc502_imp/count_imp/g[5].count_imp/bl.DSP48E_2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         25.000      23.462     DSP48_X8Y91     amc502_imp/count_imp/g[8].count_imp/bl.DSP48E_2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         25.000      23.462     DSP48_X10Y97    amc502_imp/count_imp/g[15].count_imp/bl.DSP48E_2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         25.000      23.462     DSP48_X9Y92     amc502_imp/count_imp/g[12].count_imp/bl.DSP48E_2/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X107Y268  amc502_imp/bco_count_load_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X107Y268  amc502_imp/bco_count_load_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X143Y264  amc502_imp/event_imp/latched_period_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X143Y264  amc502_imp/event_imp/latched_period_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X143Y264  amc502_imp/event_imp/latched_period_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X143Y264  amc502_imp/event_imp/latched_period_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X143Y264  amc502_imp/event_imp/latched_period_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X143Y264  amc502_imp/event_imp/latched_period_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X134Y263  amc502_imp/event_imp/latched_strobe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X136Y263  amc502_imp/count_imp/start_time_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X137Y249  amc502_imp/count_imp/timer_running_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X146Y262  amc502_imp/event_imp/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X146Y262  amc502_imp/event_imp/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X144Y262  amc502_imp/event_imp/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X144Y259  amc502_imp/event_imp/bco_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X144Y261  amc502_imp/event_imp/bco_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X144Y261  amc502_imp/event_imp/bco_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X146Y261  amc502_imp/event_imp/bco_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X144Y259  amc502_imp/event_imp/bco_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X146Y260  amc502_imp/event_imp/bco_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  slave_pll_imp_n_0
  To Clock:  slave_pll_imp_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slave_pll_imp_n_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { amc502_imp/slave_pll_imp/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         25.000      23.591     BUFGCTRL_X0Y8   amc502_imp/slave_fb_bufg_imp/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  slave_sysclk
  To Clock:  slave_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/iddr_imp/C
                            (rising edge-triggered cell IDDR clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/morebits_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.478ns (9.768%)  route 4.416ns (90.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 10.136 - 6.250 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.698     4.758    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    ILOGIC_X0Y122        IDDR                                         r  amc502_imp/tclka_imp/iddr_imp/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y122        IDDR (Prop_iddr_C_Q1)        0.392     5.150 r  amc502_imp/tclka_imp/iddr_imp/Q1
                         net (fo=2, routed)           4.416     9.565    amc502_imp/tclka_imp/Q1
    SLICE_X89Y210        LUT3 (Prop_lut3_I0_O)        0.086     9.651 r  amc502_imp/tclka_imp/morebits[0]_i_1/O
                         net (fo=1, routed)           0.000     9.651    amc502_imp/tclka_imp/morebits[0]_i_1_n_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.070    10.136    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.243    10.380    
                         clock uncertainty           -0.065    10.314    
    SLICE_X89Y210        FDRE (Setup_fdre_C_D)        0.037    10.351    amc502_imp/tclka_imp/morebits_reg[0]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/iddr_imp/C
                            (rising edge-triggered cell IDDR clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/morebits_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.478ns (10.408%)  route 4.115ns (89.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 10.136 - 6.250 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.698     4.758    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    ILOGIC_X0Y122        IDDR                                         r  amc502_imp/tclka_imp/iddr_imp/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y122        IDDR (Prop_iddr_C_Q2)        0.392     5.150 r  amc502_imp/tclka_imp/iddr_imp/Q2
                         net (fo=2, routed)           4.115     9.264    amc502_imp/tclka_imp/Q2
    SLICE_X89Y210        LUT3 (Prop_lut3_I0_O)        0.086     9.350 r  amc502_imp/tclka_imp/morebits[1]_i_1/O
                         net (fo=1, routed)           0.000     9.350    amc502_imp/tclka_imp/morebits[1]_i_1_n_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.070    10.136    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.243    10.380    
                         clock uncertainty           -0.065    10.314    
    SLICE_X89Y210        FDRE (Setup_fdre_C_D)        0.038    10.352    amc502_imp/tclka_imp/morebits_reg[1]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/iddr_imp/C
                            (rising edge-triggered cell IDDR clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.392ns (16.210%)  route 2.026ns (83.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 10.225 - 6.250 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.698     4.758    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    ILOGIC_X0Y122        IDDR                                         r  amc502_imp/tclka_imp/iddr_imp/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y122        IDDR (Prop_iddr_C_Q1)        0.392     5.150 r  amc502_imp/tclka_imp/iddr_imp/Q1
                         net (fo=2, routed)           2.026     7.176    amc502_imp/tclka_imp/Q1
    SLICE_X41Y158        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.159    10.225    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X41Y158        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.256    10.482    
                         clock uncertainty           -0.065    10.416    
    SLICE_X41Y158        FDRE (Setup_fdre_C_D)       -0.061    10.355    amc502_imp/tclka_imp/latch_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         10.355    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/iddr_imp/C
                            (rising edge-triggered cell IDDR clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.392ns (16.275%)  route 2.017ns (83.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 10.225 - 6.250 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.698     4.758    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    ILOGIC_X0Y122        IDDR                                         r  amc502_imp/tclka_imp/iddr_imp/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y122        IDDR (Prop_iddr_C_Q2)        0.392     5.150 r  amc502_imp/tclka_imp/iddr_imp/Q2
                         net (fo=2, routed)           2.017     7.166    amc502_imp/tclka_imp/Q2
    SLICE_X41Y158        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.159    10.225    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X41Y158        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.256    10.482    
                         clock uncertainty           -0.065    10.416    
    SLICE_X41Y158        FDRE (Setup_fdre_C_D)       -0.070    10.346    amc502_imp/tclka_imp/latch_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/cinvctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/cinvctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (slave_sysclk rise@12.500ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 0.962ns (12.088%)  route 6.996ns (87.912%))
  Logic Levels:           3  (IDELAYE2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 16.394 - 12.500 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.219     4.279    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X71Y204        FDRE                                         r  amc502_imp/tclka_imp/cinvctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y204        FDRE (Prop_fdre_C_Q)         0.223     4.502 r  amc502_imp/tclka_imp/cinvctrl_reg/Q
                         net (fo=3, routed)           3.117     7.619    amc502_imp/tclka_imp/p_12_in[29]
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_CINVCTRL_CNTVALUEOUT[2])
                                                      0.653     8.272 r  amc502_imp/tclka_imp/idly_imp/CNTVALUEOUT[2]
                         net (fo=2, routed)           3.647    11.919    amc502_imp/tclka_imp/p_12_in[26]
    SLICE_X71Y204        LUT6 (Prop_lut6_I5_O)        0.043    11.962 r  amc502_imp/tclka_imp/cinvctrl_i_2/O
                         net (fo=1, routed)           0.232    12.194    amc502_imp/tclka_imp/cinvctrl_i_2_n_0
    SLICE_X71Y204        LUT3 (Prop_lut3_I0_O)        0.043    12.237 r  amc502_imp/tclka_imp/cinvctrl_i_1/O
                         net (fo=1, routed)           0.000    12.237    amc502_imp/tclka_imp/cinvctrl_i_1_n_0
    SLICE_X71Y204        FDRE                                         r  amc502_imp/tclka_imp/cinvctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk rise edge)
                                                     12.500    12.500 r  
    F25                                               0.000    12.500 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    13.215 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    15.231    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    15.314 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    16.661    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844    13.817 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416    15.233    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.316 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.078    16.394    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X71Y204        FDRE                                         r  amc502_imp/tclka_imp/cinvctrl_reg/C
                         clock pessimism              0.384    16.779    
                         clock uncertainty           -0.065    16.713    
    SLICE_X71Y204        FDRE (Setup_fdre_C_D)        0.034    16.747    amc502_imp/tclka_imp/cinvctrl_reg
  -------------------------------------------------------------------
                         required time                         16.747    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/idelay_clken_reg/C
                            (rising edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/idly_imp/CE
                            (rising edge-triggered cell IDELAYE2 clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (slave_sysclk rise@12.500ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.223ns (4.056%)  route 5.275ns (95.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 16.756 - 12.500 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.401     4.461    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X116Y262       FDRE                                         r  amc502_imp/tclka_imp/idelay_clken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y262       FDRE (Prop_fdre_C_Q)         0.223     4.684 r  amc502_imp/tclka_imp/idelay_clken_reg/Q
                         net (fo=2, routed)           5.275     9.958    amc502_imp/tclka_imp/CE
    IDELAY_X0Y122        IDELAYE2                                     r  amc502_imp/tclka_imp/idly_imp/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk rise edge)
                                                     12.500    12.500 r  
    F25                                               0.000    12.500 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    13.215 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    15.231    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    15.314 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    16.661    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844    13.817 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416    15.233    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.316 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.440    16.756    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    IDELAY_X0Y122        IDELAYE2                                     r  amc502_imp/tclka_imp/idly_imp/C
                         clock pessimism              0.243    17.000    
                         clock uncertainty           -0.065    16.934    
    IDELAY_X0Y122        IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.133    16.801    amc502_imp/tclka_imp/idly_imp
  -------------------------------------------------------------------
                         required time                         16.801    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/latch_buffer_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (slave_sysclk fall@18.750ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        3.503ns  (logic 0.228ns (6.508%)  route 3.275ns (93.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 22.657 - 18.750 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 10.604 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     7.043 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     9.215    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     9.308 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    10.816    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     7.690 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     9.217    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.310 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.294    10.604    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X41Y158        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_fdre_C_Q)         0.228    10.832 r  amc502_imp/tclka_imp/latch_buffer_reg[1]/Q
                         net (fo=1, routed)           3.275    14.107    amc502_imp/tclka_imp/latch_buffer[1]
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    19.465 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    21.481    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    21.564 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    22.911    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844    20.067 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416    21.483    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    21.566 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.091    22.657    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.243    22.901    
                         clock uncertainty           -0.065    22.835    
    SLICE_X112Y231       FDRE (Setup_fdre_C_D)        0.003    22.838    amc502_imp/tclka_imp/latch_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         22.838    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/latch_buffer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (slave_sysclk fall@18.750ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        3.403ns  (logic 0.228ns (6.700%)  route 3.175ns (93.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 22.657 - 18.750 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 10.604 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     7.043 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     9.215    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     9.308 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    10.816    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     7.690 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     9.217    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     9.310 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.294    10.604    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X41Y158        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_fdre_C_Q)         0.228    10.832 r  amc502_imp/tclka_imp/latch_buffer_reg[0]/Q
                         net (fo=1, routed)           3.175    14.007    amc502_imp/tclka_imp/latch_buffer[0]
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    19.465 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    21.481    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    21.564 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    22.911    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844    20.067 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416    21.483    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    21.566 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.091    22.657    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.243    22.901    
                         clock uncertainty           -0.065    22.835    
    SLICE_X112Y231       FDRE (Setup_fdre_C_D)        0.003    22.838    amc502_imp/tclka_imp/latch_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         22.838    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             9.329ns  (required time - arrival time)
  Source:                 amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (slave_sysclk rise@12.500ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.477ns (16.996%)  route 2.329ns (83.004%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 16.599 - 12.500 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.454     4.513    amc502_imp/g[3].clkfreq_imp/count_imp/amc502_csr_reg[30]
    DSP48_X7Y114         DSP48E1                                      r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y114         DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.348     4.861 f  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/P[40]
                         net (fo=2, routed)           0.826     5.687    amc502_imp/g[3].clkfreq_imp/count_imp/CNTR_OUT[40]
    SLICE_X109Y286       LUT6 (Prop_lut6_I0_O)        0.043     5.730 r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_5__19/O
                         net (fo=1, routed)           0.721     6.451    amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_5__19_n_0
    SLICE_X113Y287       LUT6 (Prop_lut6_I0_O)        0.043     6.494 r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__19/O
                         net (fo=1, routed)           0.348     6.842    amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__19_n_0
    SLICE_X115Y287       LUT3 (Prop_lut3_I2_O)        0.043     6.885 r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__19/O
                         net (fo=3, routed)           0.435     7.320    amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__19_n_0
    DSP48_X7Y114         DSP48E1                                      r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk rise edge)
                                                     12.500    12.500 r  
    F25                                               0.000    12.500 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    13.215 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    15.231    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    15.314 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    16.661    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844    13.817 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416    15.233    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.316 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.283    16.599    amc502_imp/g[3].clkfreq_imp/count_imp/amc502_csr_reg[30]
    DSP48_X7Y114         DSP48E1                                      r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.414    17.013    
                         clock uncertainty           -0.065    16.948    
    DSP48_X7Y114         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299    16.649    amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         16.649    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  9.329    

Slack (MET) :             9.439ns  (required time - arrival time)
  Source:                 amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (slave_sysclk rise@12.500ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.477ns (17.690%)  route 2.219ns (82.310%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 16.599 - 12.500 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.454     4.513    amc502_imp/g[3].clkfreq_imp/count_imp/amc502_csr_reg[30]
    DSP48_X7Y114         DSP48E1                                      r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y114         DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.348     4.861 f  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/P[40]
                         net (fo=2, routed)           0.826     5.687    amc502_imp/g[3].clkfreq_imp/count_imp/CNTR_OUT[40]
    SLICE_X109Y286       LUT6 (Prop_lut6_I0_O)        0.043     5.730 r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_5__19/O
                         net (fo=1, routed)           0.721     6.451    amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_5__19_n_0
    SLICE_X113Y287       LUT6 (Prop_lut6_I0_O)        0.043     6.494 r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__19/O
                         net (fo=1, routed)           0.348     6.842    amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__19_n_0
    SLICE_X115Y287       LUT3 (Prop_lut3_I2_O)        0.043     6.885 r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__19/O
                         net (fo=3, routed)           0.325     7.210    amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__19_n_0
    DSP48_X7Y114         DSP48E1                                      r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk rise edge)
                                                     12.500    12.500 r  
    F25                                               0.000    12.500 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    13.215 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    15.231    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    15.314 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    16.661    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844    13.817 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416    15.233    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    15.316 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.283    16.599    amc502_imp/g[3].clkfreq_imp/count_imp/amc502_csr_reg[30]
    DSP48_X7Y114         DSP48E1                                      r  amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.414    17.013    
                         clock uncertainty           -0.065    16.948    
    DSP48_X7Y114         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299    16.649    amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         16.649    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  9.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/tap_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/idelay_clken_reg/D
                            (rising edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk rise@0.000ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.157ns (69.249%)  route 0.070ns (30.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.624     2.217    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X116Y262       FDRE                                         r  amc502_imp/tclka_imp/tap_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y262       FDRE (Prop_fdre_C_Q)         0.091     2.308 f  amc502_imp/tclka_imp/tap_busy_reg/Q
                         net (fo=4, routed)           0.070     2.378    amc502_imp/tclka_imp/p_12_in__0[31]
    SLICE_X116Y262       LUT2 (Prop_lut2_I0_O)        0.066     2.444 r  amc502_imp/tclka_imp/idelay_clken_i_1/O
                         net (fo=1, routed)           0.000     2.444    amc502_imp/tclka_imp/idelay_clken_i_1_n_0
    SLICE_X116Y262       FDRE                                         r  amc502_imp/tclka_imp/idelay_clken_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.850     2.594    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X116Y262       FDRE                                         r  amc502_imp/tclka_imp/idelay_clken_reg/C
                         clock pessimism             -0.376     2.217    
    SLICE_X116Y262       FDRE (Hold_fdre_C_D)         0.060     2.277    amc502_imp/tclka_imp/idelay_clken_reg
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/morebits_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk fall@6.250ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.227ns  (logic 0.107ns (47.174%)  route 0.120ns (52.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.724 - 6.250 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 8.366 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.523     8.366    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y210        FDRE (Prop_fdre_C_Q)         0.107     8.473 r  amc502_imp/tclka_imp/morebits_reg[0]/Q
                         net (fo=2, routed)           0.120     8.593    amc502_imp/tclka_imp/morebits[0]
    SLICE_X88Y210        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.730     8.724    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y210        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.346     8.377    
    SLICE_X88Y210        FDRE (Hold_fdre_C_D)         0.048     8.425    amc502_imp/tclka_imp/latch_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.425    
                         arrival time                           8.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/latch_buffer_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk fall@6.250ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.326%)  route 0.146ns (57.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 8.721 - 6.250 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 8.366 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.523     8.366    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y210        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y210        FDRE (Prop_fdre_C_Q)         0.107     8.473 r  amc502_imp/tclka_imp/latch_buffer_reg[3]/Q
                         net (fo=1, routed)           0.146     8.619    amc502_imp/tclka_imp/latch_buffer[3]
    SLICE_X88Y213        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.727     8.721    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y213        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.343     8.377    
    SLICE_X88Y213        FDRE (Hold_fdre_C_D)         0.046     8.423    amc502_imp/tclka_imp/latch_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.423    
                         arrival time                           8.619    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/latch_buffer_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk fall@6.250ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.663%)  route 0.150ns (58.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 8.721 - 6.250 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 8.366 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.523     8.366    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y210        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y210        FDRE (Prop_fdre_C_Q)         0.107     8.473 r  amc502_imp/tclka_imp/latch_buffer_reg[2]/Q
                         net (fo=1, routed)           0.150     8.623    amc502_imp/tclka_imp/latch_buffer[2]
    SLICE_X88Y213        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.727     8.721    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y213        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.343     8.377    
    SLICE_X88Y213        FDRE (Hold_fdre_C_D)         0.048     8.425    amc502_imp/tclka_imp/latch_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.425    
                         arrival time                           8.623    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/morebits_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk fall@6.250ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.640%)  route 0.156ns (59.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.724 - 6.250 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 8.366 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.523     8.366    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y210        FDRE (Prop_fdre_C_Q)         0.107     8.473 r  amc502_imp/tclka_imp/morebits_reg[1]/Q
                         net (fo=2, routed)           0.156     8.630    amc502_imp/tclka_imp/morebits[1]
    SLICE_X88Y210        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.730     8.724    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y210        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.346     8.377    
    SLICE_X88Y210        FDRE (Hold_fdre_C_D)         0.046     8.423    amc502_imp/tclka_imp/latch_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.423    
                         arrival time                           8.630    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/cinvctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/cinvctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk rise@0.000ns - slave_sysclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.023%)  route 0.144ns (52.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     0.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     1.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648     2.239    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     0.937 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     1.567    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.593 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.531     2.124    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X71Y204        FDRE                                         r  amc502_imp/tclka_imp/cinvctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y204        FDRE (Prop_fdre_C_Q)         0.100     2.224 r  amc502_imp/tclka_imp/cinvctrl_reg/Q
                         net (fo=3, routed)           0.144     2.369    amc502_imp/tclka_imp/p_12_in[29]
    SLICE_X71Y204        LUT3 (Prop_lut3_I2_O)        0.028     2.397 r  amc502_imp/tclka_imp/cinvctrl_i_1/O
                         net (fo=1, routed)           0.000     2.397    amc502_imp/tclka_imp/cinvctrl_i_1_n_0
    SLICE_X71Y204        FDRE                                         r  amc502_imp/tclka_imp/cinvctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.738     2.482    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X71Y204        FDRE                                         r  amc502_imp/tclka_imp/cinvctrl_reg/C
                         clock pessimism             -0.357     2.124    
    SLICE_X71Y204        FDRE (Hold_fdre_C_D)         0.060     2.184    amc502_imp/tclka_imp/cinvctrl_reg
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/latch_buffer_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/r_strobe_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk fall@6.250ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.349ns  (logic 0.135ns (38.701%)  route 0.214ns (61.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 8.743 - 6.250 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 8.385 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.542     8.385    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X128Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y231       FDRE (Prop_fdre_C_Q)         0.107     8.492 f  amc502_imp/tclka_imp/latch_buffer_reg[9]/Q
                         net (fo=13, routed)          0.214     8.706    amc502_imp/tclka_imp/latch_buffer[9]
    SLICE_X130Y233       LUT4 (Prop_lut4_I1_O)        0.028     8.734 r  amc502_imp/tclka_imp/r_strobe[8]_i_1/O
                         net (fo=1, routed)           0.000     8.734    amc502_imp/tclka_imp/r_strobe[8]_i_1_n_0
    SLICE_X130Y233       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.749     8.743    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X130Y233       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.343     8.399    
    SLICE_X130Y233       FDRE (Hold_fdre_C_D)         0.093     8.492    amc502_imp/tclka_imp/r_strobe_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.492    
                         arrival time                           8.734    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/latch_buffer_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/r_strobe_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk fall@6.250ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.410ns  (logic 0.135ns (32.911%)  route 0.275ns (67.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 8.777 - 6.250 ) 
    Source Clock Delay      (SCD):    2.135ns = ( 8.385 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.542     8.385    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X128Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y231       FDRE (Prop_fdre_C_Q)         0.107     8.492 f  amc502_imp/tclka_imp/latch_buffer_reg[8]/Q
                         net (fo=13, routed)          0.275     8.768    amc502_imp/tclka_imp/latch_buffer[8]
    SLICE_X134Y235       LUT4 (Prop_lut4_I1_O)        0.028     8.796 r  amc502_imp/tclka_imp/r_strobe[6]_i_1/O
                         net (fo=1, routed)           0.000     8.796    amc502_imp/tclka_imp/r_strobe[6]_i_1_n_0
    SLICE_X134Y235       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.783     8.777    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X134Y235       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.323     8.453    
    SLICE_X134Y235       FDRE (Hold_fdre_C_D)         0.093     8.546    amc502_imp/tclka_imp/r_strobe_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.546    
                         arrival time                           8.796    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/morebits_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/morebits_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk fall@6.250ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.324ns  (logic 0.135ns (41.614%)  route 0.189ns (58.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.724 - 6.250 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 8.366 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.523     8.366    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y210        FDRE (Prop_fdre_C_Q)         0.107     8.473 r  amc502_imp/tclka_imp/morebits_reg[0]/Q
                         net (fo=2, routed)           0.189     8.663    amc502_imp/tclka_imp/morebits[0]
    SLICE_X89Y210        LUT3 (Prop_lut3_I2_O)        0.028     8.691 r  amc502_imp/tclka_imp/morebits[0]_i_1/O
                         net (fo=1, routed)           0.000     8.691    amc502_imp/tclka_imp/morebits[0]_i_1_n_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.730     8.724    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.357     8.366    
    SLICE_X89Y210        FDRE (Hold_fdre_C_D)         0.068     8.434    amc502_imp/tclka_imp/morebits_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.434    
                         arrival time                           8.691    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/morebits_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/morebits_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slave_sysclk fall@6.250ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.351ns  (logic 0.135ns (38.430%)  route 0.216ns (61.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.724 - 6.250 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 8.366 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.523     8.366    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y210        FDRE (Prop_fdre_C_Q)         0.107     8.473 r  amc502_imp/tclka_imp/morebits_reg[1]/Q
                         net (fo=2, routed)           0.216     8.690    amc502_imp/tclka_imp/morebits[1]
    SLICE_X89Y210        LUT3 (Prop_lut3_I2_O)        0.028     8.718 r  amc502_imp/tclka_imp/morebits[1]_i_1/O
                         net (fo=1, routed)           0.000     8.718    amc502_imp/tclka_imp/morebits[1]_i_1_n_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.730     8.724    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.357     8.366    
    SLICE_X89Y210        FDRE (Hold_fdre_C_D)         0.068     8.434    amc502_imp/tclka_imp/morebits_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.434    
                         arrival time                           8.718    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slave_sysclk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { amc502_imp/slave_pll_imp/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C         n/a            2.000         12.500      10.500     IDELAY_X0Y122   amc502_imp/tclka_imp/idly_imp/C
Min Period        n/a     DSP48E1/CLK        n/a            1.538         12.500      10.962     DSP48_X7Y114    amc502_imp/g[3].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
Min Period        n/a     BUFG/I             n/a            1.409         12.500      11.091     BUFGCTRL_X0Y2   amc502_imp/slave_sysclk_bufg_imp/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         12.500      11.429     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKOUT1
Min Period        n/a     IDDR/C             n/a            1.070         12.500      11.430     ILOGIC_X0Y122   amc502_imp/tclka_imp/iddr_imp/C
Min Period        n/a     FDRE/C             n/a            0.750         12.500      11.750     SLICE_X116Y262  amc502_imp/tclka_imp/tap_busy_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         12.500      11.800     SLICE_X71Y204   amc502_imp/tclka_imp/cinvctrl_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         12.500      11.800     SLICE_X116Y262  amc502_imp/tclka_imp/idelay_clken_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         12.500      11.800     SLICE_X41Y158   amc502_imp/tclka_imp/latch_buffer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         12.500      11.800     SLICE_X112Y231  amc502_imp/tclka_imp/latch_buffer_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       12.500      147.500    PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         6.250       5.850      SLICE_X116Y262  amc502_imp/tclka_imp/tap_busy_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         6.250       5.850      SLICE_X116Y262  amc502_imp/tclka_imp/tap_busy_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X116Y262  amc502_imp/tclka_imp/idelay_clken_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X71Y204   amc502_imp/tclka_imp/cinvctrl_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X71Y204   amc502_imp/tclka_imp/cinvctrl_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X116Y262  amc502_imp/tclka_imp/idelay_clken_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X41Y158   amc502_imp/tclka_imp/latch_buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X41Y158   amc502_imp/tclka_imp/latch_buffer_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X88Y213   amc502_imp/tclka_imp/latch_buffer_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X88Y213   amc502_imp/tclka_imp/latch_buffer_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X135Y235  amc502_imp/tclka_imp/r_strobe_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X134Y235  amc502_imp/tclka_imp/r_strobe_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X41Y158   amc502_imp/tclka_imp/latch_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X112Y231  amc502_imp/tclka_imp/latch_buffer_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X112Y231  amc502_imp/tclka_imp/latch_buffer_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X112Y231  amc502_imp/tclka_imp/latch_buffer_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X112Y231  amc502_imp/tclka_imp/latch_buffer_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X41Y158   amc502_imp/tclka_imp/latch_buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X88Y210   amc502_imp/tclka_imp/latch_buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X88Y210   amc502_imp/tclka_imp/latch_buffer_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  amc502_fpclkb_p
  To Clock:  amc502_fpclkb_p

Setup :            0  Failing Endpoints,  Worst Slack       22.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.066ns  (required time - arrival time)
  Source:                 amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             amc502_fpclkb_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (amc502_fpclkb_p rise@25.000ns - amc502_fpclkb_p rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.477ns (18.349%)  route 2.123ns (81.651%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 29.296 - 25.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock amc502_fpclkb_p rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.687     4.742    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y120         DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.348     5.090 f  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/P[47]
                         net (fo=2, routed)           0.963     6.053    amc502_imp/g[4].clkfreq_imp/count_imp/CNTR_OUT[47]
    SLICE_X147Y300       LUT6 (Prop_lut6_I1_O)        0.043     6.096 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__20/O
                         net (fo=1, routed)           0.350     6.446    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__20_n_0
    SLICE_X147Y301       LUT6 (Prop_lut6_I1_O)        0.043     6.489 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__20/O
                         net (fo=1, routed)           0.372     6.860    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__20_n_0
    SLICE_X146Y301       LUT3 (Prop_lut3_I2_O)        0.043     6.903 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20/O
                         net (fo=3, routed)           0.439     7.342    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20_n_0
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock amc502_fpclkb_p rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.484    29.296    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.446    29.742    
                         clock uncertainty           -0.035    29.707    
    DSP48_X9Y120         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299    29.408    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         29.408    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                 22.066    

Slack (MET) :             22.176ns  (required time - arrival time)
  Source:                 amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             amc502_fpclkb_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (amc502_fpclkb_p rise@25.000ns - amc502_fpclkb_p rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.477ns (19.160%)  route 2.013ns (80.840%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 29.296 - 25.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock amc502_fpclkb_p rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.687     4.742    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y120         DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.348     5.090 f  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/P[47]
                         net (fo=2, routed)           0.963     6.053    amc502_imp/g[4].clkfreq_imp/count_imp/CNTR_OUT[47]
    SLICE_X147Y300       LUT6 (Prop_lut6_I1_O)        0.043     6.096 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__20/O
                         net (fo=1, routed)           0.350     6.446    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__20_n_0
    SLICE_X147Y301       LUT6 (Prop_lut6_I1_O)        0.043     6.489 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__20/O
                         net (fo=1, routed)           0.372     6.860    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__20_n_0
    SLICE_X146Y301       LUT3 (Prop_lut3_I2_O)        0.043     6.903 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20/O
                         net (fo=3, routed)           0.328     7.232    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20_n_0
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock amc502_fpclkb_p rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.484    29.296    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.446    29.742    
                         clock uncertainty           -0.035    29.707    
    DSP48_X9Y120         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299    29.408    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         29.408    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 22.176    

Slack (MET) :             22.176ns  (required time - arrival time)
  Source:                 amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             amc502_fpclkb_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (amc502_fpclkb_p rise@25.000ns - amc502_fpclkb_p rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.477ns (19.160%)  route 2.013ns (80.840%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 29.296 - 25.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock amc502_fpclkb_p rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.687     4.742    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y120         DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.348     5.090 f  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/P[47]
                         net (fo=2, routed)           0.963     6.053    amc502_imp/g[4].clkfreq_imp/count_imp/CNTR_OUT[47]
    SLICE_X147Y300       LUT6 (Prop_lut6_I1_O)        0.043     6.096 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__20/O
                         net (fo=1, routed)           0.350     6.446    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__20_n_0
    SLICE_X147Y301       LUT6 (Prop_lut6_I1_O)        0.043     6.489 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__20/O
                         net (fo=1, routed)           0.372     6.860    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__20_n_0
    SLICE_X146Y301       LUT3 (Prop_lut3_I2_O)        0.043     6.903 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20/O
                         net (fo=3, routed)           0.328     7.232    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20_n_0
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock amc502_fpclkb_p rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.484    29.296    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.446    29.742    
                         clock uncertainty           -0.035    29.707    
    DSP48_X9Y120         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299    29.408    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         29.408    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 22.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             amc502_fpclkb_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (amc502_fpclkb_p rise@0.000ns - amc502_fpclkb_p rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.163ns (21.697%)  route 0.588ns (78.303%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock amc502_fpclkb_p rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.803     2.392    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y120         DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.107     2.499 f  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/P[11]
                         net (fo=3, routed)           0.208     2.707    amc502_imp/g[4].clkfreq_imp/count_imp/P[11]
    SLICE_X146Y301       LUT6 (Prop_lut6_I1_O)        0.028     2.735 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__20/O
                         net (fo=1, routed)           0.189     2.924    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__20_n_0
    SLICE_X146Y301       LUT3 (Prop_lut3_I0_O)        0.028     2.952 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20/O
                         net (fo=3, routed)           0.191     3.143    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20_n_0
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock amc502_fpclkb_p rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.050     2.789    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.397     2.392    
    DSP48_X9Y120         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.096     2.488    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             amc502_fpclkb_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (amc502_fpclkb_p rise@0.000ns - amc502_fpclkb_p rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.163ns (21.697%)  route 0.588ns (78.303%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock amc502_fpclkb_p rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.803     2.392    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y120         DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.107     2.499 f  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/P[11]
                         net (fo=3, routed)           0.208     2.707    amc502_imp/g[4].clkfreq_imp/count_imp/P[11]
    SLICE_X146Y301       LUT6 (Prop_lut6_I1_O)        0.028     2.735 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__20/O
                         net (fo=1, routed)           0.189     2.924    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__20_n_0
    SLICE_X146Y301       LUT3 (Prop_lut3_I0_O)        0.028     2.952 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20/O
                         net (fo=3, routed)           0.191     3.143    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20_n_0
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock amc502_fpclkb_p rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.050     2.789    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.397     2.392    
    DSP48_X9Y120         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.096     2.488    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by amc502_fpclkb_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             amc502_fpclkb_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (amc502_fpclkb_p rise@0.000ns - amc502_fpclkb_p rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.163ns (20.291%)  route 0.640ns (79.709%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock amc502_fpclkb_p rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.803     2.392    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y120         DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.107     2.499 f  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/P[11]
                         net (fo=3, routed)           0.208     2.707    amc502_imp/g[4].clkfreq_imp/count_imp/P[11]
    SLICE_X146Y301       LUT6 (Prop_lut6_I1_O)        0.028     2.735 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__20/O
                         net (fo=1, routed)           0.189     2.924    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__20_n_0
    SLICE_X146Y301       LUT3 (Prop_lut3_I0_O)        0.028     2.952 r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20/O
                         net (fo=3, routed)           0.244     3.195    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__20_n_0
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock amc502_fpclkb_p rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.050     2.789    amc502_imp/g[4].clkfreq_imp/count_imp/clk
    DSP48_X9Y120         DSP48E1                                      r  amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.397     2.392    
    DSP48_X9Y120         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.096     2.488    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.707    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         amc502_fpclkb_p
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { amc502_fpclkb_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            1.538         25.000      23.462     DSP48_X9Y120    amc502_imp/g[4].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.591     BUFGCTRL_X0Y23  fpclkb_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { amc502_imp/master_pll_imp/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         25.000      23.591     BUFGCTRL_X0Y7   amc502_imp/master_fb_bufg_imp/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  master_bcoclk
  To Clock:  master_bcoclk

Setup :            0  Failing Endpoints,  Worst Slack       21.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.990ns  (required time - arrival time)
  Source:                 amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.477ns (17.847%)  route 2.196ns (82.153%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 29.082 - 25.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.435     4.492    amc502_imp/g[0].clkfreq_imp/count_imp/clk
    DSP48_X6Y110         DSP48E1                                      r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.348     4.840 f  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/P[18]
                         net (fo=3, routed)           0.825     5.665    amc502_imp/g[0].clkfreq_imp/count_imp/P[18]
    SLICE_X105Y279       LUT6 (Prop_lut6_I5_O)        0.043     5.708 r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__16/O
                         net (fo=1, routed)           0.555     6.264    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__16_n_0
    SLICE_X104Y279       LUT6 (Prop_lut6_I4_O)        0.043     6.307 r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__16/O
                         net (fo=1, routed)           0.454     6.760    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__16_n_0
    SLICE_X106Y277       LUT3 (Prop_lut3_I2_O)        0.043     6.803 r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__16/O
                         net (fo=3, routed)           0.362     7.165    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__16_n_0
    DSP48_X6Y110         DSP48E1                                      r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.268    29.082    amc502_imp/g[0].clkfreq_imp/count_imp/clk
    DSP48_X6Y110         DSP48E1                                      r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.410    29.492    
                         clock uncertainty           -0.038    29.454    
    DSP48_X6Y110         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299    29.155    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         29.155    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                 21.990    

Slack (MET) :             21.990ns  (required time - arrival time)
  Source:                 amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.477ns (17.847%)  route 2.196ns (82.153%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 29.082 - 25.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.435     4.492    amc502_imp/g[0].clkfreq_imp/count_imp/clk
    DSP48_X6Y110         DSP48E1                                      r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.348     4.840 f  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/P[18]
                         net (fo=3, routed)           0.825     5.665    amc502_imp/g[0].clkfreq_imp/count_imp/P[18]
    SLICE_X105Y279       LUT6 (Prop_lut6_I5_O)        0.043     5.708 r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__16/O
                         net (fo=1, routed)           0.555     6.264    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__16_n_0
    SLICE_X104Y279       LUT6 (Prop_lut6_I4_O)        0.043     6.307 r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__16/O
                         net (fo=1, routed)           0.454     6.760    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__16_n_0
    SLICE_X106Y277       LUT3 (Prop_lut3_I2_O)        0.043     6.803 r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__16/O
                         net (fo=3, routed)           0.362     7.165    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__16_n_0
    DSP48_X6Y110         DSP48E1                                      r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.268    29.082    amc502_imp/g[0].clkfreq_imp/count_imp/clk
    DSP48_X6Y110         DSP48E1                                      r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.410    29.492    
                         clock uncertainty           -0.038    29.454    
    DSP48_X6Y110         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299    29.155    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         29.155    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                 21.990    

Slack (MET) :             22.100ns  (required time - arrival time)
  Source:                 amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.477ns (18.613%)  route 2.086ns (81.387%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 29.082 - 25.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.435     4.492    amc502_imp/g[0].clkfreq_imp/count_imp/clk
    DSP48_X6Y110         DSP48E1                                      r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.348     4.840 f  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/P[18]
                         net (fo=3, routed)           0.825     5.665    amc502_imp/g[0].clkfreq_imp/count_imp/P[18]
    SLICE_X105Y279       LUT6 (Prop_lut6_I5_O)        0.043     5.708 r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__16/O
                         net (fo=1, routed)           0.555     6.264    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__16_n_0
    SLICE_X104Y279       LUT6 (Prop_lut6_I4_O)        0.043     6.307 r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__16/O
                         net (fo=1, routed)           0.454     6.760    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__16_n_0
    SLICE_X106Y277       LUT3 (Prop_lut3_I2_O)        0.043     6.803 r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__16/O
                         net (fo=3, routed)           0.251     7.055    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__16_n_0
    DSP48_X6Y110         DSP48E1                                      r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.268    29.082    amc502_imp/g[0].clkfreq_imp/count_imp/clk
    DSP48_X6Y110         DSP48E1                                      r  amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.410    29.492    
                         clock uncertainty           -0.038    29.454    
    DSP48_X6Y110         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299    29.155    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         29.155    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 22.100    

Slack (MET) :             23.222ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/dv16_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.309ns (19.687%)  route 1.261ns (80.313%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 29.104 - 25.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.405     4.462    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv16_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.223     4.685 r  amc502_imp/tclkb_imp/dv16_r_reg/Q
                         net (fo=6, routed)           0.488     5.174    amc502_imp/tclkb_imp/dv16_r
    SLICE_X127Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.217 r  amc502_imp/tclkb_imp/state[0]_i_2/O
                         net (fo=2, routed)           0.158     5.374    amc502_imp/tclkb_imp/busy
    SLICE_X127Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.417 r  amc502_imp/tclkb_imp/shift_count[1]_i_1/O
                         net (fo=18, routed)          0.614     6.032    amc502_imp/tclkb_imp/shift
    SLICE_X132Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.290    29.104    amc502_imp/tclkb_imp/clk
    SLICE_X132Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[10]/C
                         clock pessimism              0.366    29.470    
                         clock uncertainty           -0.038    29.432    
    SLICE_X132Y257       FDRE (Setup_fdre_C_CE)      -0.178    29.254    amc502_imp/tclkb_imp/shift_reg[10]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 23.222    

Slack (MET) :             23.222ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/dv16_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.309ns (19.687%)  route 1.261ns (80.313%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 29.104 - 25.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.405     4.462    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv16_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.223     4.685 r  amc502_imp/tclkb_imp/dv16_r_reg/Q
                         net (fo=6, routed)           0.488     5.174    amc502_imp/tclkb_imp/dv16_r
    SLICE_X127Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.217 r  amc502_imp/tclkb_imp/state[0]_i_2/O
                         net (fo=2, routed)           0.158     5.374    amc502_imp/tclkb_imp/busy
    SLICE_X127Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.417 r  amc502_imp/tclkb_imp/shift_count[1]_i_1/O
                         net (fo=18, routed)          0.614     6.032    amc502_imp/tclkb_imp/shift
    SLICE_X132Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.290    29.104    amc502_imp/tclkb_imp/clk
    SLICE_X132Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[14]/C
                         clock pessimism              0.366    29.470    
                         clock uncertainty           -0.038    29.432    
    SLICE_X132Y257       FDRE (Setup_fdre_C_CE)      -0.178    29.254    amc502_imp/tclkb_imp/shift_reg[14]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 23.222    

Slack (MET) :             23.222ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/dv16_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.309ns (19.687%)  route 1.261ns (80.313%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 29.104 - 25.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.405     4.462    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv16_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.223     4.685 r  amc502_imp/tclkb_imp/dv16_r_reg/Q
                         net (fo=6, routed)           0.488     5.174    amc502_imp/tclkb_imp/dv16_r
    SLICE_X127Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.217 r  amc502_imp/tclkb_imp/state[0]_i_2/O
                         net (fo=2, routed)           0.158     5.374    amc502_imp/tclkb_imp/busy
    SLICE_X127Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.417 r  amc502_imp/tclkb_imp/shift_count[1]_i_1/O
                         net (fo=18, routed)          0.614     6.032    amc502_imp/tclkb_imp/shift
    SLICE_X132Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.290    29.104    amc502_imp/tclkb_imp/clk
    SLICE_X132Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[6]/C
                         clock pessimism              0.366    29.470    
                         clock uncertainty           -0.038    29.432    
    SLICE_X132Y257       FDRE (Setup_fdre_C_CE)      -0.178    29.254    amc502_imp/tclkb_imp/shift_reg[6]
  -------------------------------------------------------------------
                         required time                         29.254    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 23.222    

Slack (MET) :             23.308ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/dv16_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.309ns (21.615%)  route 1.121ns (78.385%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 29.048 - 25.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.405     4.462    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv16_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.223     4.685 r  amc502_imp/tclkb_imp/dv16_r_reg/Q
                         net (fo=6, routed)           0.488     5.174    amc502_imp/tclkb_imp/dv16_r
    SLICE_X127Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.217 r  amc502_imp/tclkb_imp/state[0]_i_2/O
                         net (fo=2, routed)           0.158     5.374    amc502_imp/tclkb_imp/busy
    SLICE_X127Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.417 r  amc502_imp/tclkb_imp/shift_count[1]_i_1/O
                         net (fo=18, routed)          0.474     5.892    amc502_imp/tclkb_imp/shift
    SLICE_X129Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.234    29.048    amc502_imp/tclkb_imp/clk
    SLICE_X129Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[0]/C
                         clock pessimism              0.390    29.438    
                         clock uncertainty           -0.038    29.400    
    SLICE_X129Y257       FDRE (Setup_fdre_C_CE)      -0.201    29.199    amc502_imp/tclkb_imp/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         29.199    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 23.308    

Slack (MET) :             23.308ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/dv16_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.309ns (21.615%)  route 1.121ns (78.385%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 29.048 - 25.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.405     4.462    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv16_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.223     4.685 r  amc502_imp/tclkb_imp/dv16_r_reg/Q
                         net (fo=6, routed)           0.488     5.174    amc502_imp/tclkb_imp/dv16_r
    SLICE_X127Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.217 r  amc502_imp/tclkb_imp/state[0]_i_2/O
                         net (fo=2, routed)           0.158     5.374    amc502_imp/tclkb_imp/busy
    SLICE_X127Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.417 r  amc502_imp/tclkb_imp/shift_count[1]_i_1/O
                         net (fo=18, routed)          0.474     5.892    amc502_imp/tclkb_imp/shift
    SLICE_X129Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.234    29.048    amc502_imp/tclkb_imp/clk
    SLICE_X129Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[1]/C
                         clock pessimism              0.390    29.438    
                         clock uncertainty           -0.038    29.400    
    SLICE_X129Y257       FDRE (Setup_fdre_C_CE)      -0.201    29.199    amc502_imp/tclkb_imp/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         29.199    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 23.308    

Slack (MET) :             23.308ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/dv16_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.309ns (21.615%)  route 1.121ns (78.385%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 29.048 - 25.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.405     4.462    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv16_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.223     4.685 r  amc502_imp/tclkb_imp/dv16_r_reg/Q
                         net (fo=6, routed)           0.488     5.174    amc502_imp/tclkb_imp/dv16_r
    SLICE_X127Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.217 r  amc502_imp/tclkb_imp/state[0]_i_2/O
                         net (fo=2, routed)           0.158     5.374    amc502_imp/tclkb_imp/busy
    SLICE_X127Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.417 r  amc502_imp/tclkb_imp/shift_count[1]_i_1/O
                         net (fo=18, routed)          0.474     5.892    amc502_imp/tclkb_imp/shift
    SLICE_X129Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.234    29.048    amc502_imp/tclkb_imp/clk
    SLICE_X129Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[2]/C
                         clock pessimism              0.390    29.438    
                         clock uncertainty           -0.038    29.400    
    SLICE_X129Y257       FDRE (Setup_fdre_C_CE)      -0.201    29.199    amc502_imp/tclkb_imp/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         29.199    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 23.308    

Slack (MET) :             23.406ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/dv16_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (master_bcoclk rise@25.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.309ns (23.225%)  route 1.021ns (76.775%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 29.047 - 25.000 ) 
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.405     4.462    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv16_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.223     4.685 r  amc502_imp/tclkb_imp/dv16_r_reg/Q
                         net (fo=6, routed)           0.488     5.174    amc502_imp/tclkb_imp/dv16_r
    SLICE_X127Y258       LUT3 (Prop_lut3_I2_O)        0.043     5.217 r  amc502_imp/tclkb_imp/state[0]_i_2/O
                         net (fo=2, routed)           0.158     5.374    amc502_imp/tclkb_imp/busy
    SLICE_X127Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.417 r  amc502_imp/tclkb_imp/shift_count[1]_i_1/O
                         net (fo=18, routed)          0.375     5.793    amc502_imp/tclkb_imp/shift
    SLICE_X131Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                     25.000    25.000 r  
    G25                                               0.000    25.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    25.713 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    27.729    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    27.812 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    29.500    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.847    25.653 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.078    27.731    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    27.814 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.233    29.047    amc502_imp/tclkb_imp/clk
    SLICE_X131Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[11]/C
                         clock pessimism              0.390    29.437    
                         clock uncertainty           -0.038    29.399    
    SLICE_X131Y258       FDRE (Setup_fdre_C_CE)      -0.201    29.198    amc502_imp/tclkb_imp/shift_reg[11]
  -------------------------------------------------------------------
                         required time                         29.198    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 23.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/d16_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X131Y257       FDRE                                         r  amc502_imp/tclkb_imp/d16_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.100     2.319 r  amc502_imp/tclkb_imp/d16_r_reg[4]/Q
                         net (fo=1, routed)           0.056     2.375    amc502_imp/tclkb_imp/d16_r[4]
    SLICE_X130Y257       LUT4 (Prop_lut4_I1_O)        0.028     2.403 r  amc502_imp/tclkb_imp/shift[4]_i_1/O
                         net (fo=1, routed)           0.000     2.403    amc502_imp/tclkb_imp/shift[4]_i_1_n_0
    SLICE_X130Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.855     2.596    amc502_imp/tclkb_imp/clk
    SLICE_X130Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[4]/C
                         clock pessimism             -0.366     2.230    
    SLICE_X130Y257       FDRE (Hold_fdre_C_D)         0.087     2.317    amc502_imp/tclkb_imp/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/r_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.408%)  route 0.056ns (30.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X129Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y257       FDRE (Prop_fdre_C_Q)         0.100     2.319 r  amc502_imp/tclkb_imp/shift_reg[2]/Q
                         net (fo=1, routed)           0.056     2.376    amc502_imp/tclkb_imp/shift_reg_n_0_[2]
    SLICE_X128Y257       LUT3 (Prop_lut3_I0_O)        0.028     2.404 r  amc502_imp/tclkb_imp/r_frame[2]_i_1/O
                         net (fo=1, routed)           0.000     2.404    amc502_imp/tclkb_imp/r_frame[2]_i_1_n_0
    SLICE_X128Y257       FDRE                                         r  amc502_imp/tclkb_imp/r_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.855     2.596    amc502_imp/tclkb_imp/clk
    SLICE_X128Y257       FDRE                                         r  amc502_imp/tclkb_imp/r_frame_reg[2]/C
                         clock pessimism             -0.366     2.230    
    SLICE_X128Y257       FDRE (Hold_fdre_C_D)         0.060     2.290    amc502_imp/tclkb_imp/r_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/dv16_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.842%)  route 0.082ns (39.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv16_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.100     2.319 r  amc502_imp/tclkb_imp/dv16_r_reg/Q
                         net (fo=6, routed)           0.082     2.402    amc502_imp/tclkb_imp/dv16_r
    SLICE_X128Y258       LUT5 (Prop_lut5_I4_O)        0.028     2.430 r  amc502_imp/tclkb_imp/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.430    amc502_imp/tclkb_imp/shift_count[0]_i_1_n_0
    SLICE_X128Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.855     2.596    amc502_imp/tclkb_imp/clk
    SLICE_X128Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_count_reg[0]/C
                         clock pessimism             -0.366     2.230    
    SLICE_X128Y258       FDRE (Hold_fdre_C_D)         0.061     2.291    amc502_imp/tclkb_imp/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/d16_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.146ns (60.913%)  route 0.094ns (39.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X130Y258       FDRE                                         r  amc502_imp/tclkb_imp/d16_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y258       FDRE (Prop_fdre_C_Q)         0.118     2.337 r  amc502_imp/tclkb_imp/d16_r_reg[12]/Q
                         net (fo=1, routed)           0.094     2.431    amc502_imp/tclkb_imp/d16_r[12]
    SLICE_X130Y257       LUT3 (Prop_lut3_I1_O)        0.028     2.459 r  amc502_imp/tclkb_imp/shift[12]_i_1/O
                         net (fo=1, routed)           0.000     2.459    amc502_imp/tclkb_imp/shift[12]_i_1_n_0
    SLICE_X130Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.855     2.596    amc502_imp/tclkb_imp/clk
    SLICE_X130Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[12]/C
                         clock pessimism             -0.363     2.233    
    SLICE_X130Y257       FDRE (Hold_fdre_C_D)         0.087     2.320    amc502_imp/tclkb_imp/shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/dv16_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.082%)  route 0.085ns (39.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv16_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.100     2.319 r  amc502_imp/tclkb_imp/dv16_r_reg/Q
                         net (fo=6, routed)           0.085     2.404    amc502_imp/tclkb_imp/dv16_r
    SLICE_X128Y258       LUT6 (Prop_lut6_I4_O)        0.028     2.432 r  amc502_imp/tclkb_imp/shift_count[1]_i_2/O
                         net (fo=1, routed)           0.000     2.432    amc502_imp/tclkb_imp/shift_count[1]_i_2_n_0
    SLICE_X128Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.855     2.596    amc502_imp/tclkb_imp/clk
    SLICE_X128Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_count_reg[1]/C
                         clock pessimism             -0.366     2.230    
    SLICE_X128Y258       FDRE (Hold_fdre_C_D)         0.061     2.291    amc502_imp/tclkb_imp/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/shift_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.421%)  route 0.116ns (47.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X128Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y258       FDRE (Prop_fdre_C_Q)         0.100     2.319 f  amc502_imp/tclkb_imp/shift_count_reg[1]/Q
                         net (fo=3, routed)           0.116     2.435    amc502_imp/tclkb_imp/shift_count_reg_n_0_[1]
    SLICE_X127Y258       LUT5 (Prop_lut5_I4_O)        0.028     2.463 r  amc502_imp/tclkb_imp/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.463    amc502_imp/tclkb_imp/state[1]_i_1_n_0
    SLICE_X127Y258       FDRE                                         r  amc502_imp/tclkb_imp/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.854     2.595    amc502_imp/tclkb_imp/clk
    SLICE_X127Y258       FDRE                                         r  amc502_imp/tclkb_imp/state_reg[1]/C
                         clock pessimism             -0.343     2.252    
    SLICE_X127Y258       FDRE (Hold_fdre_C_D)         0.060     2.312    amc502_imp/tclkb_imp/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/d16_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X130Y258       FDRE                                         r  amc502_imp/tclkb_imp/d16_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y258       FDRE (Prop_fdre_C_Q)         0.118     2.337 r  amc502_imp/tclkb_imp/d16_r_reg[11]/Q
                         net (fo=1, routed)           0.077     2.414    amc502_imp/tclkb_imp/d16_r[11]
    SLICE_X131Y258       LUT4 (Prop_lut4_I2_O)        0.028     2.442 r  amc502_imp/tclkb_imp/shift[11]_i_1/O
                         net (fo=1, routed)           0.000     2.442    amc502_imp/tclkb_imp/shift[11]_i_1_n_0
    SLICE_X131Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.855     2.596    amc502_imp/tclkb_imp/clk
    SLICE_X131Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[11]/C
                         clock pessimism             -0.366     2.230    
    SLICE_X131Y258       FDRE (Hold_fdre_C_D)         0.060     2.290    amc502_imp/tclkb_imp/shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/dv_r_reg/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.053%)  route 0.096ns (42.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X129Y258       FDRE                                         r  amc502_imp/tclkb_imp/dv_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y258       FDRE (Prop_fdre_C_Q)         0.100     2.319 f  amc502_imp/tclkb_imp/dv_r_reg/Q
                         net (fo=20, routed)          0.096     2.416    amc502_imp/tclkb_imp/dv_r
    SLICE_X128Y258       LUT4 (Prop_lut4_I3_O)        0.028     2.444 r  amc502_imp/tclkb_imp/shift[7]_i_1/O
                         net (fo=1, routed)           0.000     2.444    amc502_imp/tclkb_imp/shift[7]_i_1_n_0
    SLICE_X128Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.855     2.596    amc502_imp/tclkb_imp/clk
    SLICE_X128Y258       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[7]/C
                         clock pessimism             -0.366     2.230    
    SLICE_X128Y258       FDRE (Hold_fdre_C_D)         0.060     2.290    amc502_imp/tclkb_imp/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/d16_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.171ns (64.700%)  route 0.093ns (35.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X130Y258       FDRE                                         r  amc502_imp/tclkb_imp/d16_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y258       FDRE (Prop_fdre_C_Q)         0.107     2.326 r  amc502_imp/tclkb_imp/d16_r_reg[5]/Q
                         net (fo=1, routed)           0.093     2.420    amc502_imp/tclkb_imp/d16_r[5]
    SLICE_X130Y257       LUT4 (Prop_lut4_I1_O)        0.064     2.484 r  amc502_imp/tclkb_imp/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     2.484    amc502_imp/tclkb_imp/shift[5]_i_1_n_0
    SLICE_X130Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.855     2.596    amc502_imp/tclkb_imp/clk
    SLICE_X130Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[5]/C
                         clock pessimism             -0.363     2.233    
    SLICE_X130Y257       FDRE (Hold_fdre_C_D)         0.087     2.320    amc502_imp/tclkb_imp/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/d16_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             master_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_bcoclk rise@0.000ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.743%)  route 0.115ns (47.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X131Y257       FDRE                                         r  amc502_imp/tclkb_imp/d16_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y257       FDRE (Prop_fdre_C_Q)         0.100     2.319 r  amc502_imp/tclkb_imp/d16_r_reg[1]/Q
                         net (fo=1, routed)           0.115     2.434    amc502_imp/tclkb_imp/d16_r[1]
    SLICE_X129Y257       LUT6 (Prop_lut6_I4_O)        0.028     2.462 r  amc502_imp/tclkb_imp/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.462    amc502_imp/tclkb_imp/shift[1]_i_1_n_0
    SLICE_X129Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.855     2.596    amc502_imp/tclkb_imp/clk
    SLICE_X129Y257       FDRE                                         r  amc502_imp/tclkb_imp/shift_reg[1]/C
                         clock pessimism             -0.363     2.233    
    SLICE_X129Y257       FDRE (Hold_fdre_C_D)         0.060     2.293    amc502_imp/tclkb_imp/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         master_bcoclk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { amc502_imp/master_pll_imp/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            1.538         25.000      23.462     DSP48_X6Y110    amc502_imp/g[0].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
Min Period        n/a     BUFG/I             n/a            1.409         25.000      23.591     BUFGCTRL_X0Y6   amc502_imp/master_bcoclk_bufg_imp/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN2   n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN2
Min Period        n/a     FDRE/C             n/a            0.750         25.000      24.250     SLICE_X127Y258  amc502_imp/tclkb_imp/busy_r_reg/C
Min Period        n/a     FDRE/C             n/a            0.750         25.000      24.250     SLICE_X128Y257  amc502_imp/tclkb_imp/d16_r_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.750         25.000      24.250     SLICE_X130Y258  amc502_imp/tclkb_imp/d16_r_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.750         25.000      24.250     SLICE_X129Y258  amc502_imp/tclkb_imp/d16_r_reg[7]/C
Min Period        n/a     FDRE/C             n/a            0.750         25.000      24.250     SLICE_X132Y258  amc502_imp/tclkb_imp/d16_r_reg[8]/C
Min Period        n/a     FDRE/C             n/a            0.750         25.000      24.250     SLICE_X130Y258  amc502_imp/tclkb_imp/d16_r_reg[9]/C
Max Period        n/a     PLLE2_ADV/CLKIN2   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN2
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN2   n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN2
Low Pulse Width   Fast    PLLE2_ADV/CLKIN2   n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN2
Low Pulse Width   Slow    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X132Y258  amc502_imp/tclkb_imp/d16_r_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X132Y258  amc502_imp/tclkb_imp/d16_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X127Y258  amc502_imp/tclkb_imp/busy_r_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X128Y257  amc502_imp/tclkb_imp/d16_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X130Y258  amc502_imp/tclkb_imp/d16_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X129Y258  amc502_imp/tclkb_imp/d16_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X130Y258  amc502_imp/tclkb_imp/d16_r_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X128Y257  amc502_imp/tclkb_imp/d16_r_reg[3]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN2   n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN2
High Pulse Width  Slow    PLLE2_ADV/CLKIN2   n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKIN2
High Pulse Width  Fast    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X127Y258  amc502_imp/tclkb_imp/busy_r_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X129Y258  amc502_imp/tclkb_imp/busy_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X131Y257  amc502_imp/tclkb_imp/d16_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X132Y258  amc502_imp/tclkb_imp/d16_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X130Y258  amc502_imp/tclkb_imp/d16_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X130Y258  amc502_imp/tclkb_imp/d16_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X132Y258  amc502_imp/tclkb_imp/d16_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X132Y258  amc502_imp/tclkb_imp/d16_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  slave_pll_imp_n_0_1
  To Clock:  slave_pll_imp_n_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slave_pll_imp_n_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { amc502_imp/slave_pll_imp/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         25.000      23.591     BUFGCTRL_X0Y8   amc502_imp/slave_fb_bufg_imp/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y3  amc502_imp/slave_pll_imp/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  master_sysclk
  To Clock:  master_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        6.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/d_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclkb_imp/oddr_imp/D1
                            (rising edge-triggered cell ODDR clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (master_sysclk rise@12.500ns - master_sysclk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.223ns (4.480%)  route 4.755ns (95.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 16.651 - 12.500 ) 
    Source Clock Delay      (SCD):    4.463ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.406     4.463    amc502_imp/tclkb_imp/CLK
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y256       FDRE (Prop_fdre_C_Q)         0.223     4.686 r  amc502_imp/tclkb_imp/d_out_reg[0]/Q
                         net (fo=1, routed)           4.755     9.441    amc502_imp/tclkb_imp/D1
    OLOGIC_X0Y172        ODDR                                         r  amc502_imp/tclkb_imp/oddr_imp/D1
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                     12.500    12.500 r  
    G25                                               0.000    12.500 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    13.213 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    15.229    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    15.312 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    17.000    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.847    13.153 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.078    15.231    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.314 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.337    16.651    amc502_imp/tclkb_imp/CLK
    OLOGIC_X0Y172        ODDR                                         r  amc502_imp/tclkb_imp/oddr_imp/C
                         clock pessimism              0.243    16.894    
                         clock uncertainty           -0.037    16.857    
    OLOGIC_X0Y172        ODDR (Setup_oddr_C_D1)      -0.500    16.357    amc502_imp/tclkb_imp/oddr_imp
  -------------------------------------------------------------------
                         required time                         16.357    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             7.855ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclkb_imp/oddr_imp/D2
                            (rising edge-triggered cell ODDR clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (master_sysclk rise@12.500ns - master_sysclk rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.223ns (5.485%)  route 3.843ns (94.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 16.651 - 12.500 ) 
    Source Clock Delay      (SCD):    4.463ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.406     4.463    amc502_imp/tclkb_imp/CLK
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y256       FDRE (Prop_fdre_C_Q)         0.223     4.686 r  amc502_imp/tclkb_imp/d_out_reg[1]/Q
                         net (fo=1, routed)           3.843     8.529    amc502_imp/tclkb_imp/D2
    OLOGIC_X0Y172        ODDR                                         r  amc502_imp/tclkb_imp/oddr_imp/D2
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                     12.500    12.500 r  
    G25                                               0.000    12.500 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    13.213 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    15.229    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    15.312 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    17.000    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.847    13.153 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.078    15.231    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.314 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.337    16.651    amc502_imp/tclkb_imp/CLK
    OLOGIC_X0Y172        ODDR                                         r  amc502_imp/tclkb_imp/oddr_imp/C
                         clock pessimism              0.243    16.894    
                         clock uncertainty           -0.037    16.857    
    OLOGIC_X0Y172        ODDR (Setup_oddr_C_D2)      -0.473    16.384    amc502_imp/tclkb_imp/oddr_imp
  -------------------------------------------------------------------
                         required time                         16.384    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  7.855    

Slack (MET) :             9.320ns  (required time - arrival time)
  Source:                 amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (master_sysclk rise@12.500ns - master_sysclk rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.477ns (16.776%)  route 2.366ns (83.224%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.092ns = ( 16.592 - 12.500 ) 
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.448     4.505    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y112         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.348     4.853 f  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/P[18]
                         net (fo=3, routed)           0.931     5.784    amc502_imp/g[1].clkfreq_imp/count_imp/P[18]
    SLICE_X113Y279       LUT6 (Prop_lut6_I5_O)        0.043     5.827 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__17/O
                         net (fo=1, routed)           0.455     6.282    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__17_n_0
    SLICE_X110Y279       LUT6 (Prop_lut6_I4_O)        0.043     6.325 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__17/O
                         net (fo=1, routed)           0.535     6.860    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__17_n_0
    SLICE_X112Y279       LUT3 (Prop_lut3_I2_O)        0.043     6.903 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17/O
                         net (fo=3, routed)           0.445     7.348    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17_n_0
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                     12.500    12.500 r  
    G25                                               0.000    12.500 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    13.213 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    15.229    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    15.312 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    17.000    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.847    13.153 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.078    15.231    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.314 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.278    16.592    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.413    17.005    
                         clock uncertainty           -0.037    16.968    
    DSP48_X7Y112         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299    16.669    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         16.669    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  9.320    

Slack (MET) :             9.430ns  (required time - arrival time)
  Source:                 amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (master_sysclk rise@12.500ns - master_sysclk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.477ns (17.452%)  route 2.256ns (82.548%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.092ns = ( 16.592 - 12.500 ) 
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.448     4.505    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y112         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.348     4.853 f  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/P[18]
                         net (fo=3, routed)           0.931     5.784    amc502_imp/g[1].clkfreq_imp/count_imp/P[18]
    SLICE_X113Y279       LUT6 (Prop_lut6_I5_O)        0.043     5.827 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__17/O
                         net (fo=1, routed)           0.455     6.282    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__17_n_0
    SLICE_X110Y279       LUT6 (Prop_lut6_I4_O)        0.043     6.325 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__17/O
                         net (fo=1, routed)           0.535     6.860    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__17_n_0
    SLICE_X112Y279       LUT3 (Prop_lut3_I2_O)        0.043     6.903 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17/O
                         net (fo=3, routed)           0.335     7.238    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17_n_0
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                     12.500    12.500 r  
    G25                                               0.000    12.500 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    13.213 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    15.229    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    15.312 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    17.000    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.847    13.153 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.078    15.231    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.314 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.278    16.592    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.413    17.005    
                         clock uncertainty           -0.037    16.968    
    DSP48_X7Y112         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299    16.669    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         16.669    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  9.430    

Slack (MET) :             9.430ns  (required time - arrival time)
  Source:                 amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (master_sysclk rise@12.500ns - master_sysclk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.477ns (17.452%)  route 2.256ns (82.548%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.092ns = ( 16.592 - 12.500 ) 
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.448     4.505    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y112         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.348     4.853 f  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/P[18]
                         net (fo=3, routed)           0.931     5.784    amc502_imp/g[1].clkfreq_imp/count_imp/P[18]
    SLICE_X113Y279       LUT6 (Prop_lut6_I5_O)        0.043     5.827 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__17/O
                         net (fo=1, routed)           0.455     6.282    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_9__17_n_0
    SLICE_X110Y279       LUT6 (Prop_lut6_I4_O)        0.043     6.325 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__17/O
                         net (fo=1, routed)           0.535     6.860    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__17_n_0
    SLICE_X112Y279       LUT3 (Prop_lut3_I2_O)        0.043     6.903 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17/O
                         net (fo=3, routed)           0.335     7.238    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17_n_0
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                     12.500    12.500 r  
    G25                                               0.000    12.500 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    13.213 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    15.229    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    15.312 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    17.000    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.847    13.153 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.078    15.231    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.314 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.278    16.592    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.413    17.005    
                         clock uncertainty           -0.037    16.968    
    DSP48_X7Y112         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299    16.669    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         16.669    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  9.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_sysclk rise@0.000ns - master_sysclk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.163ns (23.317%)  route 0.536ns (76.683%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.674     2.265    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y112         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.107     2.372 f  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/P[2]
                         net (fo=3, routed)           0.155     2.527    amc502_imp/g[1].clkfreq_imp/count_imp/P[2]
    SLICE_X112Y279       LUT6 (Prop_lut6_I2_O)        0.028     2.555 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__17/O
                         net (fo=1, routed)           0.189     2.744    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__17_n_0
    SLICE_X112Y279       LUT3 (Prop_lut3_I1_O)        0.028     2.772 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17/O
                         net (fo=3, routed)           0.192     2.964    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17_n_0
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.898     2.639    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.374     2.265    
    DSP48_X7Y112         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.096     2.361    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_sysclk rise@0.000ns - master_sysclk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.163ns (23.317%)  route 0.536ns (76.683%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.674     2.265    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y112         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.107     2.372 f  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/P[2]
                         net (fo=3, routed)           0.155     2.527    amc502_imp/g[1].clkfreq_imp/count_imp/P[2]
    SLICE_X112Y279       LUT6 (Prop_lut6_I2_O)        0.028     2.555 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__17/O
                         net (fo=1, routed)           0.189     2.744    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__17_n_0
    SLICE_X112Y279       LUT3 (Prop_lut3_I1_O)        0.028     2.772 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17/O
                         net (fo=3, routed)           0.192     2.964    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17_n_0
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.898     2.639    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.374     2.265    
    DSP48_X7Y112         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.096     2.361    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_sysclk rise@0.000ns - master_sysclk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.163ns (21.701%)  route 0.588ns (78.299%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.674     2.265    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y112         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.107     2.372 f  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/P[2]
                         net (fo=3, routed)           0.155     2.527    amc502_imp/g[1].clkfreq_imp/count_imp/P[2]
    SLICE_X112Y279       LUT6 (Prop_lut6_I2_O)        0.028     2.555 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__17/O
                         net (fo=1, routed)           0.189     2.744    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__17_n_0
    SLICE_X112Y279       LUT3 (Prop_lut3_I1_O)        0.028     2.772 r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17/O
                         net (fo=3, routed)           0.244     3.016    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__17_n_0
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.898     2.639    amc502_imp/g[1].clkfreq_imp/count_imp/clk
    DSP48_X7Y112         DSP48E1                                      r  amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.374     2.265    
    DSP48_X7Y112         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.096     2.361    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             2.117ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclkb_imp/oddr_imp/D2
                            (rising edge-triggered cell ODDR clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_sysclk rise@0.000ns - master_sysclk rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.100ns (4.383%)  route 2.182ns (95.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.629     2.220    amc502_imp/tclkb_imp/CLK
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y256       FDRE (Prop_fdre_C_Q)         0.100     2.320 r  amc502_imp/tclkb_imp/d_out_reg[1]/Q
                         net (fo=1, routed)           2.182     4.502    amc502_imp/tclkb_imp/D2
    OLOGIC_X0Y172        ODDR                                         r  amc502_imp/tclkb_imp/oddr_imp/D2
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.881     2.622    amc502_imp/tclkb_imp/CLK
    OLOGIC_X0Y172        ODDR                                         r  amc502_imp/tclkb_imp/oddr_imp/C
                         clock pessimism             -0.150     2.472    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D2)       -0.087     2.385    amc502_imp/tclkb_imp/oddr_imp
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           4.502    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.781ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/d_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclkb_imp/oddr_imp/D1
                            (rising edge-triggered cell ODDR clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_sysclk rise@0.000ns - master_sysclk rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.100ns (3.394%)  route 2.846ns (96.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.629     2.220    amc502_imp/tclkb_imp/CLK
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y256       FDRE (Prop_fdre_C_Q)         0.100     2.320 r  amc502_imp/tclkb_imp/d_out_reg[0]/Q
                         net (fo=1, routed)           2.846     5.166    amc502_imp/tclkb_imp/D1
    OLOGIC_X0Y172        ODDR                                         r  amc502_imp/tclkb_imp/oddr_imp/D1
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.881     2.622    amc502_imp/tclkb_imp/CLK
    OLOGIC_X0Y172        ODDR                                         r  amc502_imp/tclkb_imp/oddr_imp/C
                         clock pessimism             -0.150     2.472    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D1)       -0.087     2.385    amc502_imp/tclkb_imp/oddr_imp
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           5.166    
  -------------------------------------------------------------------
                         slack                                  2.781    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         master_sysclk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { amc502_imp/master_pll_imp/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            1.538         12.500      10.962     DSP48_X7Y112    amc502_imp/g[1].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
Min Period        n/a     BUFG/I             n/a            1.409         12.500      11.091     BUFGCTRL_X0Y3   amc502_imp/master_sysclk_bufg_imp/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         12.500      11.429     PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKOUT1
Min Period        n/a     ODDR/C             n/a            1.070         12.500      11.430     OLOGIC_X0Y172   amc502_imp/tclkb_imp/oddr_imp/C
Min Period        n/a     FDRE/C             n/a            0.700         12.500      11.800     SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         12.500      11.800     SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       12.500      147.500    PLLE2_ADV_X0Y1  amc502_imp/master_pll_imp/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         6.250       5.900      SLICE_X128Y256  amc502_imp/tclkb_imp/d_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz1_p
  To Clock:  clk100mhz1_p

Setup :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nuled[3]
                            (output port clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.931ns (58.883%)  route 2.046ns (41.117%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.572     4.979    clk
    SLICE_X1Y125         FDRE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.223     5.202 r  FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.862     6.064    FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I2_O)        0.043     6.107 r  nuled_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.184     7.291    nuled_OBUF[3]
    AD30                 OBUF (Prop_obuf_I_O)         2.665     9.956 r  nuled_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.956    nuled[3]
    AD30                                                              r  nuled[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nuled[0]
                            (output port clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 2.946ns (59.278%)  route 2.024ns (40.722%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.573     4.980    clk
    SLICE_X3Y123         FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.203 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.525     5.728    FSM_onehot_state_reg_n_0_[4]
    SLICE_X1Y126         LUT5 (Prop_lut5_I0_O)        0.043     5.771 r  nuled_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.499     7.270    nuled_OBUF[0]
    AC30                 OBUF (Prop_obuf_I_O)         2.680     9.950 r  nuled_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.950    nuled[0]
    AC30                                                              r  nuled[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nuled[2]
                            (output port clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.993ns (62.381%)  route 1.805ns (37.619%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.575     4.982    clk
    SLICE_X0Y127         FDRE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     5.205 r  FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.341     5.546    FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y126         LUT4 (Prop_lut4_I1_O)        0.043     5.589 r  nuled_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.464     7.053    nuled_OBUF[2]
    AM31                 OBUF (Prop_obuf_I_O)         2.727     9.781 r  nuled_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.781    nuled[2]
    AM31                                                              r  nuled[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nuled[1]
                            (output port clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 2.947ns (62.995%)  route 1.731ns (37.005%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.575     4.982    clk
    SLICE_X0Y127         FDRE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     5.205 r  FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.360     5.565    FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y128         LUT4 (Prop_lut4_I1_O)        0.043     5.608 r  nuled_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.372     6.979    nuled_OBUF[1]
    AD31                 OBUF (Prop_obuf_I_O)         2.681     9.661 r  nuled_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.661    nuled[1]
    AD31                                                              r  nuled[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_tx_uart
                            (output port clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.896ns (60.988%)  route 1.852ns (39.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.358     4.765    mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Clk
    SLICE_X16Y187        FDSE                                         r  mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y187        FDSE (Prop_fdse_C_Q)         0.259     5.024 r  mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX_reg/Q
                         net (fo=1, routed)           1.852     6.877    uart_txd
    AC24                 OBUF (Prop_obuf_I_O)         2.637     9.513 r  uart_txd_obuf/O
                         net (fo=0)                   0.000     9.513    fpga_tx_uart
    AC24                                                              r  fpga_tx_uart (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbe_imp/txbuffer_imp/sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 2.139ns (26.136%)  route 6.045ns (73.864%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.246     4.653    mcs_imp/U0/iomodule_0/U0/Clk
    SLICE_X120Y249       FDRE                                         r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y249       FDRE (Prop_fdre_C_Q)         0.223     4.876 r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=2847, routed)        2.309     7.185    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/A0
    SLICE_X106Y281       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     7.228 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000     7.228    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SPO0
    SLICE_X106Y281       MUXF7 (Prop_muxf7_I0_O)      0.115     7.343 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/F7.SP/O
                         net (fo=1, routed)           0.513     7.857    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26_n_1
    SLICE_X105Y282       LUT6 (Prop_lut6_I1_O)        0.122     7.979 f  gbe_imp/txbuffer_imp/douta[26]_i_1/O
                         net (fo=3, routed)           0.627     8.606    gbe_imp/txbuffer_imp/din[10]
    SLICE_X119Y291       LUT4 (Prop_lut4_I1_O)        0.043     8.649 r  gbe_imp/txbuffer_imp/sum[0]_i_11/O
                         net (fo=2, routed)           0.365     9.015    gbe_imp/txbuffer_imp/sum[0]_i_11_n_0
    SLICE_X119Y292       LUT5 (Prop_lut5_I4_O)        0.043     9.058 r  gbe_imp/txbuffer_imp/sum[0]_i_14/O
                         net (fo=1, routed)           0.000     9.058    gbe_imp/txbuffer_imp/sum[0]_i_14_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.251 r  gbe_imp/txbuffer_imp/sum_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.251    gbe_imp/txbuffer_imp/sum_reg[0]_i_10_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.362 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.330     9.692    gbe_imp/txbuffer_imp/sum_reg[11]_i_21_n_5
    SLICE_X121Y293       LUT4 (Prop_lut4_I1_O)        0.122     9.814 r  gbe_imp/txbuffer_imp/sum[7]_i_13/O
                         net (fo=2, routed)           0.368    10.182    gbe_imp/txbuffer_imp/sum[7]_i_13_n_0
    SLICE_X120Y293       LUT5 (Prop_lut5_I4_O)        0.043    10.225 r  gbe_imp/txbuffer_imp/sum[7]_i_17/O
                         net (fo=1, routed)           0.000    10.225    gbe_imp/txbuffer_imp/sum[7]_i_17_n_0
    SLICE_X120Y293       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.418 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.418    gbe_imp/txbuffer_imp/sum_reg[7]_i_8_n_0
    SLICE_X120Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.471 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.471    gbe_imp/txbuffer_imp/sum_reg[11]_i_8_n_0
    SLICE_X120Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.524 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.524    gbe_imp/txbuffer_imp/sum_reg[15]_i_11_n_0
    SLICE_X120Y296       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.635 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_6__0/O[0]
                         net (fo=3, routed)           0.568    11.204    gbe_imp/txbuffer_imp/L[16]
    SLICE_X117Y293       LUT2 (Prop_lut2_I1_O)        0.124    11.328 r  gbe_imp/txbuffer_imp/sum[3]_i_7__0/O
                         net (fo=1, routed)           0.000    11.328    gbe_imp/txbuffer_imp/sum[3]_i_7__0_n_0
    SLICE_X117Y293       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.587 r  gbe_imp/txbuffer_imp/sum_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.587    gbe_imp/txbuffer_imp/sum_reg[3]_i_2_n_0
    SLICE_X117Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.640 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.640    gbe_imp/txbuffer_imp/sum_reg[7]_i_2_n_0
    SLICE_X117Y295       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.751 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.462    12.213    gbe_imp/txbuffer_imp/new_sum0[8]
    SLICE_X115Y294       LUT3 (Prop_lut3_I0_O)        0.124    12.337 r  gbe_imp/txbuffer_imp/sum[8]_i_1/O
                         net (fo=2, routed)           0.500    12.837    gbe_imp/txbuffer_imp/p_0_in[8]
    SLICE_X116Y294       FDRE                                         r  gbe_imp/txbuffer_imp/sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.234    13.638    gbe_imp/txbuffer_imp/CLK
    SLICE_X116Y294       FDRE                                         r  gbe_imp/txbuffer_imp/sum_reg[8]/C
                         clock pessimism              1.016    14.654    
                         clock uncertainty           -0.035    14.619    
    SLICE_X116Y294       FDRE (Setup_fdre_C_D)       -0.013    14.606    gbe_imp/txbuffer_imp/sum_reg[8]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbe_imp/txbuffer_imp/cksum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        8.189ns  (logic 2.139ns (26.120%)  route 6.050ns (73.880%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.246     4.653    mcs_imp/U0/iomodule_0/U0/Clk
    SLICE_X120Y249       FDRE                                         r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y249       FDRE (Prop_fdre_C_Q)         0.223     4.876 r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=2847, routed)        2.309     7.185    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/A0
    SLICE_X106Y281       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     7.228 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000     7.228    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SPO0
    SLICE_X106Y281       MUXF7 (Prop_muxf7_I0_O)      0.115     7.343 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/F7.SP/O
                         net (fo=1, routed)           0.513     7.857    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26_n_1
    SLICE_X105Y282       LUT6 (Prop_lut6_I1_O)        0.122     7.979 f  gbe_imp/txbuffer_imp/douta[26]_i_1/O
                         net (fo=3, routed)           0.627     8.606    gbe_imp/txbuffer_imp/din[10]
    SLICE_X119Y291       LUT4 (Prop_lut4_I1_O)        0.043     8.649 r  gbe_imp/txbuffer_imp/sum[0]_i_11/O
                         net (fo=2, routed)           0.365     9.015    gbe_imp/txbuffer_imp/sum[0]_i_11_n_0
    SLICE_X119Y292       LUT5 (Prop_lut5_I4_O)        0.043     9.058 r  gbe_imp/txbuffer_imp/sum[0]_i_14/O
                         net (fo=1, routed)           0.000     9.058    gbe_imp/txbuffer_imp/sum[0]_i_14_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.251 r  gbe_imp/txbuffer_imp/sum_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.251    gbe_imp/txbuffer_imp/sum_reg[0]_i_10_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.362 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.330     9.692    gbe_imp/txbuffer_imp/sum_reg[11]_i_21_n_5
    SLICE_X121Y293       LUT4 (Prop_lut4_I1_O)        0.122     9.814 r  gbe_imp/txbuffer_imp/sum[7]_i_13/O
                         net (fo=2, routed)           0.368    10.182    gbe_imp/txbuffer_imp/sum[7]_i_13_n_0
    SLICE_X120Y293       LUT5 (Prop_lut5_I4_O)        0.043    10.225 r  gbe_imp/txbuffer_imp/sum[7]_i_17/O
                         net (fo=1, routed)           0.000    10.225    gbe_imp/txbuffer_imp/sum[7]_i_17_n_0
    SLICE_X120Y293       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.418 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.418    gbe_imp/txbuffer_imp/sum_reg[7]_i_8_n_0
    SLICE_X120Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.471 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.471    gbe_imp/txbuffer_imp/sum_reg[11]_i_8_n_0
    SLICE_X120Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.524 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.524    gbe_imp/txbuffer_imp/sum_reg[15]_i_11_n_0
    SLICE_X120Y296       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.635 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_6__0/O[0]
                         net (fo=3, routed)           0.568    11.204    gbe_imp/txbuffer_imp/L[16]
    SLICE_X117Y293       LUT2 (Prop_lut2_I1_O)        0.124    11.328 r  gbe_imp/txbuffer_imp/sum[3]_i_7__0/O
                         net (fo=1, routed)           0.000    11.328    gbe_imp/txbuffer_imp/sum[3]_i_7__0_n_0
    SLICE_X117Y293       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.587 r  gbe_imp/txbuffer_imp/sum_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.587    gbe_imp/txbuffer_imp/sum_reg[3]_i_2_n_0
    SLICE_X117Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.640 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.640    gbe_imp/txbuffer_imp/sum_reg[7]_i_2_n_0
    SLICE_X117Y295       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.751 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.462    12.213    gbe_imp/txbuffer_imp/new_sum0[8]
    SLICE_X115Y294       LUT3 (Prop_lut3_I0_O)        0.124    12.337 r  gbe_imp/txbuffer_imp/sum[8]_i_1/O
                         net (fo=2, routed)           0.505    12.842    gbe_imp/txbuffer_imp/p_0_in[8]
    SLICE_X116Y294       FDRE                                         r  gbe_imp/txbuffer_imp/cksum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.234    13.638    gbe_imp/txbuffer_imp/CLK
    SLICE_X116Y294       FDRE                                         r  gbe_imp/txbuffer_imp/cksum_reg[8]/C
                         clock pessimism              1.016    14.654    
                         clock uncertainty           -0.035    14.619    
    SLICE_X116Y294       FDRE (Setup_fdre_C_D)       -0.005    14.614    gbe_imp/txbuffer_imp/cksum_reg[8]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbe_imp/txbuffer_imp/cksum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 2.252ns (27.607%)  route 5.905ns (72.393%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.246     4.653    mcs_imp/U0/iomodule_0/U0/Clk
    SLICE_X120Y249       FDRE                                         r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y249       FDRE (Prop_fdre_C_Q)         0.223     4.876 r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=2847, routed)        2.309     7.185    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/A0
    SLICE_X106Y281       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     7.228 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000     7.228    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SPO0
    SLICE_X106Y281       MUXF7 (Prop_muxf7_I0_O)      0.115     7.343 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/F7.SP/O
                         net (fo=1, routed)           0.513     7.857    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26_n_1
    SLICE_X105Y282       LUT6 (Prop_lut6_I1_O)        0.122     7.979 f  gbe_imp/txbuffer_imp/douta[26]_i_1/O
                         net (fo=3, routed)           0.627     8.606    gbe_imp/txbuffer_imp/din[10]
    SLICE_X119Y291       LUT4 (Prop_lut4_I1_O)        0.043     8.649 r  gbe_imp/txbuffer_imp/sum[0]_i_11/O
                         net (fo=2, routed)           0.365     9.015    gbe_imp/txbuffer_imp/sum[0]_i_11_n_0
    SLICE_X119Y292       LUT5 (Prop_lut5_I4_O)        0.043     9.058 r  gbe_imp/txbuffer_imp/sum[0]_i_14/O
                         net (fo=1, routed)           0.000     9.058    gbe_imp/txbuffer_imp/sum[0]_i_14_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.251 r  gbe_imp/txbuffer_imp/sum_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.251    gbe_imp/txbuffer_imp/sum_reg[0]_i_10_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.362 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.330     9.692    gbe_imp/txbuffer_imp/sum_reg[11]_i_21_n_5
    SLICE_X121Y293       LUT4 (Prop_lut4_I1_O)        0.122     9.814 r  gbe_imp/txbuffer_imp/sum[7]_i_13/O
                         net (fo=2, routed)           0.368    10.182    gbe_imp/txbuffer_imp/sum[7]_i_13_n_0
    SLICE_X120Y293       LUT5 (Prop_lut5_I4_O)        0.043    10.225 r  gbe_imp/txbuffer_imp/sum[7]_i_17/O
                         net (fo=1, routed)           0.000    10.225    gbe_imp/txbuffer_imp/sum[7]_i_17_n_0
    SLICE_X120Y293       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.418 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.418    gbe_imp/txbuffer_imp/sum_reg[7]_i_8_n_0
    SLICE_X120Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.471 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.471    gbe_imp/txbuffer_imp/sum_reg[11]_i_8_n_0
    SLICE_X120Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.524 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.524    gbe_imp/txbuffer_imp/sum_reg[15]_i_11_n_0
    SLICE_X120Y296       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.690 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_6__0/O[1]
                         net (fo=2, routed)           0.563    11.254    gbe_imp/txbuffer_imp/L[17]
    SLICE_X116Y293       LUT2 (Prop_lut2_I1_O)        0.123    11.377 r  gbe_imp/txbuffer_imp/sum[3]_i_10/O
                         net (fo=1, routed)           0.000    11.377    gbe_imp/txbuffer_imp/sum[3]_i_10_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.644 r  gbe_imp/txbuffer_imp/sum_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.644    gbe_imp/txbuffer_imp/sum_reg[3]_i_3_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.697 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.697    gbe_imp/txbuffer_imp/sum_reg[7]_i_3_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.750 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.750    gbe_imp/txbuffer_imp/sum_reg[11]_i_3_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.861 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.455    12.316    gbe_imp/txbuffer_imp/minusOp[14]
    SLICE_X115Y296       LUT3 (Prop_lut3_I1_O)        0.122    12.438 r  gbe_imp/txbuffer_imp/sum[14]_i_1/O
                         net (fo=2, routed)           0.372    12.811    gbe_imp/txbuffer_imp/p_0_in[14]
    SLICE_X115Y296       FDRE                                         r  gbe_imp/txbuffer_imp/cksum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.231    13.635    gbe_imp/txbuffer_imp/CLK
    SLICE_X115Y296       FDRE                                         r  gbe_imp/txbuffer_imp/cksum_reg[14]/C
                         clock pessimism              1.016    14.651    
                         clock uncertainty           -0.035    14.616    
    SLICE_X115Y296       FDRE (Setup_fdre_C_D)       -0.019    14.597    gbe_imp/txbuffer_imp/cksum_reg[14]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbe_imp/txbuffer_imp/cksum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.308ns (28.320%)  route 5.842ns (71.680%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.246     4.653    mcs_imp/U0/iomodule_0/U0/Clk
    SLICE_X120Y249       FDRE                                         r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y249       FDRE (Prop_fdre_C_Q)         0.223     4.876 r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=2847, routed)        2.309     7.185    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/A0
    SLICE_X106Y281       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     7.228 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000     7.228    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SPO0
    SLICE_X106Y281       MUXF7 (Prop_muxf7_I0_O)      0.115     7.343 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/F7.SP/O
                         net (fo=1, routed)           0.513     7.857    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26_n_1
    SLICE_X105Y282       LUT6 (Prop_lut6_I1_O)        0.122     7.979 f  gbe_imp/txbuffer_imp/douta[26]_i_1/O
                         net (fo=3, routed)           0.627     8.606    gbe_imp/txbuffer_imp/din[10]
    SLICE_X119Y291       LUT4 (Prop_lut4_I1_O)        0.043     8.649 r  gbe_imp/txbuffer_imp/sum[0]_i_11/O
                         net (fo=2, routed)           0.365     9.015    gbe_imp/txbuffer_imp/sum[0]_i_11_n_0
    SLICE_X119Y292       LUT5 (Prop_lut5_I4_O)        0.043     9.058 r  gbe_imp/txbuffer_imp/sum[0]_i_14/O
                         net (fo=1, routed)           0.000     9.058    gbe_imp/txbuffer_imp/sum[0]_i_14_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.251 r  gbe_imp/txbuffer_imp/sum_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.251    gbe_imp/txbuffer_imp/sum_reg[0]_i_10_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.362 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.330     9.692    gbe_imp/txbuffer_imp/sum_reg[11]_i_21_n_5
    SLICE_X121Y293       LUT4 (Prop_lut4_I1_O)        0.122     9.814 r  gbe_imp/txbuffer_imp/sum[7]_i_13/O
                         net (fo=2, routed)           0.368    10.182    gbe_imp/txbuffer_imp/sum[7]_i_13_n_0
    SLICE_X120Y293       LUT5 (Prop_lut5_I4_O)        0.043    10.225 r  gbe_imp/txbuffer_imp/sum[7]_i_17/O
                         net (fo=1, routed)           0.000    10.225    gbe_imp/txbuffer_imp/sum[7]_i_17_n_0
    SLICE_X120Y293       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.418 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.418    gbe_imp/txbuffer_imp/sum_reg[7]_i_8_n_0
    SLICE_X120Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.471 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.471    gbe_imp/txbuffer_imp/sum_reg[11]_i_8_n_0
    SLICE_X120Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.524 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.524    gbe_imp/txbuffer_imp/sum_reg[15]_i_11_n_0
    SLICE_X120Y296       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.690 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_6__0/O[1]
                         net (fo=2, routed)           0.563    11.254    gbe_imp/txbuffer_imp/L[17]
    SLICE_X116Y293       LUT2 (Prop_lut2_I1_O)        0.123    11.377 r  gbe_imp/txbuffer_imp/sum[3]_i_10/O
                         net (fo=1, routed)           0.000    11.377    gbe_imp/txbuffer_imp/sum[3]_i_10_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.644 r  gbe_imp/txbuffer_imp/sum_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.644    gbe_imp/txbuffer_imp/sum_reg[3]_i_3_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.697 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.697    gbe_imp/txbuffer_imp/sum_reg[7]_i_3_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.750 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.750    gbe_imp/txbuffer_imp/sum_reg[11]_i_3_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.916 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.496    12.411    gbe_imp/txbuffer_imp/minusOp[13]
    SLICE_X115Y296       LUT3 (Prop_lut3_I1_O)        0.123    12.534 r  gbe_imp/txbuffer_imp/sum[13]_i_1/O
                         net (fo=2, routed)           0.268    12.803    gbe_imp/txbuffer_imp/p_0_in[13]
    SLICE_X115Y296       FDRE                                         r  gbe_imp/txbuffer_imp/cksum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.231    13.635    gbe_imp/txbuffer_imp/CLK
    SLICE_X115Y296       FDRE                                         r  gbe_imp/txbuffer_imp/cksum_reg[13]/C
                         clock pessimism              1.016    14.651    
                         clock uncertainty           -0.035    14.616    
    SLICE_X115Y296       FDRE (Setup_fdre_C_D)       -0.003    14.613    gbe_imp/txbuffer_imp/cksum_reg[13]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbe_imp/txbuffer_imp/sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 2.193ns (26.936%)  route 5.949ns (73.064%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.246     4.653    mcs_imp/U0/iomodule_0/U0/Clk
    SLICE_X120Y249       FDRE                                         r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y249       FDRE (Prop_fdre_C_Q)         0.223     4.876 r  mcs_imp/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=2847, routed)        2.309     7.185    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/A0
    SLICE_X106Y281       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     7.228 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000     7.228    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/SPO0
    SLICE_X106Y281       MUXF7 (Prop_muxf7_I0_O)      0.115     7.343 f  gbe_imp/txbuffer_imp/ram_reg_256_383_26_26/F7.SP/O
                         net (fo=1, routed)           0.513     7.857    gbe_imp/txbuffer_imp/ram_reg_256_383_26_26_n_1
    SLICE_X105Y282       LUT6 (Prop_lut6_I1_O)        0.122     7.979 f  gbe_imp/txbuffer_imp/douta[26]_i_1/O
                         net (fo=3, routed)           0.627     8.606    gbe_imp/txbuffer_imp/din[10]
    SLICE_X119Y291       LUT4 (Prop_lut4_I1_O)        0.043     8.649 r  gbe_imp/txbuffer_imp/sum[0]_i_11/O
                         net (fo=2, routed)           0.365     9.015    gbe_imp/txbuffer_imp/sum[0]_i_11_n_0
    SLICE_X119Y292       LUT5 (Prop_lut5_I4_O)        0.043     9.058 r  gbe_imp/txbuffer_imp/sum[0]_i_14/O
                         net (fo=1, routed)           0.000     9.058    gbe_imp/txbuffer_imp/sum[0]_i_14_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.251 r  gbe_imp/txbuffer_imp/sum_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.251    gbe_imp/txbuffer_imp/sum_reg[0]_i_10_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.362 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_21/O[2]
                         net (fo=2, routed)           0.330     9.692    gbe_imp/txbuffer_imp/sum_reg[11]_i_21_n_5
    SLICE_X121Y293       LUT4 (Prop_lut4_I1_O)        0.122     9.814 r  gbe_imp/txbuffer_imp/sum[7]_i_13/O
                         net (fo=2, routed)           0.368    10.182    gbe_imp/txbuffer_imp/sum[7]_i_13_n_0
    SLICE_X120Y293       LUT5 (Prop_lut5_I4_O)        0.043    10.225 r  gbe_imp/txbuffer_imp/sum[7]_i_17/O
                         net (fo=1, routed)           0.000    10.225    gbe_imp/txbuffer_imp/sum[7]_i_17_n_0
    SLICE_X120Y293       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.418 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.418    gbe_imp/txbuffer_imp/sum_reg[7]_i_8_n_0
    SLICE_X120Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.471 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.471    gbe_imp/txbuffer_imp/sum_reg[11]_i_8_n_0
    SLICE_X120Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.524 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.524    gbe_imp/txbuffer_imp/sum_reg[15]_i_11_n_0
    SLICE_X120Y296       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.635 r  gbe_imp/txbuffer_imp/sum_reg[15]_i_6__0/O[0]
                         net (fo=3, routed)           0.568    11.204    gbe_imp/txbuffer_imp/L[16]
    SLICE_X117Y293       LUT2 (Prop_lut2_I1_O)        0.124    11.328 r  gbe_imp/txbuffer_imp/sum[3]_i_7__0/O
                         net (fo=1, routed)           0.000    11.328    gbe_imp/txbuffer_imp/sum[3]_i_7__0_n_0
    SLICE_X117Y293       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.587 r  gbe_imp/txbuffer_imp/sum_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.587    gbe_imp/txbuffer_imp/sum_reg[3]_i_2_n_0
    SLICE_X117Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.640 r  gbe_imp/txbuffer_imp/sum_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.640    gbe_imp/txbuffer_imp/sum_reg[7]_i_2_n_0
    SLICE_X117Y295       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.806 r  gbe_imp/txbuffer_imp/sum_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.403    12.209    gbe_imp/txbuffer_imp/new_sum0[9]
    SLICE_X115Y295       LUT3 (Prop_lut3_I0_O)        0.123    12.332 r  gbe_imp/txbuffer_imp/sum[9]_i_1/O
                         net (fo=2, routed)           0.463    12.795    gbe_imp/txbuffer_imp/p_0_in[9]
    SLICE_X116Y294       FDRE                                         r  gbe_imp/txbuffer_imp/sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.234    13.638    gbe_imp/txbuffer_imp/CLK
    SLICE_X116Y294       FDRE                                         r  gbe_imp/txbuffer_imp/sum_reg[9]/C
                         clock pessimism              1.016    14.654    
                         clock uncertainty           -0.035    14.619    
    SLICE_X116Y294       FDRE (Setup_fdre_C_D)       -0.007    14.612    gbe_imp/txbuffer_imp/sum_reg[9]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  1.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.intr_addr_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.181ns (62.500%)  route 0.109ns (37.500%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.622     1.477    mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Clk
    SLICE_X107Y250       FDRE                                         r  mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y250       FDRE (Prop_fdre_C_Q)         0.100     1.577 r  mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[3][9]/Q
                         net (fo=1, routed)           0.109     1.686    mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.civar_reg[3][9]
    SLICE_X108Y249       LUT6 (Prop_lut6_I1_O)        0.028     1.714 r  mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.intr_addr_i[9]_i_2/O
                         net (fo=1, routed)           0.000     1.714    mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.intr_addr_i[9]_i_2_n_0
    SLICE_X108Y249       MUXF7 (Prop_muxf7_I0_O)      0.053     1.767 r  mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.intr_addr_i_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.767    mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/civar[31]_8[9]
    SLICE_X108Y249       FDRE                                         r  mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.intr_addr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.749     1.937    mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Clk
    SLICE_X108Y249       FDRE                                         r  mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.intr_addr_i_reg[9]/C
                         clock pessimism             -0.341     1.596    
    SLICE_X108Y249       FDRE (Hold_fdre_C_D)         0.092     1.688    mcs_imp/U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Using_LUTRAM.intr_addr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 amc502_imp/g[7].clkfreq_imp/count0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amc502_imp/g[7].clkfreq_imp/diff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.381ns (80.106%)  route 0.095ns (19.894%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.667     1.522    amc502_imp/g[7].clkfreq_imp/CLK
    SLICE_X145Y294       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/count0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y294       FDRE (Prop_fdre_C_Q)         0.091     1.613 r  amc502_imp/g[7].clkfreq_imp/count0_reg[11]/Q
                         net (fo=1, routed)           0.094     1.707    amc502_imp/g[7].clkfreq_imp/count0[11]
    SLICE_X144Y295       LUT2 (Prop_lut2_I1_O)        0.064     1.771 r  amc502_imp/g[7].clkfreq_imp/diff[11]_i_2__6/O
                         net (fo=1, routed)           0.000     1.771    amc502_imp/g[7].clkfreq_imp/diff[11]_i_2__6_n_0
    SLICE_X144Y295       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.848 r  amc502_imp/g[7].clkfreq_imp/diff_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.848    amc502_imp/g[7].clkfreq_imp/diff_reg[11]_i_1__6_n_0
    SLICE_X144Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.875 r  amc502_imp/g[7].clkfreq_imp/diff_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.875    amc502_imp/g[7].clkfreq_imp/diff_reg[15]_i_1__6_n_0
    SLICE_X144Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.902 r  amc502_imp/g[7].clkfreq_imp/diff_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.902    amc502_imp/g[7].clkfreq_imp/diff_reg[19]_i_1__6_n_0
    SLICE_X144Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.929 r  amc502_imp/g[7].clkfreq_imp/diff_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.929    amc502_imp/g[7].clkfreq_imp/diff_reg[23]_i_1__6_n_0
    SLICE_X144Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.956 r  amc502_imp/g[7].clkfreq_imp/diff_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.957    amc502_imp/g[7].clkfreq_imp/diff_reg[27]_i_1__6_n_0
    SLICE_X144Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.998 r  amc502_imp/g[7].clkfreq_imp/diff_reg[31]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.998    amc502_imp/g[7].clkfreq_imp/diff0[28]
    SLICE_X144Y300       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/diff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.995     2.183    amc502_imp/g[7].clkfreq_imp/CLK
    SLICE_X144Y300       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/diff_reg[28]/C
                         clock pessimism             -0.361     1.822    
    SLICE_X144Y300       FDRE (Hold_fdre_C_D)         0.092     1.914    amc502_imp/g[7].clkfreq_imp/diff_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 amc502_imp/g[7].clkfreq_imp/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amc502_imp/g[7].clkfreq_imp/count0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.118%)  route 0.149ns (59.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.748     1.603    amc502_imp/g[7].clkfreq_imp/CLK
    SLICE_X145Y301       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y301       FDRE (Prop_fdre_C_Q)         0.100     1.703 r  amc502_imp/g[7].clkfreq_imp/count2_reg[23]/Q
                         net (fo=3, routed)           0.149     1.852    amc502_imp/g[7].clkfreq_imp/count2[23]
    SLICE_X144Y298       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/count0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.895     2.083    amc502_imp/g[7].clkfreq_imp/CLK
    SLICE_X144Y298       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/count0_reg[23]/C
                         clock pessimism             -0.361     1.722    
    SLICE_X144Y298       FDRE (Hold_fdre_C_D)         0.045     1.767    amc502_imp/g[7].clkfreq_imp/count0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 amc502_imp/g[4].clkfreq_imp/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amc502_imp/g[4].clkfreq_imp/count0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.757%)  route 0.158ns (61.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.749     1.604    amc502_imp/g[4].clkfreq_imp/CLK
    SLICE_X147Y300       FDRE                                         r  amc502_imp/g[4].clkfreq_imp/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y300       FDRE (Prop_fdre_C_Q)         0.100     1.704 r  amc502_imp/g[4].clkfreq_imp/count2_reg[31]/Q
                         net (fo=2, routed)           0.158     1.862    amc502_imp/g[4].clkfreq_imp/count2[31]
    SLICE_X146Y296       FDRE                                         r  amc502_imp/g[4].clkfreq_imp/count0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.895     2.083    amc502_imp/g[4].clkfreq_imp/CLK
    SLICE_X146Y296       FDRE                                         r  amc502_imp/g[4].clkfreq_imp/count0_reg[31]/C
                         clock pessimism             -0.361     1.722    
    SLICE_X146Y296       FDRE (Hold_fdre_C_D)         0.045     1.767    amc502_imp/g[4].clkfreq_imp/count0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 amc502_imp/g[7].clkfreq_imp/count0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amc502_imp/g[7].clkfreq_imp/diff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.393ns (80.596%)  route 0.095ns (19.404%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.667     1.522    amc502_imp/g[7].clkfreq_imp/CLK
    SLICE_X145Y294       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/count0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y294       FDRE (Prop_fdre_C_Q)         0.091     1.613 r  amc502_imp/g[7].clkfreq_imp/count0_reg[11]/Q
                         net (fo=1, routed)           0.094     1.707    amc502_imp/g[7].clkfreq_imp/count0[11]
    SLICE_X144Y295       LUT2 (Prop_lut2_I1_O)        0.064     1.771 r  amc502_imp/g[7].clkfreq_imp/diff[11]_i_2__6/O
                         net (fo=1, routed)           0.000     1.771    amc502_imp/g[7].clkfreq_imp/diff[11]_i_2__6_n_0
    SLICE_X144Y295       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.848 r  amc502_imp/g[7].clkfreq_imp/diff_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.848    amc502_imp/g[7].clkfreq_imp/diff_reg[11]_i_1__6_n_0
    SLICE_X144Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.875 r  amc502_imp/g[7].clkfreq_imp/diff_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.875    amc502_imp/g[7].clkfreq_imp/diff_reg[15]_i_1__6_n_0
    SLICE_X144Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.902 r  amc502_imp/g[7].clkfreq_imp/diff_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.902    amc502_imp/g[7].clkfreq_imp/diff_reg[19]_i_1__6_n_0
    SLICE_X144Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.929 r  amc502_imp/g[7].clkfreq_imp/diff_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.929    amc502_imp/g[7].clkfreq_imp/diff_reg[23]_i_1__6_n_0
    SLICE_X144Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.956 r  amc502_imp/g[7].clkfreq_imp/diff_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.957    amc502_imp/g[7].clkfreq_imp/diff_reg[27]_i_1__6_n_0
    SLICE_X144Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.010 r  amc502_imp/g[7].clkfreq_imp/diff_reg[31]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.010    amc502_imp/g[7].clkfreq_imp/diff0[30]
    SLICE_X144Y300       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/diff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.995     2.183    amc502_imp/g[7].clkfreq_imp/CLK
    SLICE_X144Y300       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/diff_reg[30]/C
                         clock pessimism             -0.361     1.822    
    SLICE_X144Y300       FDRE (Hold_fdre_C_D)         0.092     1.914    amc502_imp/g[7].clkfreq_imp/diff_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.118ns (37.281%)  route 0.199ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.623     1.478    mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF/Clk
    SLICE_X110Y250       FDSE                                         r  mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y250       FDSE (Prop_fdse_C_Q)         0.118     1.596 r  mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.199     1.795    mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/pc_I
    SLICE_X112Y248       SRL16E                                       r  mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.751     1.939    mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Clk
    SLICE_X112Y248       SRL16E                                       r  mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/CLK
                         clock pessimism             -0.341     1.598    
    SLICE_X112Y248       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.696    mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt3_rx_cdrlock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt3_rx_cdrlock_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.792     1.647    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/SYSCLK_IN
    SLICE_X187Y38        FDRE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt3_rx_cdrlock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y38        FDRE (Prop_fdre_C_Q)         0.100     1.747 r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt3_rx_cdrlock_counter_reg[3]/Q
                         net (fo=7, routed)           0.072     1.819    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt3_rx_cdrlock_counter_reg__0[3]
    SLICE_X186Y38        LUT6 (Prop_lut6_I0_O)        0.028     1.847 r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt3_rx_cdrlock_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/p_0_in__1[5]
    SLICE_X186Y38        FDRE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt3_rx_cdrlock_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.056     2.244    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/SYSCLK_IN
    SLICE_X186Y38        FDRE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt3_rx_cdrlock_counter_reg[5]/C
                         clock pessimism             -0.586     1.658    
    SLICE_X186Y38        FDRE (Hold_fdre_C_D)         0.087     1.745    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt3_rx_cdrlock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 amc502_imp/g[7].clkfreq_imp/count0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amc502_imp/g[7].clkfreq_imp/diff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.400ns (80.871%)  route 0.095ns (19.129%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.667     1.522    amc502_imp/g[7].clkfreq_imp/CLK
    SLICE_X145Y294       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/count0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y294       FDRE (Prop_fdre_C_Q)         0.091     1.613 r  amc502_imp/g[7].clkfreq_imp/count0_reg[11]/Q
                         net (fo=1, routed)           0.094     1.707    amc502_imp/g[7].clkfreq_imp/count0[11]
    SLICE_X144Y295       LUT2 (Prop_lut2_I1_O)        0.064     1.771 r  amc502_imp/g[7].clkfreq_imp/diff[11]_i_2__6/O
                         net (fo=1, routed)           0.000     1.771    amc502_imp/g[7].clkfreq_imp/diff[11]_i_2__6_n_0
    SLICE_X144Y295       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.848 r  amc502_imp/g[7].clkfreq_imp/diff_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.848    amc502_imp/g[7].clkfreq_imp/diff_reg[11]_i_1__6_n_0
    SLICE_X144Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.875 r  amc502_imp/g[7].clkfreq_imp/diff_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.875    amc502_imp/g[7].clkfreq_imp/diff_reg[15]_i_1__6_n_0
    SLICE_X144Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.902 r  amc502_imp/g[7].clkfreq_imp/diff_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.902    amc502_imp/g[7].clkfreq_imp/diff_reg[19]_i_1__6_n_0
    SLICE_X144Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.929 r  amc502_imp/g[7].clkfreq_imp/diff_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.929    amc502_imp/g[7].clkfreq_imp/diff_reg[23]_i_1__6_n_0
    SLICE_X144Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.956 r  amc502_imp/g[7].clkfreq_imp/diff_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.957    amc502_imp/g[7].clkfreq_imp/diff_reg[27]_i_1__6_n_0
    SLICE_X144Y300       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.017 r  amc502_imp/g[7].clkfreq_imp/diff_reg[31]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     2.017    amc502_imp/g[7].clkfreq_imp/diff0[29]
    SLICE_X144Y300       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/diff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.995     2.183    amc502_imp/g[7].clkfreq_imp/CLK
    SLICE_X144Y300       FDRE                                         r  amc502_imp/g[7].clkfreq_imp/diff_reg[29]/C
                         clock pessimism             -0.361     1.822    
    SLICE_X144Y300       FDRE (Hold_fdre_C_D)         0.092     1.914    amc502_imp/g[7].clkfreq_imp/diff_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 gbe_imp/txbuffer_imp/cksum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbe_imp/latched_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.612%)  route 0.336ns (72.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.628     1.483    gbe_imp/txbuffer_imp/CLK
    SLICE_X116Y297       FDRE                                         r  gbe_imp/txbuffer_imp/cksum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y297       FDRE (Prop_fdre_C_Q)         0.100     1.583 r  gbe_imp/txbuffer_imp/cksum_reg[1]/Q
                         net (fo=2, routed)           0.336     1.919    gbe_imp/arptab_imp/cksum_reg[15][1]
    SLICE_X121Y300       LUT6 (Prop_lut6_I5_O)        0.028     1.947 r  gbe_imp/arptab_imp/latched_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.947    gbe_imp/arptab_imp_n_63
    SLICE_X121Y300       FDRE                                         r  gbe_imp/latched_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.956     2.144    gbe_imp/CLK
    SLICE_X121Y300       FDRE                                         r  gbe_imp/latched_data_reg[1]/C
                         clock pessimism             -0.361     1.783    
    SLICE_X121Y300       FDRE (Hold_fdre_C_D)         0.060     1.843    gbe_imp/latched_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 gbe_imp/txbuffer_imp/cksum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbe_imp/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz1_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.242%)  route 0.342ns (72.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.625     1.480    gbe_imp/txbuffer_imp/CLK
    SLICE_X115Y295       FDRE                                         r  gbe_imp/txbuffer_imp/cksum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y295       FDRE (Prop_fdre_C_Q)         0.100     1.580 r  gbe_imp/txbuffer_imp/cksum_reg[0]/Q
                         net (fo=2, routed)           0.342     1.922    gbe_imp/arptab_imp/cksum_reg[15][0]
    SLICE_X121Y300       LUT6 (Prop_lut6_I5_O)        0.028     1.950 r  gbe_imp/arptab_imp/latched_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.950    gbe_imp/arptab_imp_n_64
    SLICE_X121Y300       FDRE                                         r  gbe_imp/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.956     2.144    gbe_imp/CLK
    SLICE_X121Y300       FDRE                                         r  gbe_imp/latched_data_reg[0]/C
                         clock pessimism             -0.361     1.783    
    SLICE_X121Y300       FDRE (Hold_fdre_C_D)         0.060     1.843    gbe_imp/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz1_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz1_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y4   fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y5   fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y6   fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y7   fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y0   fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1   fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2   fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y3   fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt3_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y24  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y25  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKIN1     n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y6      mmcm_imp/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/DCLK        n/a            2.500         5.000       2.500      PLLE2_ADV_X0Y3       amc502_imp/slave_pll_imp/DCLK
Low Pulse Width   Fast    PLLE2_ADV/DCLK        n/a            2.500         5.000       2.500      PLLE2_ADV_X0Y3       amc502_imp/slave_pll_imp/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1     n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6      mmcm_imp/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1     n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6      mmcm_imp/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X104Y288       gbe_imp/txbuffer_imp/ram_reg_0_127_13_13/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X104Y288       gbe_imp/txbuffer_imp/ram_reg_0_127_13_13/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X104Y288       gbe_imp/txbuffer_imp/ram_reg_0_127_13_13/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X104Y288       gbe_imp/txbuffer_imp/ram_reg_0_127_13_13/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X102Y289       gbe_imp/txbuffer_imp/ram_reg_0_127_19_19/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768         5.000       4.232      SLICE_X102Y289       gbe_imp/txbuffer_imp/ram_reg_0_127_19_19/DP.LOW/CLK
High Pulse Width  Fast    PLLE2_ADV/DCLK        n/a            2.500         5.000       2.501      PLLE2_ADV_X0Y3       amc502_imp/slave_pll_imp/DCLK
High Pulse Width  Slow    PLLE2_ADV/DCLK        n/a            2.500         5.000       2.501      PLLE2_ADV_X0Y3       amc502_imp/slave_pll_imp/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1     n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6      mmcm_imp/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1     n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6      mmcm_imp/CLKIN1
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y249       mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y249       mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y249       mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y249       mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y248       mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X114Y248       mcs_imp/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_imp/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y6  mmcm_imp/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y6  mmcm_imp/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y6  mmcm_imp/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y6  mmcm_imp/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I_1
  To Clock:  I_1

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/R
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.223ns (5.616%)  route 3.748ns (94.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.748    12.897    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X183Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X183Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X183Y250       FDRE (Setup_fdre_C_R)       -0.304    13.397    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.223ns (5.616%)  route 3.748ns (94.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.748    12.897    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X182Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X182Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X182Y250       FDRE (Setup_fdre_C_R)       -0.281    13.420    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.223ns (5.660%)  route 3.717ns (94.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.717    12.866    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X183Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X183Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X183Y251       FDRE (Setup_fdre_C_R)       -0.304    13.397    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.223ns (5.884%)  route 3.567ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.567    12.716    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X184Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X184Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X184Y251       FDRE (Setup_fdre_C_R)       -0.304    13.397    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.223ns (5.884%)  route 3.567ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.567    12.716    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X184Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X184Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X184Y251       FDRE (Setup_fdre_C_R)       -0.304    13.397    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.223ns (5.884%)  route 3.567ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.567    12.716    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X184Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X184Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X184Y251       FDRE (Setup_fdre_C_R)       -0.304    13.397    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
                            (rising edge-triggered cell FDSE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.223ns (5.921%)  route 3.544ns (94.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.544    12.693    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X184Y252       FDSE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X184Y252       FDSE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X184Y252       FDSE (Setup_fdse_C_S)       -0.304    13.397    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.223ns (5.937%)  route 3.533ns (94.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.533    12.683    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X183Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X183Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X183Y252       FDRE (Setup_fdre_C_R)       -0.304    13.397    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.223ns (6.044%)  route 3.467ns (93.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.467    12.616    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X185Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X185Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X185Y253       FDRE (Setup_fdre_C_R)       -0.304    13.397    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.223ns (6.044%)  route 3.467ns (93.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.467    12.616    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X185Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X185Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X185Y253       FDRE (Setup_fdre_C_R)       -0.304    13.397    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  0.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.320ns (67.203%)  route 0.156ns (32.797%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.623     3.346    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y248       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y248       FDRE (Prop_fdre_C_Q)         0.118     3.464 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=4, routed)           0.155     3.620    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X180Y248       LUT1 (Prop_lut1_I0_O)        0.028     3.648 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     3.648    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0_n_0
    SLICE_X180Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     3.754 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X180Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.781 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.781    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X180Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.822 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.822    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_7
    SLICE_X180Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.932     4.321    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]/C
                         clock pessimism             -0.674     3.647    
    SLICE_X180Y250       FDRE (Hold_fdre_C_D)         0.092     3.739    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.332ns (68.009%)  route 0.156ns (31.991%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.623     3.346    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y248       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y248       FDRE (Prop_fdre_C_Q)         0.118     3.464 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=4, routed)           0.155     3.620    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X180Y248       LUT1 (Prop_lut1_I0_O)        0.028     3.648 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     3.648    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0_n_0
    SLICE_X180Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     3.754 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X180Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.781 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.781    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X180Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.834 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.834    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_5
    SLICE_X180Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.932     4.321    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[10]/C
                         clock pessimism             -0.674     3.647    
    SLICE_X180Y250       FDRE (Hold_fdre_C_D)         0.092     3.739    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.339ns (68.461%)  route 0.156ns (31.539%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.623     3.346    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y248       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y248       FDRE (Prop_fdre_C_Q)         0.118     3.464 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=4, routed)           0.155     3.620    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X180Y248       LUT1 (Prop_lut1_I0_O)        0.028     3.648 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     3.648    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0_n_0
    SLICE_X180Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     3.754 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X180Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.781 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.781    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X180Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.841 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.841    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_6
    SLICE_X180Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.932     4.321    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]/C
                         clock pessimism             -0.674     3.647    
    SLICE_X180Y250       FDRE (Hold_fdre_C_D)         0.092     3.739    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.283ns (59.345%)  route 0.194ns (40.655%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.623     3.346    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X185Y249       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y249       FDRE (Prop_fdre_C_Q)         0.100     3.446 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.193     3.639    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X185Y249       LUT1 (Prop_lut1_I0_O)        0.028     3.667 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3[0]_i_8/O
                         net (fo=1, routed)           0.000     3.667    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3[0]_i_8_n_0
    SLICE_X185Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.781 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.782    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_0
    SLICE_X185Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.823 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.823    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_7
    SLICE_X185Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.932     4.321    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X185Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/C
                         clock pessimism             -0.674     3.647    
    SLICE_X185Y250       FDRE (Hold_fdre_C_D)         0.071     3.718    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     3.575    pcs_pma/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.943     4.332    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism             -0.912     3.420    
    SLICE_X107Y311       FDPE (Hold_fdpe_C_D)         0.047     3.467    pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.346ns (68.901%)  route 0.156ns (31.099%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.623     3.346    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y248       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y248       FDRE (Prop_fdre_C_Q)         0.118     3.464 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=4, routed)           0.155     3.620    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X180Y248       LUT1 (Prop_lut1_I0_O)        0.028     3.648 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     3.648    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0_n_0
    SLICE_X180Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     3.754 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X180Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.781 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.781    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X180Y250       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     3.848 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.848    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_4
    SLICE_X180Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.932     4.321    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[11]/C
                         clock pessimism             -0.674     3.647    
    SLICE_X180Y250       FDRE (Hold_fdre_C_D)         0.092     3.739    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.347ns (68.963%)  route 0.156ns (31.037%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.623     3.346    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y248       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y248       FDRE (Prop_fdre_C_Q)         0.118     3.464 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=4, routed)           0.155     3.620    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X180Y248       LUT1 (Prop_lut1_I0_O)        0.028     3.648 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     3.648    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0_n_0
    SLICE_X180Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     3.754 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X180Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.781 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.781    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X180Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.808 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_0
    SLICE_X180Y251       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.849 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.849    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_7
    SLICE_X180Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.932     4.321    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism             -0.674     3.647    
    SLICE_X180Y251       FDRE (Hold_fdre_C_D)         0.092     3.739    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.294ns (60.261%)  route 0.194ns (39.739%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.623     3.346    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X185Y249       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y249       FDRE (Prop_fdre_C_Q)         0.100     3.446 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.193     3.639    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X185Y249       LUT1 (Prop_lut1_I0_O)        0.028     3.667 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3[0]_i_8/O
                         net (fo=1, routed)           0.000     3.667    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3[0]_i_8_n_0
    SLICE_X185Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.781 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.782    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_0
    SLICE_X185Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.834 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.834    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_5
    SLICE_X185Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.932     4.321    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X185Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/C
                         clock pessimism             -0.674     3.647    
    SLICE_X185Y250       FDRE (Hold_fdre_C_D)         0.071     3.718    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.359ns (69.686%)  route 0.156ns (30.314%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.623     3.346    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y248       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y248       FDRE (Prop_fdre_C_Q)         0.118     3.464 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=4, routed)           0.155     3.620    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X180Y248       LUT1 (Prop_lut1_I0_O)        0.028     3.648 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0/O
                         net (fo=1, routed)           0.000     3.648    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_8__0_n_0
    SLICE_X180Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     3.754 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X180Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.781 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.781    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X180Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.808 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.808    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_0
    SLICE_X180Y251       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.861 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.861    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_5
    SLICE_X180Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.932     4.321    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X180Y251       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism             -0.674     3.647    
    SLICE_X180Y251       FDRE (Hold_fdre_C_D)         0.092     3.739    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             I_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.302ns (60.902%)  route 0.194ns (39.098%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.623     3.346    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X185Y249       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y249       FDRE (Prop_fdre_C_Q)         0.100     3.446 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.193     3.639    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X185Y249       LUT1 (Prop_lut1_I0_O)        0.028     3.667 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3[0]_i_8/O
                         net (fo=1, routed)           0.000     3.667    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3[0]_i_8_n_0
    SLICE_X185Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.781 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.782    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_0
    SLICE_X185Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.842 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.842    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_6
    SLICE_X185Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.932     4.321    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X185Y250       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/C
                         clock pessimism             -0.674     3.647    
    SLICE_X185Y250       FDRE (Hold_fdre_C_D)         0.071     3.718    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mmcm_imp/CLKOUT0 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     IDELAYCTRL/REFCLK             n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2      idelayctrl_imp/REFCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y20  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y5    pcs_pma/U0/core_gt_common_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17       clk200mhz_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0            n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y6      mmcm_imp/CLKOUT0
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X107Y311       pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/C
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X107Y311       pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X185Y257       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X185Y256       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X176Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK             n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2      idelayctrl_imp/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0            n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y6      mmcm_imp/CLKOUT0
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X179Y248       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X179Y248       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X179Y248       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X187Y249       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X187Y248       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X180Y266       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X180Y267       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X177Y267       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X177Y267       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X177Y267       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X107Y311       pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[0]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X107Y311       pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[1]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X107Y311       pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[2]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350         2.500       2.150      SLICE_X107Y311       pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X184Y251       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X184Y251       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X184Y251       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X183Y251       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X183Y250       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         2.500       2.150      SLICE_X184Y252       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_imp_n_12
  To Clock:  mmcm_imp_n_12

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_imp_n_12
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mmcm_imp/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y20   fpclke_bufg/I
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071         100.000     98.929     MMCME2_ADV_X0Y6  mmcm_imp/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y6  mmcm_imp/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_imp_n_4
  To Clock:  mmcm_imp_n_4

Setup :            0  Failing Endpoints,  Worst Slack       43.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.479ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 0.653ns (10.034%)  route 5.855ns (89.966%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.265ns = ( 57.265 - 50.000 ) 
    Source Clock Delay      (SCD):    8.770ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.396     8.770    amc502_imp/clk20mhz
    SLICE_X131Y283       FDRE                                         r  amc502_imp/i2c_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.223     8.993 r  amc502_imp/i2c_addr_reg[3]/Q
                         net (fo=129, routed)         4.798    13.791    amc502_imp/i2c_addr_reg__0[3]
    SLICE_X159Y297       MUXF8 (Prop_muxf8_S_O)       0.141    13.932 r  amc502_imp/i2c_din_reg[0]_i_13/O
                         net (fo=1, routed)           1.057    14.989    amc502_imp/i2c_din_reg[0]_i_13_n_0
    SLICE_X146Y271       LUT6 (Prop_lut6_I1_O)        0.126    15.115 r  amc502_imp/i2c_din[0]_i_5/O
                         net (fo=1, routed)           0.000    15.115    amc502_imp/i2c_din[0]_i_5_n_0
    SLICE_X146Y271       MUXF7 (Prop_muxf7_I1_O)      0.117    15.232 r  amc502_imp/i2c_din_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    15.232    amc502_imp/i2c_din_reg[0]_i_2_n_0
    SLICE_X146Y271       MUXF8 (Prop_muxf8_I0_O)      0.046    15.278 r  amc502_imp/i2c_din_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.278    amc502_imp/i2c_din_reg[0]_i_1_n_0
    SLICE_X146Y271       FDRE                                         r  amc502_imp/i2c_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.287    57.265    amc502_imp/clk20mhz
    SLICE_X146Y271       FDRE                                         r  amc502_imp/i2c_din_reg[0]/C
                         clock pessimism              1.519    58.784    
                         clock uncertainty           -0.103    58.681    
    SLICE_X146Y271       FDRE (Setup_fdre_C_D)        0.076    58.757    amc502_imp/i2c_din_reg[0]
  -------------------------------------------------------------------
                         required time                         58.757    
                         arrival time                         -15.278    
  -------------------------------------------------------------------
                         slack                                 43.479    

Slack (MET) :             43.479ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.657ns (10.141%)  route 5.822ns (89.859%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.264ns = ( 57.264 - 50.000 ) 
    Source Clock Delay      (SCD):    8.770ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.396     8.770    amc502_imp/clk20mhz
    SLICE_X131Y283       FDRE                                         r  amc502_imp/i2c_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.223     8.993 r  amc502_imp/i2c_addr_reg[3]/Q
                         net (fo=129, routed)         4.749    13.742    amc502_imp/i2c_addr_reg__0[3]
    SLICE_X149Y296       MUXF8 (Prop_muxf8_S_O)       0.141    13.883 r  amc502_imp/i2c_din_reg[7]_i_16/O
                         net (fo=1, routed)           1.073    14.956    amc502_imp/i2c_din_reg[7]_i_16_n_0
    SLICE_X143Y280       LUT6 (Prop_lut6_I5_O)        0.126    15.082 r  amc502_imp/i2c_din[7]_i_6/O
                         net (fo=1, routed)           0.000    15.082    amc502_imp/i2c_din[7]_i_6_n_0
    SLICE_X143Y280       MUXF7 (Prop_muxf7_I1_O)      0.122    15.204 r  amc502_imp/i2c_din_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    15.204    amc502_imp/i2c_din_reg[7]_i_3_n_0
    SLICE_X143Y280       MUXF8 (Prop_muxf8_I0_O)      0.045    15.249 r  amc502_imp/i2c_din_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    15.249    amc502_imp/i2c_din_reg[7]_i_2_n_0
    SLICE_X143Y280       FDRE                                         r  amc502_imp/i2c_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.286    57.264    amc502_imp/clk20mhz
    SLICE_X143Y280       FDRE                                         r  amc502_imp/i2c_din_reg[7]/C
                         clock pessimism              1.519    58.783    
                         clock uncertainty           -0.103    58.680    
    SLICE_X143Y280       FDRE (Setup_fdre_C_D)        0.048    58.728    amc502_imp/i2c_din_reg[7]
  -------------------------------------------------------------------
                         required time                         58.728    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 43.479    

Slack (MET) :             43.716ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 0.660ns (10.584%)  route 5.576ns (89.416%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns = ( 57.258 - 50.000 ) 
    Source Clock Delay      (SCD):    8.770ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.396     8.770    amc502_imp/clk20mhz
    SLICE_X131Y283       FDRE                                         r  amc502_imp/i2c_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.223     8.993 r  amc502_imp/i2c_addr_reg[3]/Q
                         net (fo=129, routed)         4.560    13.553    amc502_imp/i2c_addr_reg__0[3]
    SLICE_X150Y291       MUXF8 (Prop_muxf8_S_O)       0.145    13.698 r  amc502_imp/i2c_din_reg[6]_i_15/O
                         net (fo=1, routed)           1.016    14.714    amc502_imp/i2c_din_reg[6]_i_15_n_0
    SLICE_X143Y274       LUT6 (Prop_lut6_I5_O)        0.125    14.839 r  amc502_imp/i2c_din[6]_i_5/O
                         net (fo=1, routed)           0.000    14.839    amc502_imp/i2c_din[6]_i_5_n_0
    SLICE_X143Y274       MUXF7 (Prop_muxf7_I1_O)      0.122    14.961 r  amc502_imp/i2c_din_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    14.961    amc502_imp/i2c_din_reg[6]_i_2_n_0
    SLICE_X143Y274       MUXF8 (Prop_muxf8_I0_O)      0.045    15.006 r  amc502_imp/i2c_din_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    15.006    amc502_imp/i2c_din_reg[6]_i_1_n_0
    SLICE_X143Y274       FDRE                                         r  amc502_imp/i2c_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.280    57.258    amc502_imp/clk20mhz
    SLICE_X143Y274       FDRE                                         r  amc502_imp/i2c_din_reg[6]/C
                         clock pessimism              1.519    58.777    
                         clock uncertainty           -0.103    58.674    
    SLICE_X143Y274       FDRE (Setup_fdre_C_D)        0.048    58.722    amc502_imp/i2c_din_reg[6]
  -------------------------------------------------------------------
                         required time                         58.722    
                         arrival time                         -15.006    
  -------------------------------------------------------------------
                         slack                                 43.716    

Slack (MET) :             43.743ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.660ns (10.630%)  route 5.549ns (89.370%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns = ( 57.258 - 50.000 ) 
    Source Clock Delay      (SCD):    8.770ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.396     8.770    amc502_imp/clk20mhz
    SLICE_X131Y283       FDRE                                         r  amc502_imp/i2c_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.223     8.993 r  amc502_imp/i2c_addr_reg[3]/Q
                         net (fo=129, routed)         4.475    13.468    amc502_imp/i2c_addr_reg__0[3]
    SLICE_X160Y294       MUXF8 (Prop_muxf8_S_O)       0.145    13.613 r  amc502_imp/i2c_din_reg[1]_i_12/O
                         net (fo=1, routed)           1.074    14.687    amc502_imp/i2c_din_reg[1]_i_12_n_0
    SLICE_X143Y275       LUT6 (Prop_lut6_I0_O)        0.125    14.812 r  amc502_imp/i2c_din[1]_i_5/O
                         net (fo=1, routed)           0.000    14.812    amc502_imp/i2c_din[1]_i_5_n_0
    SLICE_X143Y275       MUXF7 (Prop_muxf7_I1_O)      0.122    14.934 r  amc502_imp/i2c_din_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    14.934    amc502_imp/i2c_din_reg[1]_i_2_n_0
    SLICE_X143Y275       MUXF8 (Prop_muxf8_I0_O)      0.045    14.979 r  amc502_imp/i2c_din_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.979    amc502_imp/i2c_din_reg[1]_i_1_n_0
    SLICE_X143Y275       FDRE                                         r  amc502_imp/i2c_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.280    57.258    amc502_imp/clk20mhz
    SLICE_X143Y275       FDRE                                         r  amc502_imp/i2c_din_reg[1]/C
                         clock pessimism              1.519    58.777    
                         clock uncertainty           -0.103    58.674    
    SLICE_X143Y275       FDRE (Setup_fdre_C_D)        0.048    58.722    amc502_imp/i2c_din_reg[1]
  -------------------------------------------------------------------
                         required time                         58.722    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                 43.743    

Slack (MET) :             43.769ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 0.653ns (10.510%)  route 5.560ns (89.490%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 57.261 - 50.000 ) 
    Source Clock Delay      (SCD):    8.770ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.396     8.770    amc502_imp/clk20mhz
    SLICE_X131Y283       FDRE                                         r  amc502_imp/i2c_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.223     8.993 r  amc502_imp/i2c_addr_reg[3]/Q
                         net (fo=129, routed)         4.462    13.455    amc502_imp/i2c_addr_reg__0[3]
    SLICE_X155Y293       MUXF8 (Prop_muxf8_S_O)       0.141    13.596 r  amc502_imp/i2c_din_reg[2]_i_13/O
                         net (fo=1, routed)           1.098    14.694    amc502_imp/i2c_din_reg[2]_i_13_n_0
    SLICE_X140Y271       LUT6 (Prop_lut6_I1_O)        0.126    14.820 r  amc502_imp/i2c_din[2]_i_5/O
                         net (fo=1, routed)           0.000    14.820    amc502_imp/i2c_din[2]_i_5_n_0
    SLICE_X140Y271       MUXF7 (Prop_muxf7_I1_O)      0.117    14.937 r  amc502_imp/i2c_din_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    14.937    amc502_imp/i2c_din_reg[2]_i_2_n_0
    SLICE_X140Y271       MUXF8 (Prop_muxf8_I0_O)      0.046    14.983 r  amc502_imp/i2c_din_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.983    amc502_imp/i2c_din_reg[2]_i_1_n_0
    SLICE_X140Y271       FDRE                                         r  amc502_imp/i2c_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.283    57.261    amc502_imp/clk20mhz
    SLICE_X140Y271       FDRE                                         r  amc502_imp/i2c_din_reg[2]/C
                         clock pessimism              1.519    58.780    
                         clock uncertainty           -0.103    58.677    
    SLICE_X140Y271       FDRE (Setup_fdre_C_D)        0.076    58.753    amc502_imp/i2c_din_reg[2]
  -------------------------------------------------------------------
                         required time                         58.753    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                 43.769    

Slack (MET) :             43.913ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 0.656ns (10.808%)  route 5.413ns (89.192%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.261ns = ( 57.261 - 50.000 ) 
    Source Clock Delay      (SCD):    8.770ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.396     8.770    amc502_imp/clk20mhz
    SLICE_X131Y283       FDRE                                         r  amc502_imp/i2c_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.223     8.993 r  amc502_imp/i2c_addr_reg[3]/Q
                         net (fo=129, routed)         4.247    13.241    amc502_imp/i2c_addr_reg__0[3]
    SLICE_X160Y287       MUXF8 (Prop_muxf8_S_O)       0.145    13.386 r  amc502_imp/i2c_din_reg[4]_i_14/O
                         net (fo=1, routed)           1.166    14.552    amc502_imp/i2c_din_reg[4]_i_14_n_0
    SLICE_X144Y273       LUT6 (Prop_lut6_I3_O)        0.125    14.677 r  amc502_imp/i2c_din[4]_i_5/O
                         net (fo=1, routed)           0.000    14.677    amc502_imp/i2c_din[4]_i_5_n_0
    SLICE_X144Y273       MUXF7 (Prop_muxf7_I1_O)      0.117    14.794 r  amc502_imp/i2c_din_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    14.794    amc502_imp/i2c_din_reg[4]_i_2_n_0
    SLICE_X144Y273       MUXF8 (Prop_muxf8_I0_O)      0.046    14.840 r  amc502_imp/i2c_din_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.840    amc502_imp/i2c_din_reg[4]_i_1_n_0
    SLICE_X144Y273       FDRE                                         r  amc502_imp/i2c_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.283    57.261    amc502_imp/clk20mhz
    SLICE_X144Y273       FDRE                                         r  amc502_imp/i2c_din_reg[4]/C
                         clock pessimism              1.519    58.780    
                         clock uncertainty           -0.103    58.677    
    SLICE_X144Y273       FDRE (Setup_fdre_C_D)        0.076    58.753    amc502_imp/i2c_din_reg[4]
  -------------------------------------------------------------------
                         required time                         58.753    
                         arrival time                         -14.840    
  -------------------------------------------------------------------
                         slack                                 43.913    

Slack (MET) :             44.102ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.653ns (11.090%)  route 5.235ns (88.910%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.268ns = ( 57.268 - 50.000 ) 
    Source Clock Delay      (SCD):    8.770ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.396     8.770    amc502_imp/clk20mhz
    SLICE_X131Y283       FDRE                                         r  amc502_imp/i2c_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.223     8.993 r  amc502_imp/i2c_addr_reg[3]/Q
                         net (fo=129, routed)         4.479    13.472    amc502_imp/i2c_addr_reg__0[3]
    SLICE_X153Y287       MUXF8 (Prop_muxf8_S_O)       0.141    13.613 r  amc502_imp/i2c_din_reg[5]_i_13/O
                         net (fo=1, routed)           0.756    14.369    amc502_imp/i2c_din_reg[5]_i_13_n_0
    SLICE_X146Y281       LUT6 (Prop_lut6_I1_O)        0.126    14.495 r  amc502_imp/i2c_din[5]_i_5/O
                         net (fo=1, routed)           0.000    14.495    amc502_imp/i2c_din[5]_i_5_n_0
    SLICE_X146Y281       MUXF7 (Prop_muxf7_I1_O)      0.117    14.612 r  amc502_imp/i2c_din_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    14.612    amc502_imp/i2c_din_reg[5]_i_2_n_0
    SLICE_X146Y281       MUXF8 (Prop_muxf8_I0_O)      0.046    14.658 r  amc502_imp/i2c_din_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.658    amc502_imp/i2c_din_reg[5]_i_1_n_0
    SLICE_X146Y281       FDRE                                         r  amc502_imp/i2c_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.290    57.268    amc502_imp/clk20mhz
    SLICE_X146Y281       FDRE                                         r  amc502_imp/i2c_din_reg[5]/C
                         clock pessimism              1.519    58.787    
                         clock uncertainty           -0.103    58.684    
    SLICE_X146Y281       FDRE (Setup_fdre_C_D)        0.076    58.760    amc502_imp/i2c_din_reg[5]
  -------------------------------------------------------------------
                         required time                         58.760    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                 44.102    

Slack (MET) :             44.326ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.653ns (11.538%)  route 5.006ns (88.462%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.264ns = ( 57.264 - 50.000 ) 
    Source Clock Delay      (SCD):    8.770ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.396     8.770    amc502_imp/clk20mhz
    SLICE_X131Y283       FDRE                                         r  amc502_imp/i2c_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.223     8.993 r  amc502_imp/i2c_addr_reg[3]/Q
                         net (fo=129, routed)         4.227    13.221    amc502_imp/i2c_addr_reg__0[3]
    SLICE_X151Y288       MUXF8 (Prop_muxf8_S_O)       0.141    13.362 r  amc502_imp/i2c_din_reg[3]_i_13/O
                         net (fo=1, routed)           0.779    14.141    amc502_imp/i2c_din_reg[3]_i_13_n_0
    SLICE_X146Y277       LUT6 (Prop_lut6_I1_O)        0.126    14.267 r  amc502_imp/i2c_din[3]_i_5/O
                         net (fo=1, routed)           0.000    14.267    amc502_imp/i2c_din[3]_i_5_n_0
    SLICE_X146Y277       MUXF7 (Prop_muxf7_I1_O)      0.117    14.384 r  amc502_imp/i2c_din_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.384    amc502_imp/i2c_din_reg[3]_i_2_n_0
    SLICE_X146Y277       MUXF8 (Prop_muxf8_I0_O)      0.046    14.430 r  amc502_imp/i2c_din_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.430    amc502_imp/i2c_din_reg[3]_i_1_n_0
    SLICE_X146Y277       FDRE                                         r  amc502_imp/i2c_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.286    57.264    amc502_imp/clk20mhz
    SLICE_X146Y277       FDRE                                         r  amc502_imp/i2c_din_reg[3]/C
                         clock pessimism              1.519    58.783    
                         clock uncertainty           -0.103    58.680    
    SLICE_X146Y277       FDRE (Setup_fdre_C_D)        0.076    58.756    amc502_imp/i2c_din_reg[3]
  -------------------------------------------------------------------
                         required time                         58.756    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                 44.326    

Slack (MET) :             45.875ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_l1_imp/i2c_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.388ns (10.531%)  route 3.296ns (89.469%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.200ns = ( 57.200 - 50.000 ) 
    Source Clock Delay      (SCD):    8.753ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.379     8.753    amc502_imp/i2c_l1_imp/clk20mhz
    SLICE_X108Y275       FDRE                                         r  amc502_imp/i2c_l1_imp/i2c_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y275       FDRE (Prop_fdre_C_Q)         0.259     9.012 f  amc502_imp/i2c_l1_imp/i2c_divider_reg[7]/Q
                         net (fo=5, routed)           0.475     9.487    amc502_imp/i2c_l1_imp/i2c_divider_reg__0[7]
    SLICE_X108Y276       LUT4 (Prop_lut4_I2_O)        0.043     9.530 f  amc502_imp/i2c_l1_imp/i2c_next_addr_i_3/O
                         net (fo=1, routed)           0.365     9.895    amc502_imp/i2c_l1_imp/i2c_next_addr_i_3_n_0
    SLICE_X108Y275       LUT5 (Prop_lut5_I4_O)        0.043     9.938 r  amc502_imp/i2c_l1_imp/i2c_next_addr_i_2/O
                         net (fo=6, routed)           0.737    10.675    amc502_imp/i2c_l1_imp/p_0_in
    SLICE_X129Y279       LUT5 (Prop_lut5_I1_O)        0.043    10.718 r  amc502_imp/i2c_l1_imp/i2c_rbuf_reg_r1_0_63_0_2_i_1/O
                         net (fo=48, routed)          1.720    12.437    amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/WE
    SLICE_X122Y279       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.222    57.200    amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/WCLK
    SLICE_X122Y279       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMA/CLK
                         clock pessimism              1.519    58.719    
                         clock uncertainty           -0.103    58.616    
    SLICE_X122Y279       RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303    58.313    amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         58.313    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                 45.875    

Slack (MET) :             45.875ns  (required time - arrival time)
  Source:                 amc502_imp/i2c_l1_imp/i2c_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mmcm_imp_n_4 rise@50.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.388ns (10.531%)  route 3.296ns (89.469%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.200ns = ( 57.200 - 50.000 ) 
    Source Clock Delay      (SCD):    8.753ns
    Clock Pessimism Removal (CPR):    1.519ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           2.003     7.281    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.379     8.753    amc502_imp/i2c_l1_imp/clk20mhz
    SLICE_X108Y275       FDRE                                         r  amc502_imp/i2c_l1_imp/i2c_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y275       FDRE (Prop_fdre_C_Q)         0.259     9.012 f  amc502_imp/i2c_l1_imp/i2c_divider_reg[7]/Q
                         net (fo=5, routed)           0.475     9.487    amc502_imp/i2c_l1_imp/i2c_divider_reg__0[7]
    SLICE_X108Y276       LUT4 (Prop_lut4_I2_O)        0.043     9.530 f  amc502_imp/i2c_l1_imp/i2c_next_addr_i_3/O
                         net (fo=1, routed)           0.365     9.895    amc502_imp/i2c_l1_imp/i2c_next_addr_i_3_n_0
    SLICE_X108Y275       LUT5 (Prop_lut5_I4_O)        0.043     9.938 r  amc502_imp/i2c_l1_imp/i2c_next_addr_i_2/O
                         net (fo=6, routed)           0.737    10.675    amc502_imp/i2c_l1_imp/p_0_in
    SLICE_X129Y279       LUT5 (Prop_lut5_I1_O)        0.043    10.718 r  amc502_imp/i2c_l1_imp/i2c_rbuf_reg_r1_0_63_0_2_i_1/O
                         net (fo=48, routed)          1.720    12.437    amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/WE
    SLICE_X122Y279       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                     50.000    50.000 r  
    W8                                                0.000    50.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    50.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    50.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    50.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    51.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    52.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    52.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570    53.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    54.047 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.848    55.895    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083    55.978 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         1.222    57.200    amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/WCLK
    SLICE_X122Y279       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMB/CLK
                         clock pessimism              1.519    58.719    
                         clock uncertainty           -0.103    58.616    
    SLICE_X122Y279       RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303    58.313    amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         58.313    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                 45.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 amc502_imp/i2c_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.100ns (22.118%)  route 0.352ns (77.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.620     3.343    amc502_imp/clk20mhz
    SLICE_X131Y281       FDRE                                         r  amc502_imp/i2c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y281       FDRE (Prop_fdre_C_Q)         0.100     3.443 r  amc502_imp/i2c_addr_reg[0]/Q
                         net (fo=302, routed)         0.352     3.795    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/ADDRD0
    SLICE_X132Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.876     4.265    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/WCLK
    SLICE_X132Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMA/CLK
                         clock pessimism             -0.859     3.406    
    SLICE_X132Y282       RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.297     3.703    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 amc502_imp/i2c_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.100ns (22.118%)  route 0.352ns (77.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.620     3.343    amc502_imp/clk20mhz
    SLICE_X131Y281       FDRE                                         r  amc502_imp/i2c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y281       FDRE (Prop_fdre_C_Q)         0.100     3.443 r  amc502_imp/i2c_addr_reg[0]/Q
                         net (fo=302, routed)         0.352     3.795    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/ADDRD0
    SLICE_X132Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.876     4.265    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/WCLK
    SLICE_X132Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.859     3.406    
    SLICE_X132Y282       RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.297     3.703    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 amc502_imp/i2c_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.100ns (22.118%)  route 0.352ns (77.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.620     3.343    amc502_imp/clk20mhz
    SLICE_X131Y281       FDRE                                         r  amc502_imp/i2c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y281       FDRE (Prop_fdre_C_Q)         0.100     3.443 r  amc502_imp/i2c_addr_reg[0]/Q
                         net (fo=302, routed)         0.352     3.795    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/ADDRD0
    SLICE_X132Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.876     4.265    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/WCLK
    SLICE_X132Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMC/CLK
                         clock pessimism             -0.859     3.406    
    SLICE_X132Y282       RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.297     3.703    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 amc502_imp/i2c_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.100ns (22.118%)  route 0.352ns (77.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.620     3.343    amc502_imp/clk20mhz
    SLICE_X131Y281       FDRE                                         r  amc502_imp/i2c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y281       FDRE (Prop_fdre_C_Q)         0.100     3.443 r  amc502_imp/i2c_addr_reg[0]/Q
                         net (fo=302, routed)         0.352     3.795    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/ADDRD0
    SLICE_X132Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.876     4.265    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/WCLK
    SLICE_X132Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMD/CLK
                         clock pessimism             -0.859     3.406    
    SLICE_X132Y282       RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.297     3.703    amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 amc502_imp/i2c_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.170%)  route 0.231ns (69.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.235ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.620     3.343    amc502_imp/clk20mhz
    SLICE_X131Y281       FDRE                                         r  amc502_imp/i2c_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y281       FDRE (Prop_fdre_C_Q)         0.100     3.443 r  amc502_imp/i2c_addr_reg[3]_rep/Q
                         net (fo=260, routed)         0.231     3.675    amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/A3
    SLICE_X130Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.846     4.235    amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/WCLK
    SLICE_X130Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/DP/CLK
                         clock pessimism             -0.879     3.356    
    SLICE_X130Y282       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     3.581    amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 amc502_imp/i2c_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.170%)  route 0.231ns (69.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.235ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.620     3.343    amc502_imp/clk20mhz
    SLICE_X131Y281       FDRE                                         r  amc502_imp/i2c_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y281       FDRE (Prop_fdre_C_Q)         0.100     3.443 r  amc502_imp/i2c_addr_reg[3]_rep/Q
                         net (fo=260, routed)         0.231     3.675    amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/A3
    SLICE_X130Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.846     4.235    amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/WCLK
    SLICE_X130Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/SP/CLK
                         clock pessimism             -0.879     3.356    
    SLICE_X130Y282       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     3.581    amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 amc502_imp/i2c_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.170%)  route 0.231ns (69.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.235ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.620     3.343    amc502_imp/clk20mhz
    SLICE_X131Y281       FDRE                                         r  amc502_imp/i2c_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y281       FDRE (Prop_fdre_C_Q)         0.100     3.443 r  amc502_imp/i2c_addr_reg[3]_rep/Q
                         net (fo=260, routed)         0.231     3.675    amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/A3
    SLICE_X130Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.846     4.235    amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/WCLK
    SLICE_X130Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/DP/CLK
                         clock pessimism             -0.879     3.356    
    SLICE_X130Y282       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     3.581    amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/DP
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 amc502_imp/i2c_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.170%)  route 0.231ns (69.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.235ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.620     3.343    amc502_imp/clk20mhz
    SLICE_X131Y281       FDRE                                         r  amc502_imp/i2c_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y281       FDRE (Prop_fdre_C_Q)         0.100     3.443 r  amc502_imp/i2c_addr_reg[3]_rep/Q
                         net (fo=260, routed)         0.231     3.675    amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/A3
    SLICE_X130Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.846     4.235    amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/WCLK
    SLICE_X130Y282       RAMD64E                                      r  amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/SP/CLK
                         clock pessimism             -0.879     3.356    
    SLICE_X130Y282       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225     3.581    amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/cs_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.358%)  route 0.081ns (38.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.309ns
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    0.898ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.677     3.400    fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/clk20mhz
    SLICE_X75Y323        FDRE                                         r  fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y323        FDRE (Prop_fdre_C_Q)         0.100     3.500 r  fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/FSM_onehot_state_reg[0]/Q
                         net (fo=17, routed)          0.081     3.581    fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/FSM_onehot_state_reg_n_0_[0]
    SLICE_X74Y323        LUT2 (Prop_lut2_I0_O)        0.028     3.609 r  fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/cs_i_1__1/O
                         net (fo=1, routed)           0.000     3.609    fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/cs_i_1__1_n_0
    SLICE_X74Y323        FDRE                                         r  fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.920     4.309    fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/clk20mhz
    SLICE_X74Y323        FDRE                                         r  fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/cs_reg/C
                         clock pessimism             -0.898     3.411    
    SLICE_X74Y323        FDRE (Hold_fdre_C_D)         0.087     3.498    fmc228_card0_imp/g_adc_spi[1].adc_spi_imp/cs_reg
  -------------------------------------------------------------------
                         required time                         -3.498    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/lmk_spi_imp/read_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fmc228_card0_imp/lmk_spi_imp/din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_imp_n_4  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mmcm_imp_n_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_imp_n_4 rise@0.000ns - mmcm_imp_n_4 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.615%)  route 0.090ns (47.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.306ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.006     2.697    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.672     3.395    fmc228_card0_imp/lmk_spi_imp/clk20mhz
    SLICE_X87Y327        FDRE                                         r  fmc228_card0_imp/lmk_spi_imp/read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y327        FDRE (Prop_fdre_C_Q)         0.100     3.495 r  fmc228_card0_imp/lmk_spi_imp/read_reg_reg[0]/Q
                         net (fo=2, routed)           0.090     3.585    fmc228_card0_imp/lmk_spi_imp/read_reg__0[0]
    SLICE_X86Y327        FDRE                                         r  fmc228_card0_imp/lmk_spi_imp/din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_imp_n_4 rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT1
                         net (fo=1, routed)           1.075     3.359    mmcm_imp_n_4
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk20mhz_bufg_inst/O
                         net (fo=578, routed)         0.917     4.306    fmc228_card0_imp/lmk_spi_imp/clk20mhz
    SLICE_X86Y327        FDRE                                         r  fmc228_card0_imp/lmk_spi_imp/din_reg[0]/C
                         clock pessimism             -0.900     3.406    
    SLICE_X86Y327        FDRE (Hold_fdre_C_D)         0.063     3.469    fmc228_card0_imp/lmk_spi_imp/din_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_imp_n_4
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mmcm_imp/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         50.000      48.592     BUFGCTRL_X0Y22   clk20mhz_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         50.000      48.929     MMCME2_ADV_X0Y6  mmcm_imp/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X108Y275   amc502_imp/i2c_l1_imp/divider_stuff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X109Y275   amc502_imp/i2c_l1_imp/divider_stuff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X142Y253   fmc228_card1_imp/hmc_spi_imp/j_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X144Y247   fmc228_card1_imp/lmk_spi_imp/din_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X144Y247   fmc228_card1_imp/lmk_spi_imp/din_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X144Y247   fmc228_card1_imp/lmk_spi_imp/din_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X144Y247   fmc228_card1_imp/lmk_spi_imp/din_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X91Y327    fmc228_card0_imp/hmc_spi_imp/j_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y6  mmcm_imp/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X122Y279   amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X122Y279   amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X122Y279   amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X122Y279   amc502_imp/i2c_rbuf_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y282   amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y282   amc502_imp/i2c_rbuf_reg_r1_128_191_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y282   amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y282   amc502_imp/i2c_rbuf_reg_r1_128_191_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X136Y282   amc502_imp/i2c_rbuf_reg_r1_192_255_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X136Y282   amc502_imp/i2c_rbuf_reg_r1_192_255_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y278   amc502_imp/i2c_rbuf_reg_r2_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y278   amc502_imp/i2c_rbuf_reg_r2_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y278   amc502_imp/i2c_rbuf_reg_r2_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y278   amc502_imp/i2c_rbuf_reg_r2_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y279   amc502_imp/i2c_rbuf_reg_r2_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y279   amc502_imp/i2c_rbuf_reg_r2_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y279   amc502_imp/i2c_rbuf_reg_r2_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X130Y279   amc502_imp/i2c_rbuf_reg_r2_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X132Y282   amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         25.000      24.232     SLICE_X132Y282   amc502_imp/i2c_rbuf_reg_r2_192_255_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk125mhz2_p
  To Clock:  clk125mhz2_p

Setup :            0  Failing Endpoints,  Worst Slack        7.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125mhz2_p rise@8.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 11.976 - 8.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    1.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.196     3.552    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.645 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.530     5.175    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y255       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.175 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.175    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X186Y255       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      8.000     8.000 r  
    L8                                                0.000     8.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     8.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.118    10.537    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    10.620 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.356    11.976    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.199    13.175    
                         clock uncertainty           -0.035    13.139    
    SLICE_X186Y255       FDRE (Setup_fdre_C_D)        0.064    13.203    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125mhz2_p rise@8.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 11.974 - 8.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    1.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.196     3.552    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.645 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.528     5.173    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y259       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.173 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.173    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X186Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      8.000     8.000 r  
    L8                                                0.000     8.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     8.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.118    10.537    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    10.620 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.354    11.974    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.199    13.173    
                         clock uncertainty           -0.035    13.137    
    SLICE_X186Y259       FDRE (Setup_fdre_C_D)        0.064    13.201    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125mhz2_p rise@8.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 11.974 - 8.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    1.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.196     3.552    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.645 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.528     5.173    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y259       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     5.910 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.910    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      8.000     8.000 r  
    L8                                                0.000     8.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     8.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.118    10.537    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    10.620 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.354    11.974    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.199    13.173    
                         clock uncertainty           -0.035    13.137    
    SLICE_X186Y259       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    13.101    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.101    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125mhz2_p rise@8.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 11.976 - 8.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    1.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.196     3.552    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.645 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.530     5.175    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y255       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.918 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.918    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      8.000     8.000 r  
    L8                                                0.000     8.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     8.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.118    10.537    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    10.620 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.356    11.976    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.199    13.175    
                         clock uncertainty           -0.035    13.139    
    SLICE_X186Y255       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    13.117    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125mhz2_p rise@8.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 11.974 - 8.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    1.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.196     3.552    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.645 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.528     5.173    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y259       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.916 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.916    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      8.000     8.000 r  
    L8                                                0.000     8.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     8.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.118    10.537    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    10.620 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.354    11.974    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.199    13.173    
                         clock uncertainty           -0.035    13.137    
    SLICE_X186Y259       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    13.115    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125mhz2_p rise@8.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 11.976 - 8.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    1.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.196     3.552    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.645 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.530     5.175    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y255       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     5.910 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.910    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      8.000     8.000 r  
    L8                                                0.000     8.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     8.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.118    10.537    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    10.620 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.356    11.976    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.199    13.175    
                         clock uncertainty           -0.035    13.139    
    SLICE_X186Y255       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.113    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125mhz2_p rise@8.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 11.974 - 8.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    1.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.196     3.552    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.645 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.528     5.173    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y259       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     5.908 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.908    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      8.000     8.000 r  
    L8                                                0.000     8.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     8.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           1.118    10.537    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    10.620 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.354    11.974    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.199    13.173    
                         clock uncertainty           -0.035    13.137    
    SLICE_X186Y259       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.111    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  7.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz2_p rise@0.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.585     1.027    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.053 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.702     1.755    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y255       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.026 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.026    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.626     1.359    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.389 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.931     2.320    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.565     1.755    
    SLICE_X186Y255       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.854    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz2_p rise@0.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.585     1.027    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.053 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.701     1.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y259       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.025 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.025    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.626     1.359    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.389 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.930     2.319    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.565     1.754    
    SLICE_X186Y259       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.853    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz2_p rise@0.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.585     1.027    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.053 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.702     1.755    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y255       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.031 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.031    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.626     1.359    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.389 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.931     2.320    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.565     1.755    
    SLICE_X186Y255       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.857    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz2_p rise@0.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.585     1.027    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.053 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.701     1.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y259       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.030 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.030    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.626     1.359    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.389 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.930     2.319    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.565     1.754    
    SLICE_X186Y259       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.856    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz2_p rise@0.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.585     1.027    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.053 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.701     1.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y259       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.030 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.030    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.626     1.359    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.389 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.930     2.319    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.565     1.754    
    SLICE_X186Y259       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.848    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz2_p rise@0.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.585     1.027    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.053 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.701     1.754    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y259       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     2.152 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     2.152    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X186Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.626     1.359    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.389 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.930     2.319    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.565     1.754    
    SLICE_X186Y259       FDRE (Hold_fdre_C_D)         0.087     1.841    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz2_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125mhz2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz2_p rise@0.000ns - clk125mhz2_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.585     1.027    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.053 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.702     1.755    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       SRLC32E                                      r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y255       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     2.153 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     2.153    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X186Y255       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz2_p rise edge)
                                                      0.000     0.000 r  
    L8                                                0.000     0.000 r  clk125mhz2_p (IN)
                         net (fo=0)                   0.000     0.000    clk125mhz2_p
    L8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125mhz2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    pcs_pma/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.626     1.359    pcs_pma/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.389 r  pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.931     2.320    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X186Y255       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.565     1.755    
    SLICE_X186Y255       FDRE (Hold_fdre_C_D)         0.087     1.842    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125mhz2_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125mhz2_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y20  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y20  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y5    pcs_pma/U0/core_gt_common_i/gtxe2_common_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y19       pcs_pma/U0/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y11    pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X186Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X186Y255       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc228_dclkout0_p
  To Clock:  fmc228_dclkout0_p

Setup :           24  Failing Endpoints,  Worst Slack       -0.063ns,  Total Violation       -0.556ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.774ns (20.409%)  route 3.018ns (79.591%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 8.259 - 4.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.634     5.516    fmc228_card0_imp/pf_1_imp/sum_imp/CLK
    SLICE_X162Y338       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y338       FDRE (Prop_fdre_C_Q)         0.259     5.775 r  fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/Q
                         net (fo=22, routed)          0.724     6.499    fmc228_card0_imp/pf_1_imp/sum_imp/data3[0]
    SLICE_X162Y333       LUT4 (Prop_lut4_I1_O)        0.043     6.542 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_i_8/O
                         net (fo=1, routed)           0.000     6.542    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_i_8_n_0
    SLICE_X162Y333       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.788 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_n_0
    SLICE_X162Y334       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.842 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry__0/CO[3]
                         net (fo=5, routed)           0.770     7.611    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height344_in
    SLICE_X161Y335       LUT6 (Prop_lut6_I1_O)        0.043     7.654 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_11/O
                         net (fo=3, routed)           0.293     7.948    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_11_n_0
    SLICE_X159Y336       LUT4 (Prop_lut4_I2_O)        0.043     7.991 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_7/O
                         net (fo=37, routed)          0.414     8.404    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_7_n_0
    SLICE_X157Y335       LUT6 (Prop_lut6_I5_O)        0.043     8.447 r  fmc228_card0_imp/pf_1_imp/sum_imp/peak_data0_tmp[15]_i_4/O
                         net (fo=4, routed)           0.361     8.808    fmc228_card0_imp/pf_1_imp/sum_imp/peak_data0_tmp[15]_i_4_n_0
    SLICE_X154Y336       LUT4 (Prop_lut4_I0_O)        0.043     8.851 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_1/O
                         net (fo=46, routed)          0.457     9.308    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_1_n_0
    SLICE_X154Y330       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.424     8.259    fmc228_card0_imp/pf_1_imp/sum_imp/CLK
    SLICE_X154Y330       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[37]/C
                         clock pessimism              1.200     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X154Y330       FDRE (Setup_fdre_C_CE)      -0.178     9.245    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[37]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.774ns (20.409%)  route 3.018ns (79.591%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 8.259 - 4.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.634     5.516    fmc228_card0_imp/pf_1_imp/sum_imp/CLK
    SLICE_X162Y338       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y338       FDRE (Prop_fdre_C_Q)         0.259     5.775 r  fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/Q
                         net (fo=22, routed)          0.724     6.499    fmc228_card0_imp/pf_1_imp/sum_imp/data3[0]
    SLICE_X162Y333       LUT4 (Prop_lut4_I1_O)        0.043     6.542 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_i_8/O
                         net (fo=1, routed)           0.000     6.542    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_i_8_n_0
    SLICE_X162Y333       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.788 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_n_0
    SLICE_X162Y334       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.842 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry__0/CO[3]
                         net (fo=5, routed)           0.770     7.611    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height344_in
    SLICE_X161Y335       LUT6 (Prop_lut6_I1_O)        0.043     7.654 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_11/O
                         net (fo=3, routed)           0.293     7.948    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_11_n_0
    SLICE_X159Y336       LUT4 (Prop_lut4_I2_O)        0.043     7.991 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_7/O
                         net (fo=37, routed)          0.414     8.404    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_7_n_0
    SLICE_X157Y335       LUT6 (Prop_lut6_I5_O)        0.043     8.447 r  fmc228_card0_imp/pf_1_imp/sum_imp/peak_data0_tmp[15]_i_4/O
                         net (fo=4, routed)           0.361     8.808    fmc228_card0_imp/pf_1_imp/sum_imp/peak_data0_tmp[15]_i_4_n_0
    SLICE_X154Y336       LUT4 (Prop_lut4_I0_O)        0.043     8.851 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_1/O
                         net (fo=46, routed)          0.457     9.308    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_1_n_0
    SLICE_X154Y330       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.424     8.259    fmc228_card0_imp/pf_1_imp/sum_imp/CLK
    SLICE_X154Y330       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[38]/C
                         clock pessimism              1.200     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X154Y330       FDRE (Setup_fdre_C_CE)      -0.178     9.245    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[38]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.774ns (20.409%)  route 3.018ns (79.591%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 8.259 - 4.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.634     5.516    fmc228_card0_imp/pf_1_imp/sum_imp/CLK
    SLICE_X162Y338       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y338       FDRE (Prop_fdre_C_Q)         0.259     5.775 r  fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/Q
                         net (fo=22, routed)          0.724     6.499    fmc228_card0_imp/pf_1_imp/sum_imp/data3[0]
    SLICE_X162Y333       LUT4 (Prop_lut4_I1_O)        0.043     6.542 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_i_8/O
                         net (fo=1, routed)           0.000     6.542    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_i_8_n_0
    SLICE_X162Y333       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.788 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_n_0
    SLICE_X162Y334       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.842 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry__0/CO[3]
                         net (fo=5, routed)           0.770     7.611    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height344_in
    SLICE_X161Y335       LUT6 (Prop_lut6_I1_O)        0.043     7.654 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_11/O
                         net (fo=3, routed)           0.293     7.948    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_11_n_0
    SLICE_X159Y336       LUT4 (Prop_lut4_I2_O)        0.043     7.991 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_7/O
                         net (fo=37, routed)          0.414     8.404    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_7_n_0
    SLICE_X157Y335       LUT6 (Prop_lut6_I5_O)        0.043     8.447 r  fmc228_card0_imp/pf_1_imp/sum_imp/peak_data0_tmp[15]_i_4/O
                         net (fo=4, routed)           0.361     8.808    fmc228_card0_imp/pf_1_imp/sum_imp/peak_data0_tmp[15]_i_4_n_0
    SLICE_X154Y336       LUT4 (Prop_lut4_I0_O)        0.043     8.851 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_1/O
                         net (fo=46, routed)          0.457     9.308    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_1_n_0
    SLICE_X154Y330       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.424     8.259    fmc228_card0_imp/pf_1_imp/sum_imp/CLK
    SLICE_X154Y330       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[39]/C
                         clock pessimism              1.200     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X154Y330       FDRE (Setup_fdre_C_CE)      -0.178     9.245    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[39]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.774ns (20.409%)  route 3.018ns (79.591%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 8.259 - 4.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.634     5.516    fmc228_card0_imp/pf_1_imp/sum_imp/CLK
    SLICE_X162Y338       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y338       FDRE (Prop_fdre_C_Q)         0.259     5.775 r  fmc228_card0_imp/pf_1_imp/sum_imp/latch2_datain_org3_reg[0]/Q
                         net (fo=22, routed)          0.724     6.499    fmc228_card0_imp/pf_1_imp/sum_imp/data3[0]
    SLICE_X162Y333       LUT4 (Prop_lut4_I1_O)        0.043     6.542 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_i_8/O
                         net (fo=1, routed)           0.000     6.542    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_i_8_n_0
    SLICE_X162Y333       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.788 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry_n_0
    SLICE_X162Y334       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.842 r  fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height3_inferred__5_carry__0/CO[3]
                         net (fo=5, routed)           0.770     7.611    fmc228_card0_imp/pf_1_imp/sum_imp/owr_peak_height344_in
    SLICE_X161Y335       LUT6 (Prop_lut6_I1_O)        0.043     7.654 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_11/O
                         net (fo=3, routed)           0.293     7.948    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_11_n_0
    SLICE_X159Y336       LUT4 (Prop_lut4_I2_O)        0.043     7.991 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_7/O
                         net (fo=37, routed)          0.414     8.404    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_7_n_0
    SLICE_X157Y335       LUT6 (Prop_lut6_I5_O)        0.043     8.447 r  fmc228_card0_imp/pf_1_imp/sum_imp/peak_data0_tmp[15]_i_4/O
                         net (fo=4, routed)           0.361     8.808    fmc228_card0_imp/pf_1_imp/sum_imp/peak_data0_tmp[15]_i_4_n_0
    SLICE_X154Y336       LUT4 (Prop_lut4_I0_O)        0.043     8.851 r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_1/O
                         net (fo=46, routed)          0.457     9.308    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height[61]_i_1_n_0
    SLICE_X154Y330       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.424     8.259    fmc228_card0_imp/pf_1_imp/sum_imp/CLK
    SLICE_X154Y330       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[40]/C
                         clock pessimism              1.200     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X154Y330       FDRE (Setup_fdre_C_CE)      -0.178     9.245    fmc228_card0_imp/pf_1_imp/sum_imp/dout_height_reg[40]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.722ns (19.227%)  route 3.033ns (80.773%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 8.190 - 4.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.548     5.430    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X122Y327       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y327       FDRE (Prop_fdre_C_Q)         0.259     5.689 r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/Q
                         net (fo=17, routed)          0.556     6.245    fmc228_card0_imp/pf_0_imp/sum_imp/data0[5]
    SLICE_X124Y329       LUT4 (Prop_lut4_I3_O)        0.043     6.288 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.288    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6_n_0
    SLICE_X124Y329       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.483 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.483    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_n_0
    SLICE_X124Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.536 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry__0/CO[3]
                         net (fo=3, routed)           0.677     7.213    fmc228_card0_imp/pf_0_imp/sum_imp/sum364_in
    SLICE_X126Y328       LUT5 (Prop_lut5_I3_O)        0.043     7.256 f  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8/O
                         net (fo=1, routed)           0.490     7.746    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8_n_0
    SLICE_X135Y330       LUT6 (Prop_lut6_I4_O)        0.043     7.789 r  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2/O
                         net (fo=38, routed)          0.617     8.406    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I0_O)        0.043     8.449 r  fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4/O
                         net (fo=4, routed)           0.268     8.717    fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I3_O)        0.043     8.760 r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1/O
                         net (fo=16, routed)          0.425     9.185    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1_n_0
    SLICE_X125Y332       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.355     8.190    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X125Y332       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[10]/C
                         clock pessimism              1.200     9.390    
                         clock uncertainty           -0.035     9.354    
    SLICE_X125Y332       FDRE (Setup_fdre_C_CE)      -0.201     9.153    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[10]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.722ns (19.173%)  route 3.044ns (80.827%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 8.183 - 4.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.548     5.430    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X122Y327       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y327       FDRE (Prop_fdre_C_Q)         0.259     5.689 r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/Q
                         net (fo=17, routed)          0.556     6.245    fmc228_card0_imp/pf_0_imp/sum_imp/data0[5]
    SLICE_X124Y329       LUT4 (Prop_lut4_I3_O)        0.043     6.288 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.288    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6_n_0
    SLICE_X124Y329       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.483 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.483    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_n_0
    SLICE_X124Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.536 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry__0/CO[3]
                         net (fo=3, routed)           0.677     7.213    fmc228_card0_imp/pf_0_imp/sum_imp/sum364_in
    SLICE_X126Y328       LUT5 (Prop_lut5_I3_O)        0.043     7.256 f  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8/O
                         net (fo=1, routed)           0.490     7.746    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8_n_0
    SLICE_X135Y330       LUT6 (Prop_lut6_I4_O)        0.043     7.789 r  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2/O
                         net (fo=38, routed)          0.617     8.406    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I0_O)        0.043     8.449 r  fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4/O
                         net (fo=4, routed)           0.268     8.717    fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I3_O)        0.043     8.760 r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1/O
                         net (fo=16, routed)          0.436     9.196    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1_n_0
    SLICE_X126Y325       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.348     8.183    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X126Y325       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[15]/C
                         clock pessimism              1.200     9.383    
                         clock uncertainty           -0.035     9.347    
    SLICE_X126Y325       FDRE (Setup_fdre_C_CE)      -0.178     9.169    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[15]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.722ns (19.173%)  route 3.044ns (80.827%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 8.183 - 4.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.548     5.430    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X122Y327       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y327       FDRE (Prop_fdre_C_Q)         0.259     5.689 r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/Q
                         net (fo=17, routed)          0.556     6.245    fmc228_card0_imp/pf_0_imp/sum_imp/data0[5]
    SLICE_X124Y329       LUT4 (Prop_lut4_I3_O)        0.043     6.288 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.288    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6_n_0
    SLICE_X124Y329       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.483 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.483    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_n_0
    SLICE_X124Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.536 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry__0/CO[3]
                         net (fo=3, routed)           0.677     7.213    fmc228_card0_imp/pf_0_imp/sum_imp/sum364_in
    SLICE_X126Y328       LUT5 (Prop_lut5_I3_O)        0.043     7.256 f  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8/O
                         net (fo=1, routed)           0.490     7.746    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8_n_0
    SLICE_X135Y330       LUT6 (Prop_lut6_I4_O)        0.043     7.789 r  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2/O
                         net (fo=38, routed)          0.617     8.406    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I0_O)        0.043     8.449 r  fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4/O
                         net (fo=4, routed)           0.268     8.717    fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I3_O)        0.043     8.760 r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1/O
                         net (fo=16, routed)          0.436     9.196    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1_n_0
    SLICE_X126Y325       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.348     8.183    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X126Y325       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[2]/C
                         clock pessimism              1.200     9.383    
                         clock uncertainty           -0.035     9.347    
    SLICE_X126Y325       FDRE (Setup_fdre_C_CE)      -0.178     9.169    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[2]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.722ns (19.173%)  route 3.044ns (80.827%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 8.183 - 4.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.548     5.430    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X122Y327       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y327       FDRE (Prop_fdre_C_Q)         0.259     5.689 r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/Q
                         net (fo=17, routed)          0.556     6.245    fmc228_card0_imp/pf_0_imp/sum_imp/data0[5]
    SLICE_X124Y329       LUT4 (Prop_lut4_I3_O)        0.043     6.288 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.288    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6_n_0
    SLICE_X124Y329       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.483 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.483    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_n_0
    SLICE_X124Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.536 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry__0/CO[3]
                         net (fo=3, routed)           0.677     7.213    fmc228_card0_imp/pf_0_imp/sum_imp/sum364_in
    SLICE_X126Y328       LUT5 (Prop_lut5_I3_O)        0.043     7.256 f  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8/O
                         net (fo=1, routed)           0.490     7.746    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8_n_0
    SLICE_X135Y330       LUT6 (Prop_lut6_I4_O)        0.043     7.789 r  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2/O
                         net (fo=38, routed)          0.617     8.406    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I0_O)        0.043     8.449 r  fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4/O
                         net (fo=4, routed)           0.268     8.717    fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I3_O)        0.043     8.760 r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1/O
                         net (fo=16, routed)          0.436     9.196    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1_n_0
    SLICE_X126Y325       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.348     8.183    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X126Y325       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[6]/C
                         clock pessimism              1.200     9.383    
                         clock uncertainty           -0.035     9.347    
    SLICE_X126Y325       FDRE (Setup_fdre_C_CE)      -0.178     9.169    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[6]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.722ns (19.173%)  route 3.044ns (80.827%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 8.183 - 4.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.548     5.430    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X122Y327       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y327       FDRE (Prop_fdre_C_Q)         0.259     5.689 r  fmc228_card0_imp/pf_0_imp/sum_imp/latch2_datain_org0_reg[5]/Q
                         net (fo=17, routed)          0.556     6.245    fmc228_card0_imp/pf_0_imp/sum_imp/data0[5]
    SLICE_X124Y329       LUT4 (Prop_lut4_I3_O)        0.043     6.288 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.288    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_i_6_n_0
    SLICE_X124Y329       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.483 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.483    fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry_n_0
    SLICE_X124Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.536 r  fmc228_card0_imp/pf_0_imp/sum_imp/sum3_inferred__0_carry__0/CO[3]
                         net (fo=3, routed)           0.677     7.213    fmc228_card0_imp/pf_0_imp/sum_imp/sum364_in
    SLICE_X126Y328       LUT5 (Prop_lut5_I3_O)        0.043     7.256 f  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8/O
                         net (fo=1, routed)           0.490     7.746    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_8_n_0
    SLICE_X135Y330       LUT6 (Prop_lut6_I4_O)        0.043     7.789 r  fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2/O
                         net (fo=38, routed)          0.617     8.406    fmc228_card0_imp/pf_0_imp/sum_imp/dout_height[60]_i_2_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I0_O)        0.043     8.449 r  fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4/O
                         net (fo=4, routed)           0.268     8.717    fmc228_card0_imp/pf_0_imp/sum_imp/peak_data0_tmp[15]_i_4_n_0
    SLICE_X130Y330       LUT6 (Prop_lut6_I3_O)        0.043     8.760 r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1/O
                         net (fo=16, routed)          0.436     9.196    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak[15]_i_1_n_0
    SLICE_X126Y325       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.348     8.183    fmc228_card0_imp/pf_0_imp/sum_imp/clk_a
    SLICE_X126Y325       FDRE                                         r  fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[7]/C
                         clock pessimism              1.200     9.383    
                         clock uncertainty           -0.035     9.347    
    SLICE_X126Y325       FDRE (Setup_fdre_C_CE)      -0.178     9.169    fmc228_card0_imp/pf_0_imp/sum_imp/minpeak_reg[7]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_3_imp/sum_imp/latch2_datain_org1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.774ns (19.713%)  route 3.152ns (80.287%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 8.318 - 4.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.706     5.588    fmc228_card0_imp/pf_3_imp/sum_imp/CLK
    SLICE_X126Y376       FDRE                                         r  fmc228_card0_imp/pf_3_imp/sum_imp/latch2_datain_org1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y376       FDRE (Prop_fdre_C_Q)         0.259     5.847 r  fmc228_card0_imp/pf_3_imp/sum_imp/latch2_datain_org1_reg[0]/Q
                         net (fo=24, routed)          0.595     6.442    fmc228_card0_imp/pf_3_imp/sum_imp/data1[0]
    SLICE_X126Y374       LUT4 (Prop_lut4_I3_O)        0.043     6.485 r  fmc228_card0_imp/pf_3_imp/sum_imp/owr_peak_height4_inferred__5_carry_i_8__1/O
                         net (fo=1, routed)           0.000     6.485    fmc228_card0_imp/pf_3_imp/sum_imp/owr_peak_height4_inferred__5_carry_i_8__1_n_0
    SLICE_X126Y374       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.731 r  fmc228_card0_imp/pf_3_imp/sum_imp/owr_peak_height4_inferred__5_carry/CO[3]
                         net (fo=1, routed)           0.007     6.738    fmc228_card0_imp/pf_3_imp/sum_imp/owr_peak_height4_inferred__5_carry_n_0
    SLICE_X126Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.792 r  fmc228_card0_imp/pf_3_imp/sum_imp/owr_peak_height4_inferred__5_carry__0/CO[3]
                         net (fo=1, routed)           0.803     7.596    fmc228_card0_imp/pf_3_imp/sum_imp/owr_peak_height453_in
    SLICE_X123Y379       LUT6 (Prop_lut6_I2_O)        0.043     7.639 f  fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp[15]_i_16__1/O
                         net (fo=36, routed)          0.516     8.154    fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp[15]_i_16__1_n_0
    SLICE_X125Y384       LUT4 (Prop_lut4_I0_O)        0.043     8.197 f  fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp[15]_i_15__1/O
                         net (fo=16, routed)          0.381     8.578    fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp[15]_i_15__1_n_0
    SLICE_X120Y383       LUT4 (Prop_lut4_I1_O)        0.043     8.621 f  fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp[0]_i_3__1/O
                         net (fo=1, routed)           0.529     9.150    fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp[0]_i_3__1_n_0
    SLICE_X120Y379       LUT6 (Prop_lut6_I2_O)        0.043     9.193 r  fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp[0]_i_1__1/O
                         net (fo=2, routed)           0.321     9.514    fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp[0]_i_1__1_n_0
    SLICE_X120Y380       FDRE                                         r  fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.483     8.318    fmc228_card0_imp/pf_3_imp/sum_imp/CLK
    SLICE_X120Y380       FDRE                                         r  fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp_reg[0]/C
                         clock pessimism              1.230     9.548    
                         clock uncertainty           -0.035     9.512    
    SLICE_X120Y380       FDRE (Setup_fdre_C_D)       -0.022     9.490    fmc228_card0_imp/pf_3_imp/sum_imp/peak_data0_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                 -0.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.549%)  route 0.165ns (64.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.692     1.942    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y337       FDCE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y337       FDCE (Prop_fdce_C_Q)         0.091     2.033 r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=10, routed)          0.165     2.198    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][4]
    RAMB36_X6Y67         RAMB36E1                                     r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.970     2.558    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X6Y67         RAMB36E1                                     r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.572     1.986    
    RAMB36_X6Y67         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.147     2.133    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/trig_imp/FSM_onehot_delay_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/trig_imp/delay_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.027%)  route 0.310ns (67.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.741     1.991    fmc228_card0_imp/trig_imp/clk
    SLICE_X138Y343       FDRE                                         r  fmc228_card0_imp/trig_imp/FSM_onehot_delay_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y343       FDRE (Prop_fdre_C_Q)         0.118     2.109 r  fmc228_card0_imp/trig_imp/FSM_onehot_delay_state_reg[2]/Q
                         net (fo=36, routed)          0.310     2.419    fmc228_card0_imp/trig_imp/FSM_onehot_delay_state_reg_n_0_[2]
    SLICE_X138Y350       LUT6 (Prop_lut6_I1_O)        0.028     2.447 r  fmc228_card0_imp/trig_imp/delay_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.447    fmc228_card0_imp/trig_imp/delay_count[10]_i_1_n_0
    SLICE_X138Y350       FDRE                                         r  fmc228_card0_imp/trig_imp/delay_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.089     2.678    fmc228_card0_imp/trig_imp/clk
    SLICE_X138Y350       FDRE                                         r  fmc228_card0_imp/trig_imp/delay_count_reg[10]/C
                         clock pessimism             -0.387     2.291    
    SLICE_X138Y350       FDRE (Hold_fdre_C_D)         0.087     2.378    fmc228_card0_imp/trig_imp/delay_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/rev_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.594%)  route 0.153ns (54.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.860     2.110    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/CLK
    SLICE_X177Y358       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/rev_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y358       FDRE (Prop_fdre_C_Q)         0.100     2.210 r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/rev_out_reg[15]/Q
                         net (fo=1, routed)           0.054     2.263    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/rev_out[15]
    SLICE_X176Y358       LUT6 (Prop_lut6_I5_O)        0.028     2.291 r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg_i_9__3/O
                         net (fo=1, routed)           0.099     2.391    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg_i_9__3_n_0
    RAMB18_X11Y143       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.160     2.748    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/CLK
    RAMB18_X11Y143       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/CLKBWRCLK
                         clock pessimism             -0.594     2.154    
    RAMB18_X11Y143       RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     2.309    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/waddr_imp/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.363%)  route 0.209ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.861     2.111    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/waddr_imp/CLK
    SLICE_X177Y355       FDSE                                         r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/waddr_imp/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y355       FDSE (Prop_fdse_C_Q)         0.100     2.211 r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/waddr_imp/q_reg[0]/Q
                         net (fo=3, routed)           0.209     2.420    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/write_address[0]
    RAMB18_X11Y143       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.160     2.748    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/CLK
    RAMB18_X11Y143       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/CLKBWRCLK
                         clock pessimism             -0.594     2.154    
    RAMB18_X11Y143       RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.337    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/raddr_imp/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.016%)  route 0.192ns (61.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.849     2.099    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/raddr_imp/CLK
    SLICE_X166Y380       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/raddr_imp/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y380       FDRE (Prop_fdre_C_Q)         0.118     2.217 r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/raddr_imp/q_reg[4]/Q
                         net (fo=2, routed)           0.192     2.409    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/read_address[4]
    RAMB18_X10Y152       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.148     2.736    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/CLK
    RAMB18_X10Y152       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg/CLKARDCLK
                         clock pessimism             -0.593     2.143    
    RAMB18_X10Y152       RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.326    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.845%)  route 0.211ns (64.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.695     1.945    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y338       FDCE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y338       FDCE (Prop_fdce_C_Q)         0.118     2.063 r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.211     2.274    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][3]
    RAMB36_X6Y67         RAMB36E1                                     r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.970     2.558    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X6Y67         RAMB36E1                                     r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.552     2.006    
    RAMB36_X6Y67         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.189    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/raddr_imp/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.118ns (37.858%)  route 0.194ns (62.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.861     2.111    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/raddr_imp/CLK
    SLICE_X176Y356       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/raddr_imp/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y356       FDRE (Prop_fdre_C_Q)         0.118     2.229 r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/raddr_imp/q_reg[4]/Q
                         net (fo=2, routed)           0.194     2.423    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/read_address[4]
    RAMB18_X11Y143       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.159     2.747    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/CLK
    RAMB18_X11Y143       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/CLKARDCLK
                         clock pessimism             -0.594     2.153    
    RAMB18_X11Y143       RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.336    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[0].ilas_imp/elastic_buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/raddr_imp/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.016%)  route 0.192ns (61.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.777     2.027    fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/raddr_imp/CLK
    SLICE_X176Y315       FDRE                                         r  fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/raddr_imp/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y315       FDRE (Prop_fdre_C_Q)         0.118     2.145 r  fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/raddr_imp/q_reg[4]/Q
                         net (fo=2, routed)           0.192     2.337    fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/read_address[4]
    RAMB18_X11Y126       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.051     2.639    fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/CLK
    RAMB18_X11Y126       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/elastic_buffer_reg/CLKARDCLK
                         clock pessimism             -0.574     2.065    
    RAMB18_X11Y126       RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.248    fmc228_card0_imp/jesd204_adc0_imp/g_ilas[0].ilas_imp/elastic_buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/raddr_imp/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/elastic_buffer_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.118ns (37.205%)  route 0.199ns (62.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.780     2.030    fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/raddr_imp/CLK
    SLICE_X176Y340       FDRE                                         r  fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/raddr_imp/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y340       FDRE (Prop_fdre_C_Q)         0.118     2.148 r  fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/raddr_imp/q_reg[1]/Q
                         net (fo=2, routed)           0.199     2.347    fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/read_address[1]
    RAMB18_X11Y136       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/elastic_buffer_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.060     2.648    fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/CLK
    RAMB18_X11Y136       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/elastic_buffer_reg/CLKARDCLK
                         clock pessimism             -0.574     2.074    
    RAMB18_X11Y136       RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.257    fmc228_card0_imp/jesd204_adc0_imp/g_ilas[3].ilas_imp/elastic_buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/raddr_imp/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout0_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.118ns (37.205%)  route 0.199ns (62.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.849     2.099    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/raddr_imp/CLK
    SLICE_X166Y380       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/raddr_imp/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y380       FDRE (Prop_fdre_C_Q)         0.118     2.217 r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/raddr_imp/q_reg[1]/Q
                         net (fo=2, routed)           0.199     2.416    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/read_address[1]
    RAMB18_X10Y152       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.148     2.736    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/CLK
    RAMB18_X10Y152       RAMB18E1                                     r  fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg/CLKARDCLK
                         clock pessimism             -0.593     2.143    
    RAMB18_X10Y152       RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.326    fmc228_card0_imp/jesd204_adc1_imp/g_ilas[2].ilas_imp/elastic_buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc228_dclkout0_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { fmc228_dclkout0_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y24  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y24  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y24  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y24  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt0_jesd204_phy_1_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y25  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y25  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y25  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y25  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt1_jesd204_phy_1_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y26  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         4.000       0.125      GTXE2_CHANNEL_X0Y26  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/jesd204_phy_1_gt_i/gt2_jesd204_phy_1_gt_i/gtxe2_i/RXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X135Y338       fmc228_card0_imp/pf_0_imp/sum_imp/latch_datainsum_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X135Y338       fmc228_card0_imp/pf_0_imp/sum_imp/latch_datainsum_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X135Y338       fmc228_card0_imp/pf_0_imp/sum_imp/latch_datainsum_reg[18]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         2.000       1.600      SLICE_X149Y326       fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         2.000       1.600      SLICE_X151Y327       fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         2.000       1.600      SLICE_X150Y326       fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         2.000       1.600      SLICE_X149Y326       fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         2.000       1.600      SLICE_X155Y326       fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         2.000       1.600      SLICE_X152Y327       fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[10]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         2.000       1.600      SLICE_X149Y327       fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         2.000       1.650      SLICE_X153Y380       fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         2.000       1.650      SLICE_X153Y380       fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         2.000       1.650      SLICE_X153Y380       fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X112Y333       fmc228_card0_imp/pf_0_imp/sum_imp/FSM_onehot_sumstate_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X112Y332       fmc228_card0_imp/pf_0_imp/sum_imp/FSM_onehot_sumstate_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X111Y334       fmc228_card0_imp/pf_0_imp/sum_imp/FSM_onehot_sumstate_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X111Y334       fmc228_card0_imp/pf_0_imp/sum_imp/FSM_onehot_sumstate_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X111Y334       fmc228_card0_imp/pf_0_imp/sum_imp/FSM_onehot_sumstate_reg[5]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         2.000       1.650      SLICE_X104Y367       fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         2.000       1.650      SLICE_X104Y367       fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  fmc228_dclkout10_p
  To Clock:  fmc228_dclkout10_p

Setup :            0  Failing Endpoints,  Worst Slack        0.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout10_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout10_p rise@4.000ns - fmc228_dclkout10_p rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.477ns (16.506%)  route 2.413ns (83.494%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 8.781 - 4.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout10_p rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           4.756     5.549    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y112         DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.348     5.897 f  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/P[15]
                         net (fo=3, routed)           0.918     6.815    amc502_imp/g[9].clkfreq_imp/count_imp/P[15]
    SLICE_X136Y285       LUT6 (Prop_lut6_I3_O)        0.043     6.858 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__25/O
                         net (fo=1, routed)           0.455     7.313    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__25_n_0
    SLICE_X136Y285       LUT6 (Prop_lut6_I5_O)        0.043     7.356 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__25/O
                         net (fo=1, routed)           0.336     7.692    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__25_n_0
    SLICE_X136Y283       LUT3 (Prop_lut3_I2_O)        0.043     7.735 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25/O
                         net (fo=3, routed)           0.704     8.439    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25_n_0
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout10_p rise edge)
                                                      4.000     4.000 r  
    E26                                               0.000     4.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.716     4.716 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           4.065     8.781    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.768     9.549    
                         clock uncertainty           -0.035     9.514    
    DSP48_X8Y112         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299     9.215    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout10_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout10_p rise@4.000ns - fmc228_dclkout10_p rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.477ns (16.506%)  route 2.413ns (83.494%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 8.781 - 4.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout10_p rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           4.756     5.549    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y112         DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.348     5.897 f  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/P[15]
                         net (fo=3, routed)           0.918     6.815    amc502_imp/g[9].clkfreq_imp/count_imp/P[15]
    SLICE_X136Y285       LUT6 (Prop_lut6_I3_O)        0.043     6.858 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__25/O
                         net (fo=1, routed)           0.455     7.313    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__25_n_0
    SLICE_X136Y285       LUT6 (Prop_lut6_I5_O)        0.043     7.356 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__25/O
                         net (fo=1, routed)           0.336     7.692    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__25_n_0
    SLICE_X136Y283       LUT3 (Prop_lut3_I2_O)        0.043     7.735 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25/O
                         net (fo=3, routed)           0.704     8.439    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25_n_0
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout10_p rise edge)
                                                      4.000     4.000 r  
    E26                                               0.000     4.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.716     4.716 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           4.065     8.781    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.768     9.549    
                         clock uncertainty           -0.035     9.514    
    DSP48_X8Y112         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299     9.215    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout10_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout10_p rise@4.000ns - fmc228_dclkout10_p rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.477ns (17.206%)  route 2.295ns (82.794%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 8.781 - 4.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout10_p rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           4.756     5.549    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y112         DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.348     5.897 f  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/P[15]
                         net (fo=3, routed)           0.918     6.815    amc502_imp/g[9].clkfreq_imp/count_imp/P[15]
    SLICE_X136Y285       LUT6 (Prop_lut6_I3_O)        0.043     6.858 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__25/O
                         net (fo=1, routed)           0.455     7.313    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__25_n_0
    SLICE_X136Y285       LUT6 (Prop_lut6_I5_O)        0.043     7.356 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__25/O
                         net (fo=1, routed)           0.336     7.692    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__25_n_0
    SLICE_X136Y283       LUT3 (Prop_lut3_I2_O)        0.043     7.735 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25/O
                         net (fo=3, routed)           0.586     8.321    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25_n_0
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout10_p rise edge)
                                                      4.000     4.000 r  
    E26                                               0.000     4.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.716     4.716 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           4.065     8.781    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.768     9.549    
                         clock uncertainty           -0.035     9.514    
    DSP48_X8Y112         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299     9.215    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  0.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout10_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout10_p rise@0.000ns - fmc228_dclkout10_p rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.163ns (17.547%)  route 0.766ns (82.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.752ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout10_p rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           2.817     3.234    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y112         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.107     3.341 f  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/P[1]
                         net (fo=3, routed)           0.281     3.622    amc502_imp/g[9].clkfreq_imp/count_imp/P[1]
    SLICE_X136Y281       LUT6 (Prop_lut6_I4_O)        0.028     3.650 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__25/O
                         net (fo=1, routed)           0.161     3.811    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__25_n_0
    SLICE_X136Y283       LUT3 (Prop_lut3_I1_O)        0.028     3.839 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25/O
                         net (fo=3, routed)           0.324     4.163    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25_n_0
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout10_p rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           3.262     3.752    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.518     3.234    
    DSP48_X8Y112         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.096     3.330    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout10_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout10_p rise@0.000ns - fmc228_dclkout10_p rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.163ns (16.504%)  route 0.825ns (83.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.752ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout10_p rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           2.817     3.234    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y112         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.107     3.341 f  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/P[1]
                         net (fo=3, routed)           0.281     3.622    amc502_imp/g[9].clkfreq_imp/count_imp/P[1]
    SLICE_X136Y281       LUT6 (Prop_lut6_I4_O)        0.028     3.650 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__25/O
                         net (fo=1, routed)           0.161     3.811    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__25_n_0
    SLICE_X136Y283       LUT3 (Prop_lut3_I1_O)        0.028     3.839 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25/O
                         net (fo=3, routed)           0.383     4.222    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25_n_0
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout10_p rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           3.262     3.752    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.518     3.234    
    DSP48_X8Y112         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.096     3.330    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout10_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout10_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout10_p rise@0.000ns - fmc228_dclkout10_p rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.163ns (16.504%)  route 0.825ns (83.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.752ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout10_p rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           2.817     3.234    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y112         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.107     3.341 f  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/P[1]
                         net (fo=3, routed)           0.281     3.622    amc502_imp/g[9].clkfreq_imp/count_imp/P[1]
    SLICE_X136Y281       LUT6 (Prop_lut6_I4_O)        0.028     3.650 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__25/O
                         net (fo=1, routed)           0.161     3.811    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__25_n_0
    SLICE_X136Y283       LUT3 (Prop_lut3_I1_O)        0.028     3.839 r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25/O
                         net (fo=3, routed)           0.383     4.222    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__25_n_0
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout10_p rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  fmc228_dclkout10_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout10_p
    E26                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  dclkout10_ibufds_imp/O
                         net (fo=1, routed)           3.262     3.752    amc502_imp/g[9].clkfreq_imp/count_imp/fmc228_dclkout10_n
    DSP48_X8Y112         DSP48E1                                      r  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.518     3.234    
    DSP48_X8Y112         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.096     3.330    amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  0.892    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc228_dclkout10_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { fmc228_dclkout10_p }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X8Y112  amc502_imp/g[9].clkfreq_imp/count_imp/bl.DSP48E_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc228_dclkout12_p
  To Clock:  fmc228_dclkout12_p

Setup :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout12_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout12_p rise@4.000ns - fmc228_dclkout12_p rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.477ns (16.643%)  route 2.389ns (83.357%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 9.403 - 4.000 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout12_p rise edge)
                                                      0.000     0.000 r  
    E21                                               0.000     0.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.778     0.778 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           5.495     6.273    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y110         DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.348     6.621 f  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/P[26]
                         net (fo=3, routed)           0.845     7.466    amc502_imp/g[10].clkfreq_imp/count_imp/P[26]
    SLICE_X136Y277       LUT6 (Prop_lut6_I2_O)        0.043     7.509 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_7__26/O
                         net (fo=1, routed)           0.392     7.902    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_7__26_n_0
    SLICE_X136Y278       LUT6 (Prop_lut6_I2_O)        0.043     7.945 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__26/O
                         net (fo=1, routed)           0.317     8.261    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__26_n_0
    SLICE_X137Y277       LUT3 (Prop_lut3_I2_O)        0.043     8.304 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26/O
                         net (fo=3, routed)           0.835     9.139    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26_n_0
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout12_p rise edge)
                                                      4.000     4.000 r  
    E21                                               0.000     4.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.701     4.701 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           4.702     9.403    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.870    10.273    
                         clock uncertainty           -0.035    10.238    
    DSP48_X8Y110         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299     9.939    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout12_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout12_p rise@4.000ns - fmc228_dclkout12_p rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.477ns (17.080%)  route 2.316ns (82.920%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 9.403 - 4.000 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout12_p rise edge)
                                                      0.000     0.000 r  
    E21                                               0.000     0.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.778     0.778 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           5.495     6.273    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y110         DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.348     6.621 f  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/P[26]
                         net (fo=3, routed)           0.845     7.466    amc502_imp/g[10].clkfreq_imp/count_imp/P[26]
    SLICE_X136Y277       LUT6 (Prop_lut6_I2_O)        0.043     7.509 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_7__26/O
                         net (fo=1, routed)           0.392     7.902    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_7__26_n_0
    SLICE_X136Y278       LUT6 (Prop_lut6_I2_O)        0.043     7.945 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__26/O
                         net (fo=1, routed)           0.317     8.261    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__26_n_0
    SLICE_X137Y277       LUT3 (Prop_lut3_I2_O)        0.043     8.304 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26/O
                         net (fo=3, routed)           0.762     9.066    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26_n_0
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout12_p rise edge)
                                                      4.000     4.000 r  
    E21                                               0.000     4.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.701     4.701 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           4.702     9.403    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.870    10.273    
                         clock uncertainty           -0.035    10.238    
    DSP48_X8Y110         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299     9.939    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout12_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout12_p rise@4.000ns - fmc228_dclkout12_p rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.477ns (17.085%)  route 2.315ns (82.915%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 9.403 - 4.000 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout12_p rise edge)
                                                      0.000     0.000 r  
    E21                                               0.000     0.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.778     0.778 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           5.495     6.273    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y110         DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.348     6.621 f  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/P[26]
                         net (fo=3, routed)           0.845     7.466    amc502_imp/g[10].clkfreq_imp/count_imp/P[26]
    SLICE_X136Y277       LUT6 (Prop_lut6_I2_O)        0.043     7.509 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_7__26/O
                         net (fo=1, routed)           0.392     7.902    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_7__26_n_0
    SLICE_X136Y278       LUT6 (Prop_lut6_I2_O)        0.043     7.945 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__26/O
                         net (fo=1, routed)           0.317     8.261    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__26_n_0
    SLICE_X137Y277       LUT3 (Prop_lut3_I2_O)        0.043     8.304 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26/O
                         net (fo=3, routed)           0.761     9.065    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26_n_0
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout12_p rise edge)
                                                      4.000     4.000 r  
    E21                                               0.000     4.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.701     4.701 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           4.702     9.403    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.870    10.273    
                         clock uncertainty           -0.035    10.238    
    DSP48_X8Y110         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299     9.939    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  0.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout12_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout12_p rise@0.000ns - fmc228_dclkout12_p rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.163ns (14.245%)  route 0.981ns (85.755%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout12_p rise edge)
                                                      0.000     0.000 r  
    E21                                               0.000     0.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           3.244     3.646    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y110         DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.107     3.753 f  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/P[10]
                         net (fo=3, routed)           0.290     4.044    amc502_imp/g[10].clkfreq_imp/count_imp/P[10]
    SLICE_X137Y277       LUT6 (Prop_lut6_I0_O)        0.028     4.072 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__26/O
                         net (fo=1, routed)           0.272     4.344    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__26_n_0
    SLICE_X137Y277       LUT3 (Prop_lut3_I0_O)        0.028     4.372 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26/O
                         net (fo=3, routed)           0.419     4.791    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26_n_0
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout12_p rise edge)
                                                      0.000     0.000 r  
    E21                                               0.000     0.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           3.754     4.229    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.583     3.646    
    DSP48_X8Y110         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.096     3.742    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.742    
                         arrival time                           4.791    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout12_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout12_p rise@0.000ns - fmc228_dclkout12_p rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.163ns (13.872%)  route 1.012ns (86.128%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout12_p rise edge)
                                                      0.000     0.000 r  
    E21                                               0.000     0.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           3.244     3.646    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y110         DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.107     3.753 f  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/P[10]
                         net (fo=3, routed)           0.290     4.044    amc502_imp/g[10].clkfreq_imp/count_imp/P[10]
    SLICE_X137Y277       LUT6 (Prop_lut6_I0_O)        0.028     4.072 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__26/O
                         net (fo=1, routed)           0.272     4.344    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__26_n_0
    SLICE_X137Y277       LUT3 (Prop_lut3_I0_O)        0.028     4.372 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26/O
                         net (fo=3, routed)           0.450     4.821    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26_n_0
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout12_p rise edge)
                                                      0.000     0.000 r  
    E21                                               0.000     0.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           3.754     4.229    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.583     3.646    
    DSP48_X8Y110         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.096     3.742    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.742    
                         arrival time                           4.821    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout12_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout12_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout12_p rise@0.000ns - fmc228_dclkout12_p rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.163ns (13.445%)  route 1.049ns (86.555%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout12_p rise edge)
                                                      0.000     0.000 r  
    E21                                               0.000     0.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           3.244     3.646    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y110         DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.107     3.753 f  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/P[10]
                         net (fo=3, routed)           0.290     4.044    amc502_imp/g[10].clkfreq_imp/count_imp/P[10]
    SLICE_X137Y277       LUT6 (Prop_lut6_I0_O)        0.028     4.072 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__26/O
                         net (fo=1, routed)           0.272     4.344    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__26_n_0
    SLICE_X137Y277       LUT3 (Prop_lut3_I0_O)        0.028     4.372 r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26/O
                         net (fo=3, routed)           0.487     4.859    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__26_n_0
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout12_p rise edge)
                                                      0.000     0.000 r  
    E21                                               0.000     0.000 r  fmc228_dclkout12_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout12_p
    E21                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  dclkout12_ibufds_imp/O
                         net (fo=1, routed)           3.754     4.229    amc502_imp/g[10].clkfreq_imp/count_imp/fmc228_dclkout12_n
    DSP48_X8Y110         DSP48E1                                      r  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.583     3.646    
    DSP48_X8Y110         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.096     3.742    amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.742    
                         arrival time                           4.859    
  -------------------------------------------------------------------
                         slack                                  1.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc228_dclkout12_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { fmc228_dclkout12_p }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X8Y110  amc502_imp/g[10].clkfreq_imp/count_imp/bl.DSP48E_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc228_dclkout2_p
  To Clock:  fmc228_dclkout2_p

Setup :            0  Failing Endpoints,  Worst Slack        1.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout2_p rise@4.000ns - fmc228_dclkout2_p rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.477ns (21.906%)  route 1.701ns (78.094%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 6.780 - 4.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout2_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           1.508     3.863    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y120         DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.348     4.211 f  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/P[47]
                         net (fo=2, routed)           0.756     4.967    amc502_imp/g[8].clkfreq_imp/count_imp/CNTR_OUT[47]
    SLICE_X135Y302       LUT6 (Prop_lut6_I1_O)        0.043     5.010 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__24/O
                         net (fo=1, routed)           0.347     5.357    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__24_n_0
    SLICE_X135Y301       LUT6 (Prop_lut6_I1_O)        0.043     5.400 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__24/O
                         net (fo=1, routed)           0.194     5.593    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__24_n_0
    SLICE_X135Y299       LUT3 (Prop_lut3_I2_O)        0.043     5.636 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24/O
                         net (fo=3, routed)           0.404     6.040    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24_n_0
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout2_p rise edge)
                                                      4.000     4.000 r  
    G8                                                0.000     4.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           1.362     6.780    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              1.083     7.863    
                         clock uncertainty           -0.035     7.827    
    DSP48_X8Y120         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299     7.528    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout2_p rise@4.000ns - fmc228_dclkout2_p rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.477ns (21.906%)  route 1.701ns (78.094%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 6.780 - 4.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout2_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           1.508     3.863    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y120         DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.348     4.211 f  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/P[47]
                         net (fo=2, routed)           0.756     4.967    amc502_imp/g[8].clkfreq_imp/count_imp/CNTR_OUT[47]
    SLICE_X135Y302       LUT6 (Prop_lut6_I1_O)        0.043     5.010 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__24/O
                         net (fo=1, routed)           0.347     5.357    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__24_n_0
    SLICE_X135Y301       LUT6 (Prop_lut6_I1_O)        0.043     5.400 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__24/O
                         net (fo=1, routed)           0.194     5.593    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__24_n_0
    SLICE_X135Y299       LUT3 (Prop_lut3_I2_O)        0.043     5.636 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24/O
                         net (fo=3, routed)           0.404     6.040    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24_n_0
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout2_p rise edge)
                                                      4.000     4.000 r  
    G8                                                0.000     4.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           1.362     6.780    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              1.083     7.863    
                         clock uncertainty           -0.035     7.827    
    DSP48_X8Y120         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299     7.528    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout2_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout2_p rise@4.000ns - fmc228_dclkout2_p rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.477ns (22.667%)  route 1.627ns (77.333%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 6.780 - 4.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout2_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           1.508     3.863    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y120         DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.348     4.211 f  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/P[47]
                         net (fo=2, routed)           0.756     4.967    amc502_imp/g[8].clkfreq_imp/count_imp/CNTR_OUT[47]
    SLICE_X135Y302       LUT6 (Prop_lut6_I1_O)        0.043     5.010 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__24/O
                         net (fo=1, routed)           0.347     5.357    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_6__24_n_0
    SLICE_X135Y301       LUT6 (Prop_lut6_I1_O)        0.043     5.400 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__24/O
                         net (fo=1, routed)           0.194     5.593    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__24_n_0
    SLICE_X135Y299       LUT3 (Prop_lut3_I2_O)        0.043     5.636 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24/O
                         net (fo=3, routed)           0.331     5.967    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24_n_0
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout2_p rise edge)
                                                      4.000     4.000 r  
    G8                                                0.000     4.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           1.362     6.780    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              1.083     7.863    
                         clock uncertainty           -0.035     7.827    
    DSP48_X8Y120         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299     7.528    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  1.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout2_p rise@0.000ns - fmc228_dclkout2_p rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.163ns (24.312%)  route 0.507ns (75.688%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout2_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           0.611     1.052    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y120         DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.107     1.159 f  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/P[4]
                         net (fo=3, routed)           0.196     1.355    amc502_imp/g[8].clkfreq_imp/count_imp/P[4]
    SLICE_X135Y299       LUT6 (Prop_lut6_I0_O)        0.028     1.383 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__24/O
                         net (fo=1, routed)           0.123     1.505    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__24_n_0
    SLICE_X135Y299       LUT3 (Prop_lut3_I1_O)        0.028     1.533 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24/O
                         net (fo=3, routed)           0.189     1.722    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24_n_0
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout2_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           0.819     1.551    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.052    
    DSP48_X8Y120         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.096     1.148    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout2_p rise@0.000ns - fmc228_dclkout2_p rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.163ns (23.036%)  route 0.545ns (76.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout2_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           0.611     1.052    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y120         DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.107     1.159 f  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/P[4]
                         net (fo=3, routed)           0.196     1.355    amc502_imp/g[8].clkfreq_imp/count_imp/P[4]
    SLICE_X135Y299       LUT6 (Prop_lut6_I0_O)        0.028     1.383 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__24/O
                         net (fo=1, routed)           0.123     1.505    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__24_n_0
    SLICE_X135Y299       LUT3 (Prop_lut3_I1_O)        0.028     1.533 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24/O
                         net (fo=3, routed)           0.226     1.759    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24_n_0
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout2_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           0.819     1.551    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.052    
    DSP48_X8Y120         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.096     1.148    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_dclkout2_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             fmc228_dclkout2_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout2_p rise@0.000ns - fmc228_dclkout2_p rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.163ns (23.036%)  route 0.545ns (76.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout2_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           0.611     1.052    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y120         DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.107     1.159 f  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/P[4]
                         net (fo=3, routed)           0.196     1.355    amc502_imp/g[8].clkfreq_imp/count_imp/P[4]
    SLICE_X135Y299       LUT6 (Prop_lut6_I0_O)        0.028     1.383 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__24/O
                         net (fo=1, routed)           0.123     1.505    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_3__24_n_0
    SLICE_X135Y299       LUT3 (Prop_lut3_I1_O)        0.028     1.533 r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24/O
                         net (fo=3, routed)           0.226     1.759    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__24_n_0
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout2_p rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  fmc228_dclkout2_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout2_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout2_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout2_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout2_gtbclk0_inst/O
                         net (fo=1, routed)           0.819     1.551    amc502_imp/g[8].clkfreq_imp/count_imp/fmc228_dclkout2_n
    DSP48_X8Y120         DSP48E1                                      r  amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.052    
    DSP48_X8Y120         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.096     1.148    amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.612    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc228_dclkout2_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { fmc228_dclkout2_p }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     DSP48E1/CLK    n/a            1.538         4.000       2.462      DSP48_X8Y120       amc502_imp/g[8].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
Min Period  n/a     IBUFDS_GTE2/I  n/a            1.408         4.000       2.592      IBUFDS_GTE2_X0Y13  dclkout2_gtbclk0_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  fmc228_sysref11_p
  To Clock:  fmc228_sysref11_p

Setup :            0  Failing Endpoints,  Worst Slack     1996.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     1998.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1996.980ns  (required time - arrival time)
  Source:                 amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref11_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (fmc228_sysref11_p rise@2000.000ns - fmc228_sysref11_p rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.477ns (17.758%)  route 2.209ns (82.242%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 2004.597 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref11_p rise edge)
                                                      0.000     0.000 r  
    H27                                               0.000     0.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.773     0.773 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           4.561     5.335    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y115         DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.348     5.683 f  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/P[32]
                         net (fo=2, routed)           0.781     6.464    amc502_imp/g[11].clkfreq_imp/count_imp/CNTR_OUT[32]
    SLICE_X140Y288       LUT6 (Prop_lut6_I2_O)        0.043     6.507 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__27/O
                         net (fo=1, routed)           0.456     6.963    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__27_n_0
    SLICE_X138Y287       LUT6 (Prop_lut6_I3_O)        0.043     7.006 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__27/O
                         net (fo=1, routed)           0.240     7.245    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__27_n_0
    SLICE_X138Y286       LUT3 (Prop_lut3_I2_O)        0.043     7.288 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27/O
                         net (fo=3, routed)           0.733     8.021    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27_n_0
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref11_p rise edge)
                                                   2000.000  2000.000 r  
    H27                                               0.000  2000.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000  2000.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.696  2000.696 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           3.900  2004.597    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.738  2005.335    
                         clock uncertainty           -0.035  2005.299    
    DSP48_X8Y115         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299  2005.000    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                       2005.000    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                               1996.980    

Slack (MET) :             1997.090ns  (required time - arrival time)
  Source:                 amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref11_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (fmc228_sysref11_p rise@2000.000ns - fmc228_sysref11_p rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.477ns (18.517%)  route 2.099ns (81.483%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 2004.597 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref11_p rise edge)
                                                      0.000     0.000 r  
    H27                                               0.000     0.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.773     0.773 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           4.561     5.335    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y115         DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.348     5.683 f  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/P[32]
                         net (fo=2, routed)           0.781     6.464    amc502_imp/g[11].clkfreq_imp/count_imp/CNTR_OUT[32]
    SLICE_X140Y288       LUT6 (Prop_lut6_I2_O)        0.043     6.507 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__27/O
                         net (fo=1, routed)           0.456     6.963    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__27_n_0
    SLICE_X138Y287       LUT6 (Prop_lut6_I3_O)        0.043     7.006 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__27/O
                         net (fo=1, routed)           0.240     7.245    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__27_n_0
    SLICE_X138Y286       LUT3 (Prop_lut3_I2_O)        0.043     7.288 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27/O
                         net (fo=3, routed)           0.623     7.911    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27_n_0
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref11_p rise edge)
                                                   2000.000  2000.000 r  
    H27                                               0.000  2000.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000  2000.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.696  2000.696 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           3.900  2004.597    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.738  2005.335    
                         clock uncertainty           -0.035  2005.299    
    DSP48_X8Y115         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299  2005.000    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                       2005.000    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                               1997.090    

Slack (MET) :             1997.099ns  (required time - arrival time)
  Source:                 amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref11_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (fmc228_sysref11_p rise@2000.000ns - fmc228_sysref11_p rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.477ns (18.583%)  route 2.090ns (81.417%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.597ns = ( 2004.597 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref11_p rise edge)
                                                      0.000     0.000 r  
    H27                                               0.000     0.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.773     0.773 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           4.561     5.335    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y115         DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.348     5.683 f  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/P[32]
                         net (fo=2, routed)           0.781     6.464    amc502_imp/g[11].clkfreq_imp/count_imp/CNTR_OUT[32]
    SLICE_X140Y288       LUT6 (Prop_lut6_I2_O)        0.043     6.507 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__27/O
                         net (fo=1, routed)           0.456     6.963    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__27_n_0
    SLICE_X138Y287       LUT6 (Prop_lut6_I3_O)        0.043     7.006 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__27/O
                         net (fo=1, routed)           0.240     7.245    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__27_n_0
    SLICE_X138Y286       LUT3 (Prop_lut3_I2_O)        0.043     7.288 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27/O
                         net (fo=3, routed)           0.613     7.902    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27_n_0
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref11_p rise edge)
                                                   2000.000  2000.000 r  
    H27                                               0.000  2000.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000  2000.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.696  2000.696 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           3.900  2004.597    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.738  2005.335    
                         clock uncertainty           -0.035  2005.299    
    DSP48_X8Y115         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299  2005.000    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                       2005.000    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                               1997.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref11_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_sysref11_p rise@0.000ns - fmc228_sysref11_p rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.163ns (17.907%)  route 0.747ns (82.093%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref11_p rise edge)
                                                      0.000     0.000 r  
    H27                                               0.000     0.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           2.708     3.106    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y115         DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.107     3.213 f  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/P[6]
                         net (fo=3, routed)           0.175     3.387    amc502_imp/g[11].clkfreq_imp/count_imp/P[6]
    SLICE_X136Y287       LUT6 (Prop_lut6_I5_O)        0.028     3.415 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__27/O
                         net (fo=1, routed)           0.231     3.647    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__27_n_0
    SLICE_X138Y286       LUT3 (Prop_lut3_I0_O)        0.028     3.675 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27/O
                         net (fo=3, routed)           0.341     4.016    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27_n_0
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref11_p rise edge)
                                                      0.000     0.000 r  
    H27                                               0.000     0.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           3.134     3.605    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     3.106    
    DSP48_X8Y115         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.096     3.202    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           4.016    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref11_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_sysref11_p rise@0.000ns - fmc228_sysref11_p rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.163ns (17.784%)  route 0.754ns (82.216%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref11_p rise edge)
                                                      0.000     0.000 r  
    H27                                               0.000     0.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           2.708     3.106    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y115         DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.107     3.213 f  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/P[6]
                         net (fo=3, routed)           0.175     3.387    amc502_imp/g[11].clkfreq_imp/count_imp/P[6]
    SLICE_X136Y287       LUT6 (Prop_lut6_I5_O)        0.028     3.415 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__27/O
                         net (fo=1, routed)           0.231     3.647    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__27_n_0
    SLICE_X138Y286       LUT3 (Prop_lut3_I0_O)        0.028     3.675 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27/O
                         net (fo=3, routed)           0.348     4.022    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27_n_0
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref11_p rise edge)
                                                      0.000     0.000 r  
    H27                                               0.000     0.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           3.134     3.605    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     3.106    
    DSP48_X8Y115         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.096     3.202    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           4.022    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref11_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref11_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_sysref11_p rise@0.000ns - fmc228_sysref11_p rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.163ns (16.829%)  route 0.806ns (83.171%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref11_p rise edge)
                                                      0.000     0.000 r  
    H27                                               0.000     0.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           2.708     3.106    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y115         DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.107     3.213 f  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/P[6]
                         net (fo=3, routed)           0.175     3.387    amc502_imp/g[11].clkfreq_imp/count_imp/P[6]
    SLICE_X136Y287       LUT6 (Prop_lut6_I5_O)        0.028     3.415 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__27/O
                         net (fo=1, routed)           0.231     3.647    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_2__27_n_0
    SLICE_X138Y286       LUT3 (Prop_lut3_I0_O)        0.028     3.675 r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27/O
                         net (fo=3, routed)           0.400     4.074    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__27_n_0
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref11_p rise edge)
                                                      0.000     0.000 r  
    H27                                               0.000     0.000 r  fmc228_sysref11_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref11_p
    H27                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysref11_ibufds_imp/O
                         net (fo=1, routed)           3.134     3.605    amc502_imp/g[11].clkfreq_imp/count_imp/fmc228_sysref11_n
    DSP48_X8Y115         DSP48E1                                      r  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     3.106    
    DSP48_X8Y115         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.096     3.202    amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.873    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc228_sysref11_p
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { fmc228_sysref11_p }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     DSP48E1/CLK  n/a            1.538         2000.000    1998.462   DSP48_X8Y115  amc502_imp/g[11].clkfreq_imp/count_imp/bl.DSP48E_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc228_sysref13_p
  To Clock:  fmc228_sysref13_p

Setup :            0  Failing Endpoints,  Worst Slack     1995.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     1998.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1995.838ns  (required time - arrival time)
  Source:                 amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref13_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (fmc228_sysref13_p rise@2000.000ns - fmc228_sysref13_p rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.477ns (12.461%)  route 3.351ns (87.539%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 2005.177 - 2000.000 ) 
    Source Clock Delay      (SCD):    6.008ns
    Clock Pessimism Removal (CPR):    0.831ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref13_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           5.205     6.008    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y114         DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.348     6.356 f  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/P[12]
                         net (fo=3, routed)           1.421     7.777    amc502_imp/g[12].clkfreq_imp/count_imp/P[12]
    SLICE_X133Y288       LUT6 (Prop_lut6_I5_O)        0.043     7.820 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__28/O
                         net (fo=1, routed)           0.445     8.265    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__28_n_0
    SLICE_X133Y288       LUT6 (Prop_lut6_I5_O)        0.043     8.308 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28/O
                         net (fo=1, routed)           0.650     8.958    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28_n_0
    SLICE_X136Y286       LUT3 (Prop_lut3_I2_O)        0.043     9.001 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28/O
                         net (fo=3, routed)           0.835     9.836    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28_n_0
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref13_p rise edge)
                                                   2000.000  2000.000 r  
    E19                                               0.000  2000.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000  2000.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.726  2000.726 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           4.451  2005.177    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.831  2006.008    
                         clock uncertainty           -0.035  2005.972    
    DSP48_X8Y114         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.299  2005.673    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                       2005.674    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                               1995.838    

Slack (MET) :             1995.948ns  (required time - arrival time)
  Source:                 amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref13_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (fmc228_sysref13_p rise@2000.000ns - fmc228_sysref13_p rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.477ns (12.830%)  route 3.241ns (87.170%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 2005.177 - 2000.000 ) 
    Source Clock Delay      (SCD):    6.008ns
    Clock Pessimism Removal (CPR):    0.831ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref13_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           5.205     6.008    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y114         DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.348     6.356 f  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/P[12]
                         net (fo=3, routed)           1.421     7.777    amc502_imp/g[12].clkfreq_imp/count_imp/P[12]
    SLICE_X133Y288       LUT6 (Prop_lut6_I5_O)        0.043     7.820 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__28/O
                         net (fo=1, routed)           0.445     8.265    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__28_n_0
    SLICE_X133Y288       LUT6 (Prop_lut6_I5_O)        0.043     8.308 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28/O
                         net (fo=1, routed)           0.650     8.958    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28_n_0
    SLICE_X136Y286       LUT3 (Prop_lut3_I2_O)        0.043     9.001 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28/O
                         net (fo=3, routed)           0.725     9.726    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28_n_0
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref13_p rise edge)
                                                   2000.000  2000.000 r  
    E19                                               0.000  2000.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000  2000.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.726  2000.726 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           4.451  2005.177    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.831  2006.008    
                         clock uncertainty           -0.035  2005.972    
    DSP48_X8Y114         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.299  2005.673    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                       2005.674    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                               1995.948    

Slack (MET) :             1996.042ns  (required time - arrival time)
  Source:                 amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref13_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (fmc228_sysref13_p rise@2000.000ns - fmc228_sysref13_p rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.477ns (13.164%)  route 3.147ns (86.836%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 2005.177 - 2000.000 ) 
    Source Clock Delay      (SCD):    6.008ns
    Clock Pessimism Removal (CPR):    0.831ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref13_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           5.205     6.008    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y114         DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.348     6.356 f  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/P[12]
                         net (fo=3, routed)           1.421     7.777    amc502_imp/g[12].clkfreq_imp/count_imp/P[12]
    SLICE_X133Y288       LUT6 (Prop_lut6_I5_O)        0.043     7.820 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__28/O
                         net (fo=1, routed)           0.445     8.265    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_10__28_n_0
    SLICE_X133Y288       LUT6 (Prop_lut6_I5_O)        0.043     8.308 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28/O
                         net (fo=1, routed)           0.650     8.958    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28_n_0
    SLICE_X136Y286       LUT3 (Prop_lut3_I2_O)        0.043     9.001 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28/O
                         net (fo=3, routed)           0.631     9.631    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28_n_0
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref13_p rise edge)
                                                   2000.000  2000.000 r  
    E19                                               0.000  2000.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000  2000.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.726  2000.726 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           4.451  2005.177    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism              0.831  2006.008    
                         clock uncertainty           -0.035  2005.972    
    DSP48_X8Y114         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.299  2005.673    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                       2005.674    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                               1996.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref13_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_sysref13_p rise@0.000ns - fmc228_sysref13_p rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.191ns (15.787%)  route 1.019ns (84.213%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref13_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           3.071     3.498    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y114         DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.107     3.605 f  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/P[31]
                         net (fo=3, routed)           0.207     3.811    amc502_imp/g[12].clkfreq_imp/count_imp/P[31]
    SLICE_X133Y288       LUT6 (Prop_lut6_I4_O)        0.028     3.839 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__28/O
                         net (fo=1, routed)           0.137     3.976    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__28_n_0
    SLICE_X133Y288       LUT6 (Prop_lut6_I3_O)        0.028     4.004 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28/O
                         net (fo=1, routed)           0.328     4.332    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28_n_0
    SLICE_X136Y286       LUT3 (Prop_lut3_I2_O)        0.028     4.360 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28/O
                         net (fo=3, routed)           0.348     4.707    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28_n_0
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref13_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.500     0.500 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           3.556     4.056    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.558     3.498    
    DSP48_X8Y114         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.096     3.594    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref13_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_sysref13_p rise@0.000ns - fmc228_sysref13_p rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.191ns (15.171%)  route 1.068ns (84.830%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref13_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           3.071     3.498    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y114         DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.107     3.605 f  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/P[31]
                         net (fo=3, routed)           0.207     3.811    amc502_imp/g[12].clkfreq_imp/count_imp/P[31]
    SLICE_X133Y288       LUT6 (Prop_lut6_I4_O)        0.028     3.839 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__28/O
                         net (fo=1, routed)           0.137     3.976    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__28_n_0
    SLICE_X133Y288       LUT6 (Prop_lut6_I3_O)        0.028     4.004 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28/O
                         net (fo=1, routed)           0.328     4.332    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28_n_0
    SLICE_X136Y286       LUT3 (Prop_lut3_I2_O)        0.028     4.360 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28/O
                         net (fo=3, routed)           0.397     4.757    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28_n_0
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref13_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.500     0.500 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           3.556     4.056    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.558     3.498    
    DSP48_X8Y114         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.096     3.594    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           4.757    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by fmc228_sysref13_p  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             fmc228_sysref13_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_sysref13_p rise@0.000ns - fmc228_sysref13_p rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.191ns (14.568%)  route 1.120ns (85.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_sysref13_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           3.071     3.498    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y114         DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.107     3.605 f  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/P[31]
                         net (fo=3, routed)           0.207     3.811    amc502_imp/g[12].clkfreq_imp/count_imp/P[31]
    SLICE_X133Y288       LUT6 (Prop_lut6_I4_O)        0.028     3.839 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__28/O
                         net (fo=1, routed)           0.137     3.976    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_8__28_n_0
    SLICE_X133Y288       LUT6 (Prop_lut6_I3_O)        0.028     4.004 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28/O
                         net (fo=1, routed)           0.328     4.332    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_4__28_n_0
    SLICE_X136Y286       LUT3 (Prop_lut3_I2_O)        0.028     4.360 r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28/O
                         net (fo=3, routed)           0.449     4.809    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2_i_1__28_n_0
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_sysref13_p rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  fmc228_sysref13_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_sysref13_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.500     0.500 r  sysref13_ibufds_imp/O
                         net (fo=1, routed)           3.556     4.056    amc502_imp/g[12].clkfreq_imp/count_imp/fmc228_sysref13_n
    DSP48_X8Y114         DSP48E1                                      r  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK
                         clock pessimism             -0.558     3.498    
    DSP48_X8Y114         DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.096     3.594    amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           4.809    
  -------------------------------------------------------------------
                         slack                                  1.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc228_sysref13_p
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { fmc228_sysref13_p }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     DSP48E1/CLK  n/a            1.538         2000.000    1998.462   DSP48_X8Y114  amc502_imp/g[12].clkfreq_imp/count_imp/bl.DSP48E_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y20  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         16.000      14.592     BUFGCTRL_X0Y25       pcs_pma/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y7      pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y7      pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y7      pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y7      pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y7      pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y7      pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y7  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y7  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y7  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y7  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/bs_imp/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.972ns (30.641%)  route 4.464ns (69.359%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 14.459 - 8.000 ) 
    Source Clock Delay      (SCD):    7.511ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.860     7.511    fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y75        RAMB36E1                                     r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y75        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     9.311 r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           1.652    10.963    fmc228_card0_imp/bs_imp/din3[11]
    SLICE_X177Y331       LUT6 (Prop_lut6_I0_O)        0.043    11.006 r  fmc228_card0_imp/bs_imp/dout[11]_i_9/O
                         net (fo=1, routed)           1.807    12.813    fmc228_card0_imp/bs_imp/lfsr31_imp/data0[11]
    SLICE_X93Y317        LUT6 (Prop_lut6_I0_O)        0.043    12.856 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[11]_i_7/O
                         net (fo=1, routed)           0.442    13.298    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[11]_i_7_n_0
    SLICE_X91Y312        LUT6 (Prop_lut6_I3_O)        0.043    13.341 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[11]_i_4/O
                         net (fo=1, routed)           0.562    13.903    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[11]_i_4_n_0
    SLICE_X92Y303        LUT6 (Prop_lut6_I3_O)        0.043    13.946 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[11]_i_1/O
                         net (fo=1, routed)           0.000    13.946    fmc228_card0_imp/bs_imp/lfsr31_imp_n_19
    SLICE_X92Y303        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.341    14.459    fmc228_card0_imp/bs_imp/clk
    SLICE_X92Y303        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[11]/C
                         clock pessimism              0.606    15.065    
                         clock uncertainty           -0.077    14.988    
    SLICE_X92Y303        FDRE (Setup_fdre_C_D)        0.034    15.022    fmc228_card0_imp/bs_imp/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/gbuf[1].udpbuf_imp/ram_reg_0_127_14_14/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 0.359ns (5.786%)  route 5.846ns (94.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 14.409 - 8.000 ) 
    Source Clock Delay      (SCD):    7.173ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.522     7.173    pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X178Y264       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y264       FDRE (Prop_fdre_C_Q)         0.236     7.409 r  pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/Q
                         net (fo=58, routed)          5.299    12.708    gbe_imp/gbuf[1].udpbuf_imp/gmii_rxd[6]
    SLICE_X139Y294       LUT3 (Prop_lut3_I1_O)        0.123    12.831 r  gbe_imp/gbuf[1].udpbuf_imp/ram_reg_0_127_14_14_i_1__0/O
                         net (fo=16, routed)          0.547    13.378    gbe_imp/gbuf[1].udpbuf_imp/ram_reg_0_127_14_14/D
    SLICE_X138Y291       RAMD64E                                      r  gbe_imp/gbuf[1].udpbuf_imp/ram_reg_0_127_14_14/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.291    14.409    gbe_imp/gbuf[1].udpbuf_imp/ram_reg_0_127_14_14/WCLK
    SLICE_X138Y291       RAMD64E                                      r  gbe_imp/gbuf[1].udpbuf_imp/ram_reg_0_127_14_14/DP.HIGH/CLK
                         clock pessimism              0.656    15.065    
                         clock uncertainty           -0.077    14.988    
    SLICE_X138Y291       RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.452    14.536    gbe_imp/gbuf[1].udpbuf_imp/ram_reg_0_127_14_14/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/bs_imp/dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 1.972ns (31.154%)  route 4.358ns (68.845%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 14.459 - 8.000 ) 
    Source Clock Delay      (SCD):    7.511ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.860     7.511    fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y75        RAMB36E1                                     r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y75        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      1.800     9.311 r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           1.741    11.052    fmc228_card0_imp/bs_imp/din3[17]
    SLICE_X177Y333       LUT6 (Prop_lut6_I0_O)        0.043    11.095 r  fmc228_card0_imp/bs_imp/dout[17]_i_8/O
                         net (fo=1, routed)           1.956    13.051    fmc228_card0_imp/bs_imp/lfsr31_imp/data0[17]
    SLICE_X90Y319        LUT5 (Prop_lut5_I4_O)        0.043    13.094 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[17]_i_6/O
                         net (fo=1, routed)           0.106    13.200    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[17]_i_6_n_0
    SLICE_X90Y319        LUT5 (Prop_lut5_I3_O)        0.043    13.243 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[17]_i_2/O
                         net (fo=1, routed)           0.554    13.797    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[17]_i_2_n_0
    SLICE_X92Y305        LUT5 (Prop_lut5_I0_O)        0.043    13.840 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[17]_i_1/O
                         net (fo=1, routed)           0.000    13.840    fmc228_card0_imp/bs_imp/lfsr31_imp_n_13
    SLICE_X92Y305        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.341    14.459    fmc228_card0_imp/bs_imp/clk
    SLICE_X92Y305        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[17]/C
                         clock pessimism              0.606    15.065    
                         clock uncertainty           -0.077    14.988    
    SLICE_X92Y305        FDRE (Setup_fdre_C_D)        0.034    15.022    fmc228_card0_imp/bs_imp/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/bs_imp/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 1.972ns (31.186%)  route 4.351ns (68.814%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.462ns = ( 14.462 - 8.000 ) 
    Source Clock Delay      (SCD):    7.511ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.860     7.511    fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y75        RAMB36E1                                     r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y75        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     9.311 r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.718    11.028    fmc228_card0_imp/bs_imp/din3[5]
    SLICE_X176Y333       LUT6 (Prop_lut6_I0_O)        0.043    11.071 r  fmc228_card0_imp/bs_imp/dout[5]_i_8/O
                         net (fo=1, routed)           1.712    12.783    fmc228_card0_imp/bs_imp/lfsr31_imp/data0[5]
    SLICE_X96Y318        LUT6 (Prop_lut6_I0_O)        0.043    12.826 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[5]_i_4/O
                         net (fo=1, routed)           0.457    13.283    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[5]_i_4_n_0
    SLICE_X96Y312        LUT6 (Prop_lut6_I3_O)        0.043    13.326 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[5]_i_2/O
                         net (fo=1, routed)           0.465    13.791    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[5]_i_2_n_0
    SLICE_X99Y305        LUT5 (Prop_lut5_I1_O)        0.043    13.834 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    13.834    fmc228_card0_imp/bs_imp/lfsr31_imp_n_25
    SLICE_X99Y305        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.344    14.462    fmc228_card0_imp/bs_imp/clk
    SLICE_X99Y305        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[5]/C
                         clock pessimism              0.606    15.068    
                         clock uncertainty           -0.077    14.991    
    SLICE_X99Y305        FDRE (Setup_fdre_C_D)        0.033    15.024    fmc228_card0_imp/bs_imp/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/bs_imp/dout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.972ns (31.241%)  route 4.340ns (68.759%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.458ns = ( 14.458 - 8.000 ) 
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.856     7.507    fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y75        RAMB36E1                                     r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y75        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     9.307 r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.584    10.891    fmc228_card0_imp/bs_imp/din3[23]
    SLICE_X167Y338       LUT6 (Prop_lut6_I0_O)        0.043    10.934 r  fmc228_card0_imp/bs_imp/dout[23]_i_8/O
                         net (fo=1, routed)           1.790    12.723    fmc228_card0_imp/bs_imp/lfsr31_imp/data0[23]
    SLICE_X95Y320        LUT5 (Prop_lut5_I4_O)        0.043    12.766 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[23]_i_6/O
                         net (fo=1, routed)           0.340    13.106    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[23]_i_6_n_0
    SLICE_X93Y320        LUT5 (Prop_lut5_I3_O)        0.043    13.149 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[23]_i_4/O
                         net (fo=1, routed)           0.627    13.776    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[23]_i_4_n_0
    SLICE_X93Y306        LUT5 (Prop_lut5_I2_O)        0.043    13.819 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[23]_i_1/O
                         net (fo=1, routed)           0.000    13.819    fmc228_card0_imp/bs_imp/lfsr31_imp_n_7
    SLICE_X93Y306        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.340    14.458    fmc228_card0_imp/bs_imp/clk
    SLICE_X93Y306        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[23]/C
                         clock pessimism              0.606    15.064    
                         clock uncertainty           -0.077    14.987    
    SLICE_X93Y306        FDRE (Setup_fdre_C_D)        0.033    15.020    fmc228_card0_imp/bs_imp/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/gbuf[1].udpbuf_imp/ram_reg_256_383_11_11/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.302ns (4.905%)  route 5.855ns (95.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.411ns = ( 14.411 - 8.000 ) 
    Source Clock Delay      (SCD):    7.173ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.522     7.173    pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X178Y264       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y264       FDRE (Prop_fdre_C_Q)         0.259     7.432 r  pcs_pma/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/Q
                         net (fo=59, routed)          5.292    12.724    gbe_imp/gbuf[1].udpbuf_imp/gmii_rxd[3]
    SLICE_X141Y289       LUT3 (Prop_lut3_I1_O)        0.043    12.767 r  gbe_imp/gbuf[1].udpbuf_imp/ram_reg_0_127_11_11_i_1__0/O
                         net (fo=16, routed)          0.564    13.330    gbe_imp/gbuf[1].udpbuf_imp/ram_reg_256_383_11_11/D
    SLICE_X142Y291       RAMD64E                                      r  gbe_imp/gbuf[1].udpbuf_imp/ram_reg_256_383_11_11/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.293    14.411    gbe_imp/gbuf[1].udpbuf_imp/ram_reg_256_383_11_11/WCLK
    SLICE_X142Y291       RAMD64E                                      r  gbe_imp/gbuf[1].udpbuf_imp/ram_reg_256_383_11_11/DP.HIGH/CLK
                         clock pessimism              0.656    15.067    
                         clock uncertainty           -0.077    14.990    
    SLICE_X142Y291       RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.452    14.538    gbe_imp/gbuf[1].udpbuf_imp/ram_reg_256_383_11_11/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/bs_imp/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 1.972ns (31.316%)  route 4.325ns (68.684%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 14.459 - 8.000 ) 
    Source Clock Delay      (SCD):    7.511ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.860     7.511    fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y75        RAMB36E1                                     r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y75        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     9.311 r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.601    10.911    fmc228_card0_imp/bs_imp/din3[3]
    SLICE_X176Y333       LUT6 (Prop_lut6_I0_O)        0.043    10.954 r  fmc228_card0_imp/bs_imp/dout[3]_i_9/O
                         net (fo=1, routed)           1.851    12.806    fmc228_card0_imp/bs_imp/lfsr31_imp/data0[3]
    SLICE_X92Y319        LUT6 (Prop_lut6_I0_O)        0.043    12.849 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[3]_i_5/O
                         net (fo=1, routed)           0.441    13.289    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[3]_i_5_n_0
    SLICE_X92Y310        LUT6 (Prop_lut6_I3_O)        0.043    13.332 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[3]_i_3/O
                         net (fo=1, routed)           0.432    13.765    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[3]_i_3_n_0
    SLICE_X92Y304        LUT6 (Prop_lut6_I3_O)        0.043    13.808 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[3]_i_1/O
                         net (fo=1, routed)           0.000    13.808    fmc228_card0_imp/bs_imp/lfsr31_imp_n_27
    SLICE_X92Y304        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.341    14.459    fmc228_card0_imp/bs_imp/clk
    SLICE_X92Y304        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[3]/C
                         clock pessimism              0.606    15.065    
                         clock uncertainty           -0.077    14.988    
    SLICE_X92Y304        FDRE (Setup_fdre_C_D)        0.034    15.022    fmc228_card0_imp/bs_imp/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/bs_imp/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.972ns (31.359%)  route 4.316ns (68.641%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 14.459 - 8.000 ) 
    Source Clock Delay      (SCD):    7.511ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.860     7.511    fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y75        RAMB36E1                                     r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y75        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     9.311 r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           1.652    10.963    fmc228_card0_imp/bs_imp/din3[10]
    SLICE_X176Y334       LUT6 (Prop_lut6_I0_O)        0.043    11.006 r  fmc228_card0_imp/bs_imp/dout[10]_i_8/O
                         net (fo=1, routed)           1.826    12.832    fmc228_card0_imp/bs_imp/lfsr31_imp/data0[10]
    SLICE_X93Y317        LUT6 (Prop_lut6_I1_O)        0.043    12.875 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[10]_i_4/O
                         net (fo=1, routed)           0.358    13.233    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[10]_i_4_n_0
    SLICE_X91Y312        LUT6 (Prop_lut6_I3_O)        0.043    13.276 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[10]_i_2/O
                         net (fo=1, routed)           0.480    13.756    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[10]_i_2_n_0
    SLICE_X92Y304        LUT6 (Prop_lut6_I0_O)        0.043    13.799 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[10]_i_1/O
                         net (fo=1, routed)           0.000    13.799    fmc228_card0_imp/bs_imp/lfsr31_imp_n_20
    SLICE_X92Y304        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.341    14.459    fmc228_card0_imp/bs_imp/clk
    SLICE_X92Y304        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[10]/C
                         clock pessimism              0.606    15.065    
                         clock uncertainty           -0.077    14.988    
    SLICE_X92Y304        FDRE (Setup_fdre_C_D)        0.034    15.022    fmc228_card0_imp/bs_imp/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.799    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/bs_imp/dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.972ns (31.395%)  route 4.309ns (68.605%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 14.459 - 8.000 ) 
    Source Clock Delay      (SCD):    7.511ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.860     7.511    fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y75        RAMB36E1                                     r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y75        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      1.800     9.311 r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           1.656    10.967    fmc228_card0_imp/bs_imp/din3[14]
    SLICE_X176Y334       LUT6 (Prop_lut6_I0_O)        0.043    11.010 r  fmc228_card0_imp/bs_imp/dout[14]_i_8/O
                         net (fo=1, routed)           1.846    12.856    fmc228_card0_imp/bs_imp/lfsr31_imp/data0[14]
    SLICE_X96Y317        LUT6 (Prop_lut6_I0_O)        0.043    12.899 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[14]_i_4/O
                         net (fo=1, routed)           0.426    13.325    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[14]_i_4_n_0
    SLICE_X92Y309        LUT6 (Prop_lut6_I3_O)        0.043    13.368 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[14]_i_2/O
                         net (fo=1, routed)           0.381    13.749    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[14]_i_2_n_0
    SLICE_X92Y304        LUT5 (Prop_lut5_I1_O)        0.043    13.792 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[14]_i_1/O
                         net (fo=1, routed)           0.000    13.792    fmc228_card0_imp/bs_imp/lfsr31_imp_n_16
    SLICE_X92Y304        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.341    14.459    fmc228_card0_imp/bs_imp/clk
    SLICE_X92Y304        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[14]/C
                         clock pessimism              0.606    15.065    
                         clock uncertainty           -0.077    14.988    
    SLICE_X92Y304        FDRE (Setup_fdre_C_D)        0.033    15.021    fmc228_card0_imp/bs_imp/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -13.792    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/bs_imp/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 1.972ns (31.291%)  route 4.330ns (68.709%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 14.459 - 8.000 ) 
    Source Clock Delay      (SCD):    7.511ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.860     7.511    fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y75        RAMB36E1                                     r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y75        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     9.311 r  fmc228_card0_imp/fifo_3_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.639    10.950    fmc228_card0_imp/bs_imp/din3[2]
    SLICE_X177Y330       LUT6 (Prop_lut6_I0_O)        0.043    10.993 r  fmc228_card0_imp/bs_imp/dout[2]_i_9/O
                         net (fo=1, routed)           1.749    12.742    fmc228_card0_imp/bs_imp/lfsr31_imp/data0[2]
    SLICE_X94Y319        LUT6 (Prop_lut6_I1_O)        0.043    12.785 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[2]_i_5/O
                         net (fo=1, routed)           0.503    13.288    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[2]_i_5_n_0
    SLICE_X94Y309        LUT6 (Prop_lut6_I3_O)        0.043    13.331 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[2]_i_3/O
                         net (fo=1, routed)           0.439    13.770    fmc228_card0_imp/bs_imp/lfsr31_imp/dout[2]_i_3_n_0
    SLICE_X94Y303        LUT5 (Prop_lut5_I1_O)        0.043    13.813 r  fmc228_card0_imp/bs_imp/lfsr31_imp/dout[2]_i_1/O
                         net (fo=1, routed)           0.000    13.813    fmc228_card0_imp/bs_imp/lfsr31_imp_n_28
    SLICE_X94Y303        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.341    14.459    fmc228_card0_imp/bs_imp/clk
    SLICE_X94Y303        FDRE                                         r  fmc228_card0_imp/bs_imp/dout_reg[2]/C
                         clock pessimism              0.606    15.065    
                         clock uncertainty           -0.077    14.988    
    SLICE_X94Y303        FDRE (Setup_fdre_C_D)        0.065    15.053    fmc228_card0_imp/bs_imp/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                  1.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.347ns (76.325%)  route 0.108ns (23.675%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.609     3.363    gbe_imp/g_stream[1].streampkt_imp/userclk2_out
    SLICE_X70Y296        FDRE                                         r  gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y296        FDRE (Prop_fdre_C_Q)         0.118     3.481 r  gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[3]/Q
                         net (fo=1, routed)           0.107     3.588    gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter__0[3]
    SLICE_X70Y296        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.695 r  gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.695    gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[4]_i_1_n_0
    SLICE_X70Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.722 r  gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.722    gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[8]_i_1_n_0
    SLICE_X70Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.749 r  gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[12]_i_1_n_0
    SLICE_X70Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.776 r  gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.777    gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[16]_i_1_n_0
    SLICE_X70Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.818 r  gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[20]_i_3/O[0]
                         net (fo=1, routed)           0.000     3.818    gbe_imp/g_stream[1].streampkt_imp/plusOp[17]
    SLICE_X70Y300        FDRE                                         r  gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.937     4.092    gbe_imp/g_stream[1].streampkt_imp/userclk2_out
    SLICE_X70Y300        FDRE                                         r  gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[17]/C
                         clock pessimism             -0.429     3.663    
    SLICE_X70Y300        FDRE (Hold_fdre_C_D)         0.092     3.755    gbe_imp/g_stream[1].streampkt_imp/arp_wait_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.755    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.177%)  route 0.211ns (67.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.819     3.573    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X145Y382       FDCE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y382       FDCE (Prop_fdce_C_Q)         0.100     3.673 r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/Q
                         net (fo=8, routed)           0.211     3.884    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][12]
    RAMB36_X9Y76         RAMB36E1                                     r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.114     4.269    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X9Y76         RAMB36E1                                     r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.634     3.635    
    RAMB36_X9Y76         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     3.818    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.818    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.316%)  route 0.129ns (58.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.700     3.454    gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/userclk2_out
    SLICE_X113Y310       FDRE                                         r  gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y310       FDRE (Prop_fdre_C_Q)         0.091     3.545 r  gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/Q
                         net (fo=450, routed)         0.129     3.674    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/ADDRD5
    SLICE_X114Y311       RAMD64E                                      r  gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.947     4.102    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/WCLK
    SLICE_X114Y311       RAMD64E                                      r  gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMA/CLK
                         clock pessimism             -0.614     3.488    
    SLICE_X114Y311       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.118     3.606    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.316%)  route 0.129ns (58.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.700     3.454    gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/userclk2_out
    SLICE_X113Y310       FDRE                                         r  gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y310       FDRE (Prop_fdre_C_Q)         0.091     3.545 r  gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/Q
                         net (fo=450, routed)         0.129     3.674    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/ADDRD5
    SLICE_X114Y311       RAMD64E                                      r  gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.947     4.102    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/WCLK
    SLICE_X114Y311       RAMD64E                                      r  gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMB/CLK
                         clock pessimism             -0.614     3.488    
    SLICE_X114Y311       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.118     3.606    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.316%)  route 0.129ns (58.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.700     3.454    gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/userclk2_out
    SLICE_X113Y310       FDRE                                         r  gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y310       FDRE (Prop_fdre_C_Q)         0.091     3.545 r  gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/Q
                         net (fo=450, routed)         0.129     3.674    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/ADDRD5
    SLICE_X114Y311       RAMD64E                                      r  gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.947     4.102    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/WCLK
    SLICE_X114Y311       RAMD64E                                      r  gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMC/CLK
                         clock pessimism             -0.614     3.488    
    SLICE_X114Y311       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.118     3.606    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.316%)  route 0.129ns (58.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.700     3.454    gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/userclk2_out
    SLICE_X113Y310       FDRE                                         r  gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y310       FDRE (Prop_fdre_C_Q)         0.091     3.545 r  gbe_imp/g_stream[0].sb_imp/pkt_waddr_imp/q_reg[5]/Q
                         net (fo=450, routed)         0.129     3.674    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/ADDRD5
    SLICE_X114Y311       RAMD64E                                      r  gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.947     4.102    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/WCLK
    SLICE_X114Y311       RAMD64E                                      r  gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMD/CLK
                         clock pessimism             -0.614     3.488    
    SLICE_X114Y311       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.118     3.606    gbe_imp/g_stream[0].sb_imp/pkt_ram_reg_64_127_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.085%)  route 0.244ns (70.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.109ns
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.708     3.462    gbe_imp/gbuf[0].udpbuf_imp/userclk2_out
    SLICE_X129Y302       FDRE                                         r  gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y302       FDRE (Prop_fdre_C_Q)         0.100     3.562 r  gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/Q
                         net (fo=240, routed)         0.244     3.806    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/A2
    SLICE_X126Y302       RAMD64E                                      r  gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.954     4.109    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/WCLK
    SLICE_X126Y302       RAMD64E                                      r  gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/DP.HIGH/CLK
                         clock pessimism             -0.614     3.495    
    SLICE_X126Y302       RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     3.736    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -3.736    
                         arrival time                           3.806    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.085%)  route 0.244ns (70.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.109ns
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.708     3.462    gbe_imp/gbuf[0].udpbuf_imp/userclk2_out
    SLICE_X129Y302       FDRE                                         r  gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y302       FDRE (Prop_fdre_C_Q)         0.100     3.562 r  gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/Q
                         net (fo=240, routed)         0.244     3.806    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/A2
    SLICE_X126Y302       RAMD64E                                      r  gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.954     4.109    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/WCLK
    SLICE_X126Y302       RAMD64E                                      r  gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/DP.LOW/CLK
                         clock pessimism             -0.614     3.495    
    SLICE_X126Y302       RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     3.736    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/DP.LOW
  -------------------------------------------------------------------
                         required time                         -3.736    
                         arrival time                           3.806    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.085%)  route 0.244ns (70.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.109ns
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.708     3.462    gbe_imp/gbuf[0].udpbuf_imp/userclk2_out
    SLICE_X129Y302       FDRE                                         r  gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y302       FDRE (Prop_fdre_C_Q)         0.100     3.562 r  gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/Q
                         net (fo=240, routed)         0.244     3.806    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/A2
    SLICE_X126Y302       RAMD64E                                      r  gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.954     4.109    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/WCLK
    SLICE_X126Y302       RAMD64E                                      r  gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/SP.HIGH/CLK
                         clock pessimism             -0.614     3.495    
    SLICE_X126Y302       RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     3.736    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -3.736    
                         arrival time                           3.806    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.085%)  route 0.244ns (70.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.109ns
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.708     3.462    gbe_imp/gbuf[0].udpbuf_imp/userclk2_out
    SLICE_X129Y302       FDRE                                         r  gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y302       FDRE (Prop_fdre_C_Q)         0.100     3.562 r  gbe_imp/gbuf[0].udpbuf_imp/write_address_reg[4]_rep__0/Q
                         net (fo=240, routed)         0.244     3.806    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/A2
    SLICE_X126Y302       RAMD64E                                      r  gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.954     4.109    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/WCLK
    SLICE_X126Y302       RAMD64E                                      r  gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/SP.LOW/CLK
                         clock pessimism             -0.614     3.495    
    SLICE_X126Y302       RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     3.736    gbe_imp/gbuf[0].udpbuf_imp/ram_reg_128_255_23_23/SP.LOW
  -------------------------------------------------------------------
                         required time                         -3.736    
                         arrival time                           3.806    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X10Y120   gbe_imp/icmprep_imp/ipbuf_imp/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         8.000       5.975      RAMB36_X7Y56     gbe_imp/g_stream[0].sb_imp/ram_reg_0_28/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         8.000       5.975      RAMB36_X7Y56     gbe_imp/g_stream[0].sb_imp/ram_reg_0_28/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         8.000       5.975      RAMB36_X5Y52     gbe_imp/g_stream[0].sb_imp/ram_reg_0_29/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         8.000       5.975      RAMB36_X5Y52     gbe_imp/g_stream[0].sb_imp/ram_reg_0_29/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         8.000       5.975      RAMB36_X5Y56     gbe_imp/g_stream[0].sb_imp/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         8.000       5.975      RAMB36_X5Y56     gbe_imp/g_stream[0].sb_imp/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         8.000       5.975      RAMB36_X2Y62     gbe_imp/g_stream[0].sb_imp/ram_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         8.000       5.975      RAMB36_X2Y62     gbe_imp/g_stream[0].sb_imp/ram_reg_0_30/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         8.000       5.975      RAMB36_X1Y58     gbe_imp/g_stream[0].sb_imp/ram_reg_0_31/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y7  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y303   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_11_11/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y303   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_11_11/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y303   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_11_11/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y303   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_11_11/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y300   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_12_12/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y300   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_12_12/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y300   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_12_12/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y300   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_12_12/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y301   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_15_15/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y301   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_15_15/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X140Y302   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X140Y302   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X140Y302   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X140Y302   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y305   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y305   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_10_10/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y305   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_10_10/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y305   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_10_10/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y300   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_12_12/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X132Y300   gbe_imp/gbuf[0].udpbuf_imp/ram_reg_0_127_12_12/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       12.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.897ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.388ns (13.784%)  route 2.427ns (86.216%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.831     9.995    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y255       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y255       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.681    23.155    
                         clock uncertainty           -0.085    23.070    
    SLICE_X182Y255       FDRE (Setup_fdre_C_CE)      -0.178    22.892    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.892    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                 12.897    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.388ns (14.220%)  route 2.341ns (85.780%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.745     9.909    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.681    23.155    
                         clock uncertainty           -0.085    23.070    
    SLICE_X182Y254       FDRE (Setup_fdre_C_CE)      -0.178    22.892    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.892    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.388ns (14.220%)  route 2.341ns (85.780%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.745     9.909    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.681    23.155    
                         clock uncertainty           -0.085    23.070    
    SLICE_X182Y254       FDRE (Setup_fdre_C_CE)      -0.178    22.892    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.892    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.388ns (14.220%)  route 2.341ns (85.780%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.745     9.909    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.681    23.155    
                         clock uncertainty           -0.085    23.070    
    SLICE_X182Y254       FDRE (Setup_fdre_C_CE)      -0.178    22.892    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.892    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.388ns (14.220%)  route 2.341ns (85.780%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.745     9.909    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.681    23.155    
                         clock uncertainty           -0.085    23.070    
    SLICE_X182Y254       FDRE (Setup_fdre_C_CE)      -0.178    22.892    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.892    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             13.099ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.388ns (14.707%)  route 2.250ns (85.293%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.654     9.818    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.706    23.180    
                         clock uncertainty           -0.085    23.095    
    SLICE_X182Y253       FDRE (Setup_fdre_C_CE)      -0.178    22.917    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                 13.099    

Slack (MET) :             13.099ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.388ns (14.707%)  route 2.250ns (85.293%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.654     9.818    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.706    23.180    
                         clock uncertainty           -0.085    23.095    
    SLICE_X182Y253       FDRE (Setup_fdre_C_CE)      -0.178    22.917    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                 13.099    

Slack (MET) :             13.099ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.388ns (14.707%)  route 2.250ns (85.293%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.654     9.818    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.706    23.180    
                         clock uncertainty           -0.085    23.095    
    SLICE_X182Y253       FDRE (Setup_fdre_C_CE)      -0.178    22.917    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                 13.099    

Slack (MET) :             13.099ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.388ns (14.707%)  route 2.250ns (85.293%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.654     9.818    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.706    23.180    
                         clock uncertainty           -0.085    23.095    
    SLICE_X182Y253       FDRE (Setup_fdre_C_CE)      -0.178    22.917    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                 13.099    

Slack (MET) :             13.164ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.388ns (15.228%)  route 2.160ns (84.771%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y253       FDRE (Prop_fdre_C_Q)         0.259     7.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.580     8.019    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X183Y253       LUT4 (Prop_lut4_I1_O)        0.043     8.062 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0/O
                         net (fo=1, routed)           0.429     8.492    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_9__0_n_0
    SLICE_X183Y254       LUT5 (Prop_lut5_I0_O)        0.043     8.535 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.586     9.121    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X179Y249       LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.564     9.728    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.681    23.155    
                         clock uncertainty           -0.085    23.070    
    SLICE_X182Y252       FDRE (Setup_fdre_C_CE)      -0.178    22.892    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.892    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                 13.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.443%)  route 0.307ns (70.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.087ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.623     3.377    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X181Y247       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y247       FDRE (Prop_fdre_C_Q)         0.100     3.477 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.088     3.565    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X180Y247       LUT1 (Prop_lut1_I0_O)        0.028     3.593 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.219     3.812    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.932     4.087    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism             -0.409     3.678    
    SLICE_X182Y252       FDRE (Hold_fdre_C_R)         0.006     3.684    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.684    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.443%)  route 0.307ns (70.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.087ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.623     3.377    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X181Y247       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y247       FDRE (Prop_fdre_C_Q)         0.100     3.477 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.088     3.565    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X180Y247       LUT1 (Prop_lut1_I0_O)        0.028     3.593 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.219     3.812    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.932     4.087    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism             -0.409     3.678    
    SLICE_X182Y252       FDRE (Hold_fdre_C_R)         0.006     3.684    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.684    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.443%)  route 0.307ns (70.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.087ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.623     3.377    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X181Y247       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y247       FDRE (Prop_fdre_C_Q)         0.100     3.477 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.088     3.565    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X180Y247       LUT1 (Prop_lut1_I0_O)        0.028     3.593 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.219     3.812    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.932     4.087    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism             -0.409     3.678    
    SLICE_X182Y252       FDRE (Hold_fdre_C_R)         0.006     3.684    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.684    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.443%)  route 0.307ns (70.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.087ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.623     3.377    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X181Y247       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y247       FDRE (Prop_fdre_C_Q)         0.100     3.477 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.088     3.565    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X180Y247       LUT1 (Prop_lut1_I0_O)        0.028     3.593 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0/O
                         net (fo=13, routed)          0.219     3.812    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.932     4.087    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X182Y252       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.409     3.678    
    SLICE_X182Y252       FDRE (Hold_fdre_C_R)         0.006     3.684    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.684    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.701     3.455    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X182Y257       FDPE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y257       FDPE (Prop_fdpe_C_Q)         0.107     3.562 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.054     3.616    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync_reg1
    SLICE_X182Y257       FDPE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.930     4.085    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X182Y257       FDPE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.630     3.455    
    SLICE_X182Y257       FDPE (Hold_fdpe_C_D)         0.023     3.478    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.171ns (74.106%)  route 0.060ns (25.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.700     3.454    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X176Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y259       FDRE (Prop_fdre_C_Q)         0.107     3.561 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.060     3.621    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X176Y259       LUT4 (Prop_lut4_I1_O)        0.064     3.685 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.685    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X176Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.929     4.084    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X176Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.630     3.454    
    SLICE_X176Y259       FDRE (Hold_fdre_C_D)         0.087     3.541    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.541    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.623     3.377    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/MMCM_RESET_reg
    SLICE_X178Y249       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y249       FDRE (Prop_fdre_C_Q)         0.118     3.495 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     3.591    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X179Y249       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.831     3.986    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X179Y249       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.598     3.388    
    SLICE_X179Y249       FDRE (Hold_fdre_C_D)         0.047     3.435    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.157ns (72.236%)  route 0.060ns (27.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.623     3.377    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X179Y249       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y249       FDRE (Prop_fdre_C_Q)         0.091     3.468 f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.060     3.528    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X179Y249       LUT4 (Prop_lut4_I1_O)        0.066     3.594 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     3.594    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X179Y249       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.831     3.986    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X179Y249       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.609     3.377    
    SLICE_X179Y249       FDRE (Hold_fdre_C_D)         0.060     3.437    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.594    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.083ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.699     3.453    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/MMCM_RESET_reg
    SLICE_X176Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y260       FDRE (Prop_fdre_C_Q)         0.118     3.571 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     3.667    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_out
    SLICE_X177Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.928     4.083    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X177Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.619     3.464    
    SLICE_X177Y260       FDRE (Hold_fdre_C_D)         0.040     3.504    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.623     3.377    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/MMCM_RESET_reg
    SLICE_X180Y247       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y247       FDRE (Prop_fdre_C_Q)         0.118     3.495 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     3.591    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_out_0
    SLICE_X181Y247       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.832     3.987    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X181Y247       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.599     3.388    
    SLICE_X181Y247       FDRE (Hold_fdre_C_D)         0.040     3.428    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y20  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y20  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y20  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y20  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         16.000      14.592     BUFGCTRL_X0Y18       pcs_pma/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y7      pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X179Y249       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X180Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X180Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X180Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y7      pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X179Y249       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X178Y249       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X178Y249       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X178Y249       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X176Y260       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X176Y260       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X176Y260       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X177Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X177Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X177Y259       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X181Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X179Y249       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X179Y249       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X180Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X180Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X180Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X180Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X180Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X180Y247       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X178Y249       pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  slave_sysclk
  To Clock:  slave_bcoclk

Setup :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.747ns  (logic 0.228ns (30.512%)  route 0.519ns (69.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 28.982 - 25.000 ) 
    Source Clock Delay      (SCD):    4.359ns = ( 23.109 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.299    23.109    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.228    23.337 r  amc502_imp/tclka_imp/r_strobe_reg[9]/Q
                         net (fo=1, routed)           0.519    23.856    amc502_imp/tclka_imp/r_strobe[9]
    SLICE_X148Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.166    28.982    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X148Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[9]/C
                         clock pessimism              0.122    29.105    
                         clock uncertainty           -0.191    28.914    
    SLICE_X148Y232       FDRE (Setup_fdre_C_D)       -0.022    28.892    amc502_imp/tclka_imp/strobe_reg[9]
  -------------------------------------------------------------------
                         required time                         28.892    
                         arrival time                         -23.856    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.643ns  (logic 0.228ns (35.445%)  route 0.415ns (64.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 28.983 - 25.000 ) 
    Source Clock Delay      (SCD):    4.361ns = ( 23.111 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.301    23.111    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y234       FDRE (Prop_fdre_C_Q)         0.228    23.339 r  amc502_imp/tclka_imp/r_strobe_reg[15]/Q
                         net (fo=1, routed)           0.415    23.754    amc502_imp/tclka_imp/r_strobe[15]
    SLICE_X147Y237       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.167    28.983    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X147Y237       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[15]/C
                         clock pessimism              0.122    29.106    
                         clock uncertainty           -0.191    28.915    
    SLICE_X147Y237       FDRE (Setup_fdre_C_D)       -0.022    28.893    amc502_imp/tclka_imp/strobe_reg[15]
  -------------------------------------------------------------------
                         required time                         28.893    
                         arrival time                         -23.754    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.660ns  (logic 0.263ns (39.840%)  route 0.397ns (60.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 28.981 - 25.000 ) 
    Source Clock Delay      (SCD):    4.361ns = ( 23.111 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.301    23.111    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X140Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y234       FDRE (Prop_fdre_C_Q)         0.263    23.374 r  amc502_imp/tclka_imp/r_strobe_reg[5]/Q
                         net (fo=1, routed)           0.397    23.771    amc502_imp/tclka_imp/r_strobe[5]
    SLICE_X140Y240       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.165    28.981    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X140Y240       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[5]/C
                         clock pessimism              0.122    29.104    
                         clock uncertainty           -0.191    28.913    
    SLICE_X140Y240       FDRE (Setup_fdre_C_D)       -0.002    28.911    amc502_imp/tclka_imp/strobe_reg[5]
  -------------------------------------------------------------------
                         required time                         28.911    
                         arrival time                         -23.771    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.613ns  (logic 0.228ns (37.171%)  route 0.385ns (62.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 28.976 - 25.000 ) 
    Source Clock Delay      (SCD):    4.358ns = ( 23.108 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.298    23.108    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X135Y235       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y235       FDRE (Prop_fdre_C_Q)         0.228    23.336 r  amc502_imp/tclka_imp/r_strobe_reg[13]/Q
                         net (fo=1, routed)           0.385    23.721    amc502_imp/tclka_imp/r_strobe[13]
    SLICE_X135Y240       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.160    28.976    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X135Y240       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[13]/C
                         clock pessimism              0.122    29.099    
                         clock uncertainty           -0.191    28.908    
    SLICE_X135Y240       FDRE (Setup_fdre_C_D)       -0.022    28.886    amc502_imp/tclka_imp/strobe_reg[13]
  -------------------------------------------------------------------
                         required time                         28.886    
                         arrival time                         -23.721    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.600ns  (logic 0.263ns (43.830%)  route 0.337ns (56.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 28.914 - 25.000 ) 
    Source Clock Delay      (SCD):    4.298ns = ( 23.048 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.238    23.048    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X130Y233       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y233       FDRE (Prop_fdre_C_Q)         0.263    23.311 r  amc502_imp/tclka_imp/r_strobe_reg[8]/Q
                         net (fo=1, routed)           0.337    23.648    amc502_imp/tclka_imp/r_strobe[8]
    SLICE_X131Y233       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.098    28.914    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X131Y233       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[8]/C
                         clock pessimism              0.122    29.037    
                         clock uncertainty           -0.191    28.846    
    SLICE_X131Y233       FDRE (Setup_fdre_C_D)       -0.022    28.824    amc502_imp/tclka_imp/strobe_reg[8]
  -------------------------------------------------------------------
                         required time                         28.824    
                         arrival time                         -23.648    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.611ns  (logic 0.228ns (37.287%)  route 0.383ns (62.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 28.977 - 25.000 ) 
    Source Clock Delay      (SCD):    4.359ns = ( 23.109 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.299    23.109    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.228    23.337 r  amc502_imp/tclka_imp/r_strobe_reg[2]/Q
                         net (fo=1, routed)           0.383    23.720    amc502_imp/tclka_imp/r_strobe[2]
    SLICE_X144Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.161    28.977    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X144Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[2]/C
                         clock pessimism              0.122    29.100    
                         clock uncertainty           -0.191    28.909    
    SLICE_X144Y232       FDRE (Setup_fdre_C_D)       -0.010    28.899    amc502_imp/tclka_imp/strobe_reg[2]
  -------------------------------------------------------------------
                         required time                         28.899    
                         arrival time                         -23.720    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.543ns  (logic 0.263ns (48.470%)  route 0.280ns (51.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 28.977 - 25.000 ) 
    Source Clock Delay      (SCD):    4.361ns = ( 23.111 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.301    23.111    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X140Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y234       FDRE (Prop_fdre_C_Q)         0.263    23.374 r  amc502_imp/tclka_imp/r_strobe_reg[14]/Q
                         net (fo=1, routed)           0.280    23.653    amc502_imp/tclka_imp/r_strobe[14]
    SLICE_X143Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.161    28.977    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X143Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[14]/C
                         clock pessimism              0.122    29.100    
                         clock uncertainty           -0.191    28.909    
    SLICE_X143Y234       FDRE (Setup_fdre_C_D)       -0.022    28.887    amc502_imp/tclka_imp/strobe_reg[14]
  -------------------------------------------------------------------
                         required time                         28.887    
                         arrival time                         -23.653    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.542ns  (logic 0.263ns (48.560%)  route 0.279ns (51.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 28.975 - 25.000 ) 
    Source Clock Delay      (SCD):    4.360ns = ( 23.110 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.300    23.110    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X138Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y234       FDRE (Prop_fdre_C_Q)         0.263    23.373 r  amc502_imp/tclka_imp/r_strobe_reg[3]/Q
                         net (fo=1, routed)           0.279    23.651    amc502_imp/tclka_imp/r_strobe[3]
    SLICE_X137Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.159    28.975    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X137Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[3]/C
                         clock pessimism              0.122    29.098    
                         clock uncertainty           -0.191    28.907    
    SLICE_X137Y234       FDRE (Setup_fdre_C_D)       -0.022    28.885    amc502_imp/tclka_imp/strobe_reg[3]
  -------------------------------------------------------------------
                         required time                         28.885    
                         arrival time                         -23.651    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.551ns  (logic 0.228ns (41.374%)  route 0.323ns (58.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 28.977 - 25.000 ) 
    Source Clock Delay      (SCD):    4.359ns = ( 23.109 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.299    23.109    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.228    23.337 r  amc502_imp/tclka_imp/r_strobe_reg[1]/Q
                         net (fo=1, routed)           0.323    23.660    amc502_imp/tclka_imp/r_strobe[1]
    SLICE_X144Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.161    28.977    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X144Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[1]/C
                         clock pessimism              0.122    29.100    
                         clock uncertainty           -0.191    28.909    
    SLICE_X144Y232       FDRE (Setup_fdre_C_D)       -0.002    28.907    amc502_imp/tclka_imp/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -23.660    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_bcoclk rise@25.000ns - slave_sysclk fall@18.750ns)
  Data Path Delay:        0.503ns  (logic 0.228ns (45.335%)  route 0.275ns (54.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 28.975 - 25.000 ) 
    Source Clock Delay      (SCD):    4.359ns = ( 23.109 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                     18.750    18.750 f  
    F25                                               0.000    18.750 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    18.750    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793    19.543 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172    21.715    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093    21.808 f  fpclka_bufg/O
                         net (fo=1, routed)           1.508    23.316    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.126    20.190 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.527    21.717    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    21.810 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.299    23.109    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.228    23.337 r  amc502_imp/tclka_imp/r_strobe_reg[0]/Q
                         net (fo=1, routed)           0.275    23.612    amc502_imp/tclka_imp/r_strobe[0]
    SLICE_X143Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715    25.715 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016    27.731    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    27.814 r  fpclka_bufg/O
                         net (fo=1, routed)           1.347    29.161    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.317 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.416    27.733    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    27.816 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.159    28.975    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X143Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[0]/C
                         clock pessimism              0.122    29.098    
                         clock uncertainty           -0.191    28.907    
    SLICE_X143Y232       FDRE (Setup_fdre_C_D)       -0.022    28.885    amc502_imp/tclka_imp/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                         28.885    
                         arrival time                         -23.612    
  -------------------------------------------------------------------
                         slack                                  5.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.948ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.268%)  route 0.094ns (46.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    2.173ns = ( 8.423 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.580     8.423    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y234       FDRE (Prop_fdre_C_Q)         0.107     8.530 r  amc502_imp/tclka_imp/r_strobe_reg[11]/Q
                         net (fo=1, routed)           0.094     8.624    amc502_imp/tclka_imp/r_strobe[11]
    SLICE_X142Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.786     2.530    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X142Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[11]/C
                         clock pessimism             -0.081     2.448    
                         clock uncertainty            0.191     2.639    
    SLICE_X142Y234       FDRE (Hold_fdre_C_D)         0.037     2.676    amc502_imp/tclka_imp/strobe_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           8.624    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.963ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.219ns  (logic 0.123ns (56.292%)  route 0.096ns (43.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.172ns = ( 8.422 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.579     8.422    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X138Y235       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y235       FDRE (Prop_fdre_C_Q)         0.123     8.545 r  amc502_imp/tclka_imp/r_strobe_reg[4]/Q
                         net (fo=1, routed)           0.096     8.641    amc502_imp/tclka_imp/r_strobe[4]
    SLICE_X137Y236       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.785     2.529    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X137Y236       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[4]/C
                         clock pessimism             -0.081     2.447    
                         clock uncertainty            0.191     2.638    
    SLICE_X137Y236       FDRE (Hold_fdre_C_D)         0.040     2.678    amc502_imp/tclka_imp/strobe_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           8.641    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.963ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.219ns  (logic 0.123ns (56.197%)  route 0.096ns (43.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.172ns = ( 8.422 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.579     8.422    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X136Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y234       FDRE (Prop_fdre_C_Q)         0.123     8.545 r  amc502_imp/tclka_imp/r_strobe_reg[10]/Q
                         net (fo=1, routed)           0.096     8.641    amc502_imp/tclka_imp/r_strobe[10]
    SLICE_X137Y235       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.785     2.529    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X137Y235       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[10]/C
                         clock pessimism             -0.081     2.447    
                         clock uncertainty            0.191     2.638    
    SLICE_X137Y235       FDRE (Hold_fdre_C_D)         0.040     2.678    amc502_imp/tclka_imp/strobe_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           8.641    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.963ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.217ns  (logic 0.123ns (56.716%)  route 0.094ns (43.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.171ns = ( 8.421 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.578     8.421    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X140Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y232       FDRE (Prop_fdre_C_Q)         0.123     8.544 r  amc502_imp/tclka_imp/r_strobe_reg[12]/Q
                         net (fo=1, routed)           0.094     8.638    amc502_imp/tclka_imp/r_strobe[12]
    SLICE_X143Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.784     2.528    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X143Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[12]/C
                         clock pessimism             -0.081     2.446    
                         clock uncertainty            0.191     2.637    
    SLICE_X143Y232       FDRE (Hold_fdre_C_D)         0.038     2.675    amc502_imp/tclka_imp/strobe_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           8.638    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.965ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.219ns  (logic 0.123ns (56.197%)  route 0.096ns (43.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.169ns = ( 8.419 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.576     8.419    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X134Y235       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y235       FDRE (Prop_fdre_C_Q)         0.123     8.542 r  amc502_imp/tclka_imp/r_strobe_reg[6]/Q
                         net (fo=1, routed)           0.096     8.638    amc502_imp/tclka_imp/r_strobe[6]
    SLICE_X134Y236       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.783     2.527    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X134Y236       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[6]/C
                         clock pessimism             -0.081     2.445    
                         clock uncertainty            0.191     2.636    
    SLICE_X134Y236       FDRE (Hold_fdre_C_D)         0.037     2.673    amc502_imp/tclka_imp/strobe_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           8.638    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.986ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.228%)  route 0.135ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.171ns = ( 8.421 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.578     8.421    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.107     8.528 r  amc502_imp/tclka_imp/r_strobe_reg[0]/Q
                         net (fo=1, routed)           0.135     8.663    amc502_imp/tclka_imp/r_strobe[0]
    SLICE_X143Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.784     2.528    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X143Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[0]/C
                         clock pessimism             -0.081     2.446    
                         clock uncertainty            0.191     2.637    
    SLICE_X143Y232       FDRE (Hold_fdre_C_D)         0.040     2.677    amc502_imp/tclka_imp/strobe_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           8.663    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.987ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.228%)  route 0.135ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.173ns = ( 8.423 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.580     8.423    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y234       FDRE (Prop_fdre_C_Q)         0.107     8.530 r  amc502_imp/tclka_imp/r_strobe_reg[7]/Q
                         net (fo=1, routed)           0.135     8.665    amc502_imp/tclka_imp/r_strobe[7]
    SLICE_X143Y233       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.785     2.529    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X143Y233       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[7]/C
                         clock pessimism             -0.081     2.447    
                         clock uncertainty            0.191     2.638    
    SLICE_X143Y233       FDRE (Hold_fdre_C_D)         0.040     2.678    amc502_imp/tclka_imp/strobe_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           8.665    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.004ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.260ns  (logic 0.123ns (47.381%)  route 0.137ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    2.173ns = ( 8.423 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.580     8.423    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X140Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y234       FDRE (Prop_fdre_C_Q)         0.123     8.546 r  amc502_imp/tclka_imp/r_strobe_reg[14]/Q
                         net (fo=1, routed)           0.137     8.683    amc502_imp/tclka_imp/r_strobe[14]
    SLICE_X143Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.786     2.530    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X143Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[14]/C
                         clock pessimism             -0.081     2.448    
                         clock uncertainty            0.191     2.639    
    SLICE_X143Y234       FDRE (Hold_fdre_C_D)         0.040     2.679    amc502_imp/tclka_imp/strobe_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           8.683    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.005ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.260ns  (logic 0.123ns (47.381%)  route 0.137ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.172ns = ( 8.422 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.579     8.422    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X138Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y234       FDRE (Prop_fdre_C_Q)         0.123     8.545 r  amc502_imp/tclka_imp/r_strobe_reg[3]/Q
                         net (fo=1, routed)           0.137     8.682    amc502_imp/tclka_imp/r_strobe[3]
    SLICE_X137Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.784     2.528    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X137Y234       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[3]/C
                         clock pessimism             -0.081     2.446    
                         clock uncertainty            0.191     2.637    
    SLICE_X137Y234       FDRE (Hold_fdre_C_D)         0.040     2.677    amc502_imp/tclka_imp/strobe_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           8.682    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.023ns  (arrival time - required time)
  Source:                 amc502_imp/tclka_imp/r_strobe_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            amc502_imp/tclka_imp/strobe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by slave_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             slave_bcoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (slave_bcoclk rise@0.000ns - slave_sysclk fall@6.250ns)
  Data Path Delay:        0.278ns  (logic 0.107ns (38.479%)  route 0.171ns (61.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    2.171ns = ( 8.421 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416     6.666 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149     7.815    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.841 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648     8.489    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.302     7.187 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.630     7.817    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.843 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.578     8.421    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.107     8.528 r  amc502_imp/tclka_imp/r_strobe_reg[1]/Q
                         net (fo=1, routed)           0.171     8.700    amc502_imp/tclka_imp/r_strobe[1]
    SLICE_X144Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     1.712    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.742 r  fpclka_bufg/O
                         net (fo=1, routed)           0.861     2.603    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     1.019 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.695     1.714    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.744 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.786     2.530    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X144Y232       FDRE                                         r  amc502_imp/tclka_imp/strobe_reg[1]/C
                         clock pessimism             -0.081     2.448    
                         clock uncertainty            0.191     2.639    
    SLICE_X144Y232       FDRE (Hold_fdre_C_D)         0.037     2.676    amc502_imp/tclka_imp/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           8.700    
  -------------------------------------------------------------------
                         slack                                  6.023    





---------------------------------------------------------------------------------------------------
From Clock:  slave_bcoclk
  To Clock:  slave_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        2.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       18.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.136ns (2.099%)  route 6.345ns (97.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 10.225 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          3.480     7.920    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X41Y158        FDRE                                         f  amc502_imp/tclka_imp/latch_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.159    10.225    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X41Y158        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.348    
                         clock uncertainty           -0.191    10.157    
    SLICE_X41Y158        FDRE (Setup_fdre_C_CE)      -0.197     9.960    amc502_imp/tclka_imp/latch_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.136ns (2.099%)  route 6.345ns (97.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 10.225 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          3.480     7.920    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X41Y158        FDRE                                         f  amc502_imp/tclka_imp/latch_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.159    10.225    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X41Y158        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.348    
                         clock uncertainty           -0.191    10.157    
    SLICE_X41Y158        FDRE (Setup_fdre_C_CE)      -0.197     9.960    amc502_imp/tclka_imp/latch_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.136ns (2.954%)  route 4.467ns (97.046%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 10.136 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          1.603     6.043    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X88Y210        FDRE                                         f  amc502_imp/tclka_imp/latch_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.070    10.136    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y210        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.259    
                         clock uncertainty           -0.191    10.068    
    SLICE_X88Y210        FDRE (Setup_fdre_C_CE)      -0.197     9.871    amc502_imp/tclka_imp/latch_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.136ns (2.954%)  route 4.467ns (97.046%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 10.136 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          1.603     6.043    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X88Y210        FDRE                                         f  amc502_imp/tclka_imp/latch_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.070    10.136    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y210        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.259    
                         clock uncertainty           -0.191    10.068    
    SLICE_X88Y210        FDRE (Setup_fdre_C_CE)      -0.197     9.871    amc502_imp/tclka_imp/latch_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.136ns (3.122%)  route 4.220ns (96.878%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 10.135 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          1.356     5.796    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X88Y213        FDRE                                         f  amc502_imp/tclka_imp/latch_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.069    10.135    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y213        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.258    
                         clock uncertainty           -0.191    10.067    
    SLICE_X88Y213        FDRE (Setup_fdre_C_CE)      -0.197     9.870    amc502_imp/tclka_imp/latch_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          9.870    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.136ns (3.122%)  route 4.220ns (96.878%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 10.135 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          1.356     5.796    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X88Y213        FDRE                                         f  amc502_imp/tclka_imp/latch_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.069    10.135    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X88Y213        FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.258    
                         clock uncertainty           -0.191    10.067    
    SLICE_X88Y213        FDRE (Setup_fdre_C_CE)      -0.197     9.870    amc502_imp/tclka_imp/latch_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          9.870    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/r_strobe_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.136ns (3.083%)  route 4.275ns (96.917%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 10.225 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          1.410     5.850    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X141Y232       FDRE                                         f  amc502_imp/tclka_imp/r_strobe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.159    10.225    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.348    
                         clock uncertainty           -0.191    10.157    
    SLICE_X141Y232       FDRE (Setup_fdre_C_CE)      -0.197     9.960    amc502_imp/tclka_imp/r_strobe_reg[0]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/r_strobe_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.136ns (3.083%)  route 4.275ns (96.917%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 10.225 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          1.410     5.850    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X141Y232       FDRE                                         f  amc502_imp/tclka_imp/r_strobe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.159    10.225    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.348    
                         clock uncertainty           -0.191    10.157    
    SLICE_X141Y232       FDRE (Setup_fdre_C_CE)      -0.197     9.960    amc502_imp/tclka_imp/r_strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/r_strobe_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.136ns (3.083%)  route 4.275ns (96.917%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 10.225 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          1.410     5.850    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X141Y232       FDRE                                         f  amc502_imp/tclka_imp/r_strobe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.159    10.225    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.348    
                         clock uncertainty           -0.191    10.157    
    SLICE_X141Y232       FDRE (Setup_fdre_C_CE)      -0.197     9.960    amc502_imp/tclka_imp/r_strobe_reg[2]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/r_strobe_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.136ns (3.083%)  route 4.275ns (96.917%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 10.225 - 6.250 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                      0.000     0.000 r  
    F25                                               0.000     0.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.793     0.793 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.172     2.965    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.058 r  fpclka_bufg/O
                         net (fo=1, routed)           1.508     4.566    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     1.440 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.527     2.967    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.060 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         1.337     4.397    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.043     4.440 f  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          1.410     5.850    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X141Y232       FDRE                                         f  amc502_imp/tclka_imp/r_strobe_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.715     6.965 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           2.016     8.981    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     9.064 f  fpclka_bufg/O
                         net (fo=1, routed)           1.347    10.411    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.844     7.567 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.416     8.983    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.066 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          1.159    10.225    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y232       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.122    10.348    
                         clock uncertainty           -0.191    10.157    
    SLICE_X141Y232       FDRE (Setup_fdre_C_CE)      -0.197     9.960    amc502_imp/tclka_imp/r_strobe_reg[9]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  4.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.377ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/morebits_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@25.000ns)
  Data Path Delay:        1.341ns  (logic 0.054ns (4.027%)  route 1.287ns (95.973%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 21.224 - 18.750 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 25.937 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    25.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    26.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    26.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648    27.239    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    25.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    26.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    26.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.657    27.250    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X89Y210        LUT3 (Prop_lut3_I1_O)        0.028    27.278 r  amc502_imp/tclka_imp/morebits[1]_i_1/O
                         net (fo=1, routed)           0.000    27.278    amc502_imp/tclka_imp/morebits[1]_i_1_n_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.730     8.724    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.081     8.642    
                         clock uncertainty            0.191     8.833    
    SLICE_X89Y210        FDRE (Hold_fdre_C_D)         0.068     8.901    amc502_imp/tclka_imp/morebits_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.901    
                         arrival time                          27.278    
  -------------------------------------------------------------------
                         slack                                 18.377    

Slack (MET) :             18.379ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/morebits_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@6.250ns - slave_bcoclk rise@25.000ns)
  Data Path Delay:        1.343ns  (logic 0.054ns (4.021%)  route 1.289ns (95.979%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 21.224 - 18.750 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 25.937 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk rise edge)
                                                     25.000    25.000 r  
    F25                                               0.000    25.000 r  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    25.000    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    25.416 r  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    26.565    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    26.591 r  fpclka_bufg/O
                         net (fo=1, routed)           0.648    27.239    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    25.937 r  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    26.567    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    26.593 r  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.659    27.252    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X89Y210        LUT3 (Prop_lut3_I1_O)        0.028    27.280 r  amc502_imp/tclka_imp/morebits[0]_i_1/O
                         net (fo=1, routed)           0.000    27.280    amc502_imp/tclka_imp/morebits[0]_i_1_n_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                      6.250     6.250 f  
    F25                                               0.000     6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000     6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490     6.740 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222     7.962    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     7.992 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861     8.853    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584     7.269 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695     7.964    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.994 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.730     8.724    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X89Y210        FDRE                                         r  amc502_imp/tclka_imp/morebits_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.081     8.642    
                         clock uncertainty            0.191     8.833    
    SLICE_X89Y210        FDRE (Hold_fdre_C_D)         0.068     8.901    amc502_imp/tclka_imp/morebits_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.901    
                         arrival time                          27.280    
  -------------------------------------------------------------------
                         slack                                 18.379    

Slack (MET) :             18.542ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@-6.250ns - slave_bcoclk fall@12.500ns)
  Data Path Delay:        1.485ns  (logic 0.054ns (3.637%)  route 1.431ns (96.363%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 8.735 - 6.250 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 13.437 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk fall edge)
                                                     12.500    12.500 f  
    F25                                               0.000    12.500 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    12.916 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    14.065    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    14.091 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648    14.739    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    13.437 f  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    14.067    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.093 f  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.593    14.687    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.028    14.715 r  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          0.207    14.922    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     -6.250    -6.250 f  
    F25                                               0.000    -6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    -6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490    -5.760 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222    -4.538    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    -4.508 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861    -3.647    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584    -5.231 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695    -4.536    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -4.506 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.741    -3.765    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.081    -3.847    
                         clock uncertainty            0.191    -3.656    
    SLICE_X112Y231       FDRE (Hold_fdre_C_CE)        0.036    -3.620    amc502_imp/tclka_imp/latch_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          14.922    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.542ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@-6.250ns - slave_bcoclk fall@12.500ns)
  Data Path Delay:        1.485ns  (logic 0.054ns (3.637%)  route 1.431ns (96.363%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 8.735 - 6.250 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 13.437 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk fall edge)
                                                     12.500    12.500 f  
    F25                                               0.000    12.500 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    12.916 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    14.065    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    14.091 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648    14.739    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    13.437 f  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    14.067    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.093 f  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.593    14.687    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.028    14.715 r  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          0.207    14.922    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     -6.250    -6.250 f  
    F25                                               0.000    -6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    -6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490    -5.760 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222    -4.538    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    -4.508 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861    -3.647    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584    -5.231 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695    -4.536    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -4.506 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.741    -3.765    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.081    -3.847    
                         clock uncertainty            0.191    -3.656    
    SLICE_X112Y231       FDRE (Hold_fdre_C_CE)        0.036    -3.620    amc502_imp/tclka_imp/latch_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          14.922    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.542ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@-6.250ns - slave_bcoclk fall@12.500ns)
  Data Path Delay:        1.485ns  (logic 0.054ns (3.637%)  route 1.431ns (96.363%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 8.735 - 6.250 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 13.437 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk fall edge)
                                                     12.500    12.500 f  
    F25                                               0.000    12.500 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    12.916 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    14.065    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    14.091 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648    14.739    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    13.437 f  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    14.067    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.093 f  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.593    14.687    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.028    14.715 r  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          0.207    14.922    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     -6.250    -6.250 f  
    F25                                               0.000    -6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    -6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490    -5.760 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222    -4.538    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    -4.508 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861    -3.647    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584    -5.231 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695    -4.536    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -4.506 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.741    -3.765    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.081    -3.847    
                         clock uncertainty            0.191    -3.656    
    SLICE_X112Y231       FDRE (Hold_fdre_C_CE)        0.036    -3.620    amc502_imp/tclka_imp/latch_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          14.922    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.542ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@-6.250ns - slave_bcoclk fall@12.500ns)
  Data Path Delay:        1.485ns  (logic 0.054ns (3.637%)  route 1.431ns (96.363%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 8.735 - 6.250 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 13.437 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk fall edge)
                                                     12.500    12.500 f  
    F25                                               0.000    12.500 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    12.916 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    14.065    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    14.091 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648    14.739    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    13.437 f  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    14.067    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.093 f  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.593    14.687    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.028    14.715 r  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          0.207    14.922    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     -6.250    -6.250 f  
    F25                                               0.000    -6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    -6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490    -5.760 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222    -4.538    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    -4.508 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861    -3.647    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584    -5.231 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695    -4.536    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -4.506 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.741    -3.765    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X112Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.081    -3.847    
                         clock uncertainty            0.191    -3.656    
    SLICE_X112Y231       FDRE (Hold_fdre_C_CE)        0.036    -3.620    amc502_imp/tclka_imp/latch_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          14.922    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.569ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@-6.250ns - slave_bcoclk fall@12.500ns)
  Data Path Delay:        1.500ns  (logic 0.054ns (3.601%)  route 1.446ns (96.399%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns = ( 8.741 - 6.250 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 13.437 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk fall edge)
                                                     12.500    12.500 f  
    F25                                               0.000    12.500 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    12.916 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    14.065    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    14.091 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648    14.739    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    13.437 f  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    14.067    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.093 f  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.593    14.687    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.028    14.715 r  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          0.222    14.937    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X128Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     -6.250    -6.250 f  
    F25                                               0.000    -6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    -6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490    -5.760 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222    -4.538    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    -4.508 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861    -3.647    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584    -5.231 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695    -4.536    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -4.506 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.747    -3.759    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X128Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.081    -3.841    
                         clock uncertainty            0.191    -3.650    
    SLICE_X128Y231       FDRE (Hold_fdre_C_CE)        0.018    -3.632    amc502_imp/tclka_imp/latch_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          3.632    
                         arrival time                          14.937    
  -------------------------------------------------------------------
                         slack                                 18.569    

Slack (MET) :             18.569ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/latch_buffer_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@-6.250ns - slave_bcoclk fall@12.500ns)
  Data Path Delay:        1.500ns  (logic 0.054ns (3.601%)  route 1.446ns (96.399%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns = ( 8.741 - 6.250 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 13.437 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk fall edge)
                                                     12.500    12.500 f  
    F25                                               0.000    12.500 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    12.916 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    14.065    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    14.091 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648    14.739    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    13.437 f  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    14.067    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.093 f  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.593    14.687    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X116Y231       LUT1 (Prop_lut1_I0_O)        0.028    14.715 r  amc502_imp/tclka_imp/r_strobe[14]_i_1/O
                         net (fo=28, routed)          0.222    14.937    amc502_imp/tclka_imp/r_strobe[14]_i_1_n_0
    SLICE_X128Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     -6.250    -6.250 f  
    F25                                               0.000    -6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    -6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490    -5.760 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222    -4.538    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    -4.508 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861    -3.647    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584    -5.231 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695    -4.536    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -4.506 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.747    -3.759    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X128Y231       FDRE                                         r  amc502_imp/tclka_imp/latch_buffer_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.081    -3.841    
                         clock uncertainty            0.191    -3.650    
    SLICE_X128Y231       FDRE (Hold_fdre_C_CE)        0.018    -3.632    amc502_imp/tclka_imp/latch_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          3.632    
                         arrival time                          14.937    
  -------------------------------------------------------------------
                         slack                                 18.569    

Slack (MET) :             18.576ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/r_strobe_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@-6.250ns - slave_bcoclk fall@12.500ns)
  Data Path Delay:        1.538ns  (logic 0.054ns (3.512%)  route 1.484ns (96.488%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns = ( 8.778 - 6.250 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 13.437 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk fall edge)
                                                     12.500    12.500 f  
    F25                                               0.000    12.500 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    12.916 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    14.065    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    14.091 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648    14.739    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    13.437 f  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    14.067    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.093 f  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.705    14.798    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X139Y234       LUT3 (Prop_lut3_I2_O)        0.028    14.826 r  amc502_imp/tclka_imp/r_strobe[15]_i_1/O
                         net (fo=4, routed)           0.149    14.975    amc502_imp/tclka_imp/r_strobe[15]_i_1_n_0
    SLICE_X138Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     -6.250    -6.250 f  
    F25                                               0.000    -6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    -6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490    -5.760 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222    -4.538    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    -4.508 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861    -3.647    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584    -5.231 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695    -4.536    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -4.506 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.784    -3.722    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X138Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.081    -3.804    
                         clock uncertainty            0.191    -3.613    
    SLICE_X138Y234       FDRE (Hold_fdre_C_R)         0.012    -3.601    amc502_imp/tclka_imp/r_strobe_reg[3]
  -------------------------------------------------------------------
                         required time                          3.601    
                         arrival time                          14.975    
  -------------------------------------------------------------------
                         slack                                 18.576    

Slack (MET) :             18.600ns  (arrival time - required time)
  Source:                 amc502_imp/slave_pll_imp/CLKOUT0
                            (clock source 'slave_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclka_imp/r_strobe_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by slave_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             slave_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (slave_sysclk fall@-6.250ns - slave_bcoclk fall@12.500ns)
  Data Path Delay:        1.545ns  (logic 0.054ns (3.494%)  route 1.491ns (96.506%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 8.780 - 6.250 ) 
    Source Clock Delay      (SCD):    0.937ns = ( 13.437 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_bcoclk fall edge)
                                                     12.500    12.500 f  
    F25                                               0.000    12.500 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.416    12.916 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.149    14.065    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    14.091 f  fpclka_bufg/O
                         net (fo=1, routed)           0.648    14.739    amc502_imp/fpclka
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302    13.437 f  amc502_imp/slave_pll_imp/CLKOUT0
                         net (fo=1, routed)           0.630    14.067    amc502_imp/slave_pll_imp_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    14.093 f  amc502_imp/slave_bcoclk_bufg_imp/O
                         net (fo=284, routed)         0.705    14.798    amc502_imp/tclka_imp/amc502_csr_reg[30]
    SLICE_X139Y234       LUT3 (Prop_lut3_I2_O)        0.028    14.826 r  amc502_imp/tclka_imp/r_strobe[15]_i_1/O
                         net (fo=4, routed)           0.157    14.983    amc502_imp/tclka_imp/r_strobe[15]_i_1_n_0
    SLICE_X141Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock slave_sysclk fall edge)
                                                     -6.250    -6.250 f  
    F25                                               0.000    -6.250 f  amc502_fpclka_p (IN)
                         net (fo=0)                   0.000    -6.250    amc502_fpclka_p
    F25                  IBUFDS (Prop_ibufds_I_O)     0.490    -5.760 f  amc502_fpclka_ibufds/O
                         net (fo=1, routed)           1.222    -4.538    amc502_fpclka_ibufds_n_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    -4.508 f  fpclka_bufg/O
                         net (fo=1, routed)           0.861    -3.647    amc502_imp/fpclka
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.584    -5.231 f  amc502_imp/slave_pll_imp/CLKOUT1
                         net (fo=1, routed)           0.695    -4.536    amc502_imp/slave_pll_imp_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -4.506 f  amc502_imp/slave_sysclk_bufg_imp/O
                         net (fo=36, routed)          0.786    -3.720    amc502_imp/tclka_imp/amc502_csr_reg[30]_0
    SLICE_X141Y234       FDRE                                         r  amc502_imp/tclka_imp/r_strobe_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.081    -3.802    
                         clock uncertainty            0.191    -3.611    
    SLICE_X141Y234       FDRE (Hold_fdre_C_R)        -0.006    -3.617    amc502_imp/tclka_imp/r_strobe_reg[11]
  -------------------------------------------------------------------
                         required time                          3.617    
                         arrival time                          14.983    
  -------------------------------------------------------------------
                         slack                                 18.600    





---------------------------------------------------------------------------------------------------
From Clock:  master_bcoclk
  To Clock:  master_sysclk

Setup :            0  Failing Endpoints,  Worst Slack       11.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.362ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/r_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/d_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (master_sysclk rise@12.500ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.266ns (37.763%)  route 0.438ns (62.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 16.548 - 12.500 ) 
    Source Clock Delay      (SCD):    4.463ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.406     4.463    amc502_imp/tclkb_imp/clk
    SLICE_X128Y257       FDRE                                         r  amc502_imp/tclkb_imp/r_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y257       FDRE (Prop_fdre_C_Q)         0.223     4.686 r  amc502_imp/tclkb_imp/r_frame_reg[0]/Q
                         net (fo=1, routed)           0.438     5.125    amc502_imp/tclkb_imp/r_frame[0]
    SLICE_X128Y256       LUT3 (Prop_lut3_I2_O)        0.043     5.168 r  amc502_imp/tclkb_imp/d_out[0]_i_1/O
                         net (fo=1, routed)           0.000     5.168    amc502_imp/tclkb_imp/d_out[0]_i_1_n_0
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                     12.500    12.500 r  
    G25                                               0.000    12.500 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    13.213 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    15.229    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    15.312 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    17.000    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.847    13.153 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.078    15.231    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.314 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.234    16.548    amc502_imp/tclkb_imp/CLK
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[0]/C
                         clock pessimism              0.106    16.654    
                         clock uncertainty           -0.158    16.496    
    SLICE_X128Y256       FDRE (Setup_fdre_C_D)        0.033    16.529    amc502_imp/tclkb_imp/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         16.529    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                 11.362    

Slack (MET) :             11.452ns  (required time - arrival time)
  Source:                 amc502_imp/tclkb_imp/r_frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (master_sysclk rise@12.500ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.266ns (43.244%)  route 0.349ns (56.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 16.548 - 12.500 ) 
    Source Clock Delay      (SCD):    4.463ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.790     0.790 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.172     2.962    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.055 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.852     4.907    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.148     0.759 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           2.205     2.964    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.057 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          1.406     4.463    amc502_imp/tclkb_imp/clk
    SLICE_X128Y257       FDRE                                         r  amc502_imp/tclkb_imp/r_frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y257       FDRE (Prop_fdre_C_Q)         0.223     4.686 r  amc502_imp/tclkb_imp/r_frame_reg[1]/Q
                         net (fo=1, routed)           0.349     5.035    amc502_imp/tclkb_imp/r_frame[1]
    SLICE_X128Y256       LUT3 (Prop_lut3_I2_O)        0.043     5.078 r  amc502_imp/tclkb_imp/d_out[1]_i_1/O
                         net (fo=1, routed)           0.000     5.078    amc502_imp/tclkb_imp/d_out[1]_i_1_n_0
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                     12.500    12.500 r  
    G25                                               0.000    12.500 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.713    13.213 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           2.016    15.229    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    15.312 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.688    17.000    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.847    13.153 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           2.078    15.231    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.314 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           1.234    16.548    amc502_imp/tclkb_imp/CLK
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[1]/C
                         clock pessimism              0.106    16.654    
                         clock uncertainty           -0.158    16.496    
    SLICE_X128Y256       FDRE (Setup_fdre_C_D)        0.034    16.530    amc502_imp/tclkb_imp/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         16.530    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 11.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.175ns  (arrival time - required time)
  Source:                 amc502_imp/master_pll_imp/CLKOUT0
                            (clock source 'master_bcoclk'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/d_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (master_sysclk rise@0.000ns - master_bcoclk fall@12.500ns)
  Data Path Delay:        1.852ns  (logic 0.054ns (2.915%)  route 1.798ns (97.085%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 15.097 - 12.500 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 13.061 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk fall edge)
                                                     12.500    12.500 f  
    G25                                               0.000    12.500 f  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000    12.500    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414    12.914 f  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149    14.063    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    14.089 f  fpclkb_bufg/O
                         net (fo=2, routed)           0.752    14.841    amc502_imp/clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780    13.061 f  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004    14.065    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    14.091 f  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.794    14.885    amc502_imp/tclkb_imp/clk
    SLICE_X128Y256       LUT3 (Prop_lut3_I1_O)        0.028    14.913 r  amc502_imp/tclkb_imp/d_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.913    amc502_imp/tclkb_imp/d_out[0]_i_1_n_0
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222     1.709    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.739 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005     2.744    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.106     0.638 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.073     1.711    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.741 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.856     2.597    amc502_imp/tclkb_imp/CLK
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[0]/C
                         clock pessimism             -0.077     2.520    
                         clock uncertainty            0.158     2.678    
    SLICE_X128Y256       FDRE (Hold_fdre_C_D)         0.060     2.738    amc502_imp/tclkb_imp/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                          14.913    
  -------------------------------------------------------------------
                         slack                                 12.175    

Slack (MET) :             12.208ns  (arrival time - required time)
  Source:                 amc502_imp/tclkb_imp/r_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by master_bcoclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            amc502_imp/tclkb_imp/d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by master_sysclk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             master_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.500ns  (master_sysclk rise@-12.500ns - master_bcoclk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.389%)  route 0.099ns (43.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.028ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_bcoclk rise edge)
                                                      0.000     0.000 r  
    G25                                               0.000     0.000 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000     0.000    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.149     1.563    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.589 r  fpclkb_bufg/O
                         net (fo=2, routed)           0.752     2.341    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.780     0.561 r  amc502_imp/master_pll_imp/CLKOUT0
                         net (fo=1, routed)           1.004     1.565    amc502_imp/master_pll_imp_n_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.591 r  amc502_imp/master_bcoclk_bufg_imp/O
                         net (fo=48, routed)          0.628     2.219    amc502_imp/tclkb_imp/clk
    SLICE_X128Y257       FDRE                                         r  amc502_imp/tclkb_imp/r_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y257       FDRE (Prop_fdre_C_Q)         0.100     2.319 r  amc502_imp/tclkb_imp/r_frame_reg[3]/Q
                         net (fo=1, routed)           0.099     2.418    amc502_imp/tclkb_imp/r_frame[3]
    SLICE_X128Y256       LUT3 (Prop_lut3_I0_O)        0.028     2.446 r  amc502_imp/tclkb_imp/d_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.446    amc502_imp/tclkb_imp/d_out[1]_i_1_n_0
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_sysclk rise edge)
                                                    -12.500   -12.500 r  
    G25                                               0.000   -12.500 r  amc502_fpclkb_p (IN)
                         net (fo=0)                   0.000   -12.500    amc502_fpclkb_p
    G25                  IBUFDS (Prop_ibufds_I_O)     0.487   -12.013 r  amc502_fpclkb_ibufds/O
                         net (fo=1, routed)           1.222   -10.791    amc502_fpclkb_ibufds_n_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030   -10.761 r  fpclkb_bufg/O
                         net (fo=2, routed)           1.005    -9.756    amc502_imp/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.106   -11.862 r  amc502_imp/master_pll_imp/CLKOUT1
                         net (fo=1, routed)           1.073   -10.789    amc502_imp/master_pll_imp_n_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   -10.759 r  amc502_imp/master_sysclk_bufg_imp/O
                         net (fo=4, routed)           0.856    -9.903    amc502_imp/tclkb_imp/CLK
    SLICE_X128Y256       FDRE                                         r  amc502_imp/tclkb_imp/d_out_reg[1]/C
                         clock pessimism             -0.077    -9.980    
                         clock uncertainty            0.158    -9.822    
    SLICE_X128Y256       FDRE (Hold_fdre_C_D)         0.060    -9.762    amc502_imp/tclkb_imp/d_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.762    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                 12.208    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.223ns (15.338%)  route 1.231ns (84.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 14.472 - 8.000 ) 
    Source Clock Delay      (SCD):    7.179ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.528     7.179    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y258       FDRE (Prop_fdre_C_Q)         0.223     7.402 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           1.231     8.633    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X185Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.354    14.472    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism              0.346    14.818    
                         clock uncertainty           -0.205    14.613    
    SLICE_X185Y258       FDRE (Setup_fdre_C_D)       -0.019    14.594    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.223ns (15.662%)  route 1.201ns (84.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 14.472 - 8.000 ) 
    Source Clock Delay      (SCD):    7.179ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.528     7.179    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X188Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y259       FDRE (Prop_fdre_C_Q)         0.223     7.402 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           1.201     8.603    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X184Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.354    14.472    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X184Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.346    14.818    
                         clock uncertainty           -0.205    14.613    
    SLICE_X184Y259       FDRE (Setup_fdre_C_D)       -0.019    14.594    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.223ns (15.995%)  route 1.171ns (84.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 14.472 - 8.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y257       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDRE (Prop_fdre_C_Q)         0.223     7.403 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           1.171     8.574    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.354    14.472    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.346    14.818    
                         clock uncertainty           -0.205    14.613    
    SLICE_X184Y258       FDRE (Setup_fdre_C_D)       -0.019    14.594    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.223ns (16.138%)  route 1.159ns (83.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.471ns = ( 14.471 - 8.000 ) 
    Source Clock Delay      (SCD):    7.178ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.527     7.178    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X188Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y260       FDRE (Prop_fdre_C_Q)         0.223     7.401 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           1.159     8.560    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X185Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.353    14.471    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.346    14.817    
                         clock uncertainty           -0.205    14.612    
    SLICE_X185Y260       FDRE (Setup_fdre_C_D)       -0.031    14.581    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.223ns (16.162%)  route 1.157ns (83.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 14.472 - 8.000 ) 
    Source Clock Delay      (SCD):    7.179ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.528     7.179    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y258       FDRE (Prop_fdre_C_Q)         0.223     7.402 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           1.157     8.559    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X184Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.354    14.472    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X184Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism              0.346    14.818    
                         clock uncertainty           -0.205    14.613    
    SLICE_X184Y259       FDRE (Setup_fdre_C_D)       -0.031    14.582    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.223ns (16.111%)  route 1.161ns (83.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.471ns = ( 14.471 - 8.000 ) 
    Source Clock Delay      (SCD):    7.178ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.527     7.178    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y260       FDRE (Prop_fdre_C_Q)         0.223     7.401 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           1.161     8.562    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X185Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.353    14.471    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism              0.346    14.817    
                         clock uncertainty           -0.205    14.612    
    SLICE_X185Y260       FDRE (Setup_fdre_C_D)       -0.022    14.590    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.223ns (16.027%)  route 1.168ns (83.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 14.472 - 8.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y257       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDRE (Prop_fdre_C_Q)         0.223     7.403 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           1.168     8.571    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.354    14.472    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism              0.346    14.818    
                         clock uncertainty           -0.205    14.613    
    SLICE_X184Y258       FDRE (Setup_fdre_C_D)       -0.009    14.604    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.223ns (16.065%)  route 1.165ns (83.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 14.472 - 8.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X188Y257       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y257       FDRE (Prop_fdre_C_Q)         0.223     7.403 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.165     8.568    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.354    14.472    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.346    14.818    
                         clock uncertainty           -0.205    14.613    
    SLICE_X184Y258       FDRE (Setup_fdre_C_D)       -0.010    14.603    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.223ns (16.276%)  route 1.147ns (83.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 14.472 - 8.000 ) 
    Source Clock Delay      (SCD):    7.180ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.529     7.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y257       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDRE (Prop_fdre_C_Q)         0.223     7.403 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           1.147     8.550    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X184Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.354    14.472    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X184Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.346    14.818    
                         clock uncertainty           -0.205    14.613    
    SLICE_X184Y259       FDRE (Setup_fdre_C_D)       -0.022    14.591    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.223ns (16.244%)  route 1.150ns (83.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.470ns = ( 14.470 - 8.000 ) 
    Source Clock Delay      (SCD):    7.178ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.527     7.178    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y260       FDRE (Prop_fdre_C_Q)         0.223     7.401 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.150     8.551    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X181Y261       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.352    14.470    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X181Y261       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.346    14.816    
                         clock uncertainty           -0.205    14.611    
    SLICE_X181Y261       FDRE (Setup_fdre_C_D)       -0.019    14.592    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  6.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.442%)  route 0.592ns (85.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X188Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y258       FDRE (Prop_fdre_C_Q)         0.100     3.556 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.592     4.148    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.930     4.085    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.325     3.760    
                         clock uncertainty            0.205     3.965    
    SLICE_X184Y258       FDRE (Hold_fdre_C_D)         0.047     4.012    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.012    
                         arrival time                           4.148    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.100ns (14.466%)  route 0.591ns (85.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.700     3.454    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y260       FDRE (Prop_fdre_C_Q)         0.100     3.554 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.591     4.145    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X186Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.929     4.084    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.325     3.759    
                         clock uncertainty            0.205     3.964    
    SLICE_X186Y260       FDRE (Hold_fdre_C_D)         0.040     4.004    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.004    
                         arrival time                           4.145    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.603%)  route 0.585ns (85.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.701     3.455    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y260       FDRE (Prop_fdre_C_Q)         0.100     3.555 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           0.585     4.140    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.930     4.085    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X184Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism             -0.325     3.760    
                         clock uncertainty            0.205     3.965    
    SLICE_X184Y258       FDRE (Hold_fdre_C_D)         0.032     3.997    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.997    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.100ns (14.418%)  route 0.594ns (85.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y253       FDRE (Prop_fdre_C_Q)         0.100     3.556 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.594     4.150    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X189Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X189Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X189Y253       FDRE (Hold_fdre_C_D)         0.040     4.006    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.100ns (14.292%)  route 0.600ns (85.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X188Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y258       FDRE (Prop_fdre_C_Q)         0.100     3.556 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.600     4.156    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X185Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.930     4.085    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.325     3.760    
                         clock uncertainty            0.205     3.965    
    SLICE_X185Y258       FDRE (Hold_fdre_C_D)         0.047     4.012    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.012    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.100ns (14.476%)  route 0.591ns (85.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.701     3.455    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X188Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y260       FDRE (Prop_fdre_C_Q)         0.100     3.555 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.591     4.146    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X185Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.929     4.084    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.325     3.759    
                         clock uncertainty            0.205     3.964    
    SLICE_X185Y260       FDRE (Hold_fdre_C_D)         0.038     4.002    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.002    
                         arrival time                           4.146    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.100ns (14.310%)  route 0.599ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.700     3.454    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y260       FDRE (Prop_fdre_C_Q)         0.100     3.554 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.599     4.153    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X181Y261       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.929     4.084    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X181Y261       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.325     3.759    
                         clock uncertainty            0.205     3.964    
    SLICE_X181Y261       FDRE (Hold_fdre_C_D)         0.044     4.008    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.449%)  route 0.592ns (85.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y258       FDRE (Prop_fdre_C_Q)         0.100     3.556 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.592     4.148    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X185Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.930     4.085    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.325     3.760    
                         clock uncertainty            0.205     3.965    
    SLICE_X185Y258       FDRE (Hold_fdre_C_D)         0.038     4.003    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.003    
                         arrival time                           4.148    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.100ns (14.563%)  route 0.587ns (85.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.701     3.455    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X188Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y260       FDRE (Prop_fdre_C_Q)         0.100     3.555 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.587     4.142    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X186Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.929     4.084    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y260       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.325     3.759    
                         clock uncertainty            0.205     3.964    
    SLICE_X186Y260       FDRE (Hold_fdre_C_D)         0.032     3.996    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.142    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.100ns (14.415%)  route 0.594ns (85.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.701     3.455    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y258       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y258       FDRE (Prop_fdre_C_Q)         0.100     3.555 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.594     4.149    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X184Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.930     4.085    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X184Y259       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.325     3.760    
                         clock uncertainty            0.205     3.965    
    SLICE_X184Y259       FDRE (Hold_fdre_C_D)         0.038     4.003    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.003    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.381ns  (logic 0.236ns (17.091%)  route 1.145ns (82.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.181ns = ( 15.181 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.530    15.181    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y253       FDRE (Prop_fdre_C_Q)         0.236    15.417 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.145    16.562    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X189Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.346    22.820    
                         clock uncertainty           -0.205    22.615    
    SLICE_X189Y254       FDRE (Setup_fdre_C_D)       -0.100    22.515    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                         -16.562    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.448ns  (logic 0.259ns (17.888%)  route 1.189ns (82.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.181ns = ( 15.181 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.530    15.181    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y253       FDRE (Prop_fdre_C_Q)         0.259    15.440 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           1.189    16.629    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.346    22.820    
                         clock uncertainty           -0.205    22.615    
    SLICE_X187Y253       FDRE (Setup_fdre_C_D)       -0.019    22.596    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         22.596    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.333ns  (logic 0.236ns (17.705%)  route 1.097ns (82.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 22.473 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns = ( 15.180 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.529    15.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y256       FDRE (Prop_fdre_C_Q)         0.236    15.416 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           1.097    16.513    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X189Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.355    22.473    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.346    22.819    
                         clock uncertainty           -0.205    22.614    
    SLICE_X189Y256       FDRE (Setup_fdre_C_D)       -0.111    22.503    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.503    
                         arrival time                         -16.513    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.336ns  (logic 0.204ns (15.269%)  route 1.132ns (84.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 22.473 - 16.000 ) 
    Source Clock Delay      (SCD):    7.181ns = ( 15.181 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.530    15.181    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y254       FDRE (Prop_fdre_C_Q)         0.204    15.385 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.132    16.517    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X188Y257       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.355    22.473    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X188Y257       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.346    22.819    
                         clock uncertainty           -0.205    22.614    
    SLICE_X188Y257       FDRE (Setup_fdre_C_D)       -0.099    22.515    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                         -16.517    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.335ns  (logic 0.236ns (17.682%)  route 1.099ns (82.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.181ns = ( 15.181 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.530    15.181    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y253       FDRE (Prop_fdre_C_Q)         0.236    15.417 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.099    16.516    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.346    22.820    
                         clock uncertainty           -0.205    22.615    
    SLICE_X187Y253       FDRE (Setup_fdre_C_D)       -0.093    22.522    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -16.516    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.323ns  (logic 0.236ns (17.837%)  route 1.087ns (82.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 22.473 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns = ( 15.180 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.529    15.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y256       FDRE (Prop_fdre_C_Q)         0.236    15.416 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.087    16.503    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X189Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.355    22.473    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.346    22.819    
                         clock uncertainty           -0.205    22.614    
    SLICE_X189Y256       FDRE (Setup_fdre_C_D)       -0.102    22.512    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         22.512    
                         arrival time                         -16.503    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.391ns  (logic 0.223ns (16.035%)  route 1.168ns (83.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 22.473 - 16.000 ) 
    Source Clock Delay      (SCD):    7.181ns = ( 15.181 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.530    15.181    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y254       FDRE (Prop_fdre_C_Q)         0.223    15.404 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.168    16.572    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X188Y257       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.355    22.473    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X188Y257       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.346    22.819    
                         clock uncertainty           -0.205    22.614    
    SLICE_X188Y257       FDRE (Setup_fdre_C_D)       -0.031    22.583    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.583    
                         arrival time                         -16.572    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.329ns  (logic 0.204ns (15.348%)  route 1.125ns (84.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.181ns = ( 15.181 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.530    15.181    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y254       FDRE (Prop_fdre_C_Q)         0.204    15.385 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.125    16.510    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X187Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.346    22.820    
                         clock uncertainty           -0.205    22.615    
    SLICE_X187Y254       FDRE (Setup_fdre_C_D)       -0.092    22.523    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         22.523    
                         arrival time                         -16.510    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.395ns  (logic 0.259ns (18.567%)  route 1.136ns (81.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.473ns = ( 22.473 - 16.000 ) 
    Source Clock Delay      (SCD):    7.180ns = ( 15.180 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.529    15.180    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y256       FDRE (Prop_fdre_C_Q)         0.259    15.439 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.136    16.575    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X189Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.355    22.473    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.346    22.819    
                         clock uncertainty           -0.205    22.614    
    SLICE_X189Y256       FDRE (Setup_fdre_C_D)       -0.022    22.592    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.592    
                         arrival time                         -16.575    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.407ns  (logic 0.259ns (18.406%)  route 1.148ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 22.474 - 16.000 ) 
    Source Clock Delay      (SCD):    7.181ns = ( 15.181 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     9.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     9.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952    11.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240    13.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093    13.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.530    15.181    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y253       FDRE (Prop_fdre_C_Q)         0.259    15.440 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.148    16.588    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000    16.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118    17.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    17.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    18.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.063    21.035    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.356    22.474    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.346    22.820    
                         clock uncertainty           -0.205    22.615    
    SLICE_X187Y253       FDRE (Setup_fdre_C_D)       -0.009    22.606    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                  6.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.530%)  route 0.588ns (85.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y254       FDRE (Prop_fdre_C_Q)         0.100     3.556 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.588     4.144    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X187Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X187Y254       FDRE (Hold_fdre_C_D)         0.041     4.007    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.007    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.118ns (17.110%)  route 0.572ns (82.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y256       FDRE (Prop_fdre_C_Q)         0.118     3.574 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.572     4.146    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X189Y255       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y255       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X189Y255       FDRE (Hold_fdre_C_D)         0.040     4.006    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.146    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.118ns (17.044%)  route 0.574ns (82.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y256       FDRE (Prop_fdre_C_Q)         0.118     3.574 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.574     4.148    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X189Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X189Y254       FDRE (Hold_fdre_C_D)         0.041     4.007    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.007    
                         arrival time                           4.148    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.107ns (16.264%)  route 0.551ns (83.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y253       FDRE (Prop_fdre_C_Q)         0.107     3.563 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.551     4.114    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X187Y253       FDRE (Hold_fdre_C_D)         0.006     3.972    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.972    
                         arrival time                           4.114    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.118ns (17.032%)  route 0.575ns (82.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y253       FDRE (Prop_fdre_C_Q)         0.118     3.574 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.575     4.149    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X189Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X189Y254       FDRE (Hold_fdre_C_D)         0.040     4.006    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.091ns (13.903%)  route 0.564ns (86.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y254       FDRE (Prop_fdre_C_Q)         0.091     3.547 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.564     4.111    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X189Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X189Y254       FDRE (Hold_fdre_C_D)         0.000     3.966    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.966    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.091ns (13.719%)  route 0.572ns (86.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X185Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y254       FDRE (Prop_fdre_C_Q)         0.091     3.547 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.572     4.119    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X187Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y254       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X187Y254       FDRE (Hold_fdre_C_D)         0.007     3.973    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.973    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.107ns (16.024%)  route 0.561ns (83.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y253       FDRE (Prop_fdre_C_Q)         0.107     3.563 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.561     4.124    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X187Y253       FDRE (Hold_fdre_C_D)         0.011     3.977    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.977    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.118ns (16.931%)  route 0.579ns (83.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y256       FDRE (Prop_fdre_C_Q)         0.118     3.574 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.579     4.153    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X189Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X189Y256       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X189Y256       FDRE (Hold_fdre_C_D)         0.040     4.006    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.118ns (17.091%)  route 0.572ns (82.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.702     3.456    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X186Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y253       FDRE (Prop_fdre_C_Q)         0.118     3.574 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.572     4.146    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.931     4.086    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X187Y253       FDRE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.325     3.761    
                         clock uncertainty            0.205     3.966    
    SLICE_X187Y253       FDRE (Hold_fdre_C_D)         0.032     3.998    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.998    
                         arrival time                           4.146    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I_1
  To Clock:  I_1

Setup :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.223ns (5.794%)  route 3.626ns (94.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 12.333 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.626    12.775    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X186Y257       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.355    12.333    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X186Y257       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              1.439    13.772    
                         clock uncertainty           -0.072    13.700    
    SLICE_X186Y257       FDCE (Recov_fdce_C_CLR)     -0.154    13.546    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.546    
                         arrival time                         -12.775    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.223ns (6.097%)  route 3.435ns (93.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 12.333 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.435    12.584    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X185Y257       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.355    12.333    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X185Y257       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              1.439    13.772    
                         clock uncertainty           -0.072    13.700    
    SLICE_X185Y257       FDCE (Recov_fdce_C_CLR)     -0.212    13.488    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                         -12.584    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.223ns (6.097%)  route 3.435ns (93.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 12.333 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.435    12.584    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X185Y257       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.355    12.333    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X185Y257       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              1.439    13.772    
                         clock uncertainty           -0.072    13.700    
    SLICE_X185Y257       FDCE (Recov_fdce_C_CLR)     -0.212    13.488    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                         -12.584    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.223ns (6.249%)  route 3.345ns (93.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 12.333 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.345    12.494    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X185Y256       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.355    12.333    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X185Y256       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              1.439    13.772    
                         clock uncertainty           -0.072    13.700    
    SLICE_X185Y256       FDCE (Recov_fdce_C_CLR)     -0.212    13.488    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.223ns (6.249%)  route 3.345ns (93.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 12.333 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.345    12.494    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X185Y256       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.355    12.333    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X185Y256       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              1.439    13.772    
                         clock uncertainty           -0.072    13.700    
    SLICE_X185Y256       FDCE (Recov_fdce_C_CLR)     -0.212    13.488    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.223ns (6.249%)  route 3.345ns (93.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 12.333 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.345    12.494    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X185Y256       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.355    12.333    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X185Y256       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              1.439    13.772    
                         clock uncertainty           -0.072    13.700    
    SLICE_X185Y256       FDCE (Recov_fdce_C_CLR)     -0.212    13.488    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.223ns (6.249%)  route 3.345ns (93.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 12.333 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.345    12.494    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X185Y256       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.355    12.333    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X185Y256       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              1.439    13.772    
                         clock uncertainty           -0.072    13.700    
    SLICE_X185Y256       FDCE (Recov_fdce_C_CLR)     -0.212    13.488    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.223ns (6.406%)  route 3.258ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.334ns = ( 12.334 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.258    12.407    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X184Y255       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.356    12.334    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X184Y255       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              1.439    13.773    
                         clock uncertainty           -0.072    13.701    
    SLICE_X184Y255       FDCE (Recov_fdce_C_CLR)     -0.212    13.489    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.223ns (6.698%)  route 3.106ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.330ns = ( 12.330 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.106    12.256    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X181Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.352    12.330    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X181Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              1.439    13.769    
                         clock uncertainty           -0.072    13.697    
    SLICE_X181Y263       FDCE (Recov_fdce_C_CLR)     -0.212    13.485    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (I_1 rise@5.000ns - I_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.223ns (6.698%)  route 3.106ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.330ns = ( 12.330 - 5.000 ) 
    Source Clock Delay      (SCD):    8.926ns
    Clock Pessimism Removal (CPR):    1.439ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.794     5.201    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.278 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           2.003     7.281    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.374 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.552     8.926    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.223     9.149 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          3.106    12.256    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X181Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        5.000     5.000 r  
    W8                                                0.000     5.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903     7.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.570     8.974    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.047 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.848    10.895    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.978 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         1.352    12.330    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X181Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              1.439    13.769    
                         clock uncertainty           -0.072    13.697    
    SLICE_X181Y263       FDCE (Recov_fdce_C_CLR)     -0.212    13.485    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  1.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.100ns (5.618%)  route 1.680ns (94.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.680     5.200    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X182Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.926     4.315    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X182Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.694     3.621    
    SLICE_X182Y263       FDCE (Remov_fdce_C_CLR)     -0.050     3.571    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           5.200    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.100ns (5.259%)  route 1.801ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.801     5.322    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X180Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.926     4.315    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X180Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.694     3.621    
    SLICE_X180Y263       FDCE (Remov_fdce_C_CLR)     -0.050     3.571    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           5.322    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.100ns (5.259%)  route 1.801ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.801     5.322    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X180Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.926     4.315    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X180Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.694     3.621    
    SLICE_X180Y263       FDCE (Remov_fdce_C_CLR)     -0.050     3.571    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           5.322    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.100ns (5.259%)  route 1.801ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.801     5.322    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X180Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.926     4.315    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X180Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.694     3.621    
    SLICE_X180Y263       FDCE (Remov_fdce_C_CLR)     -0.050     3.571    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           5.322    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.100ns (5.259%)  route 1.801ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.801     5.322    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X181Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.926     4.315    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X181Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.694     3.621    
    SLICE_X181Y263       FDCE (Remov_fdce_C_CLR)     -0.069     3.552    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           5.322    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.100ns (5.259%)  route 1.801ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.801     5.322    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X181Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.926     4.315    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X181Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.694     3.621    
    SLICE_X181Y263       FDCE (Remov_fdce_C_CLR)     -0.069     3.552    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           5.322    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.100ns (5.259%)  route 1.801ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.801     5.322    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X181Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.926     4.315    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X181Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.694     3.621    
    SLICE_X181Y263       FDCE (Remov_fdce_C_CLR)     -0.069     3.552    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           5.322    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.100ns (5.259%)  route 1.801ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.801     5.322    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X181Y263       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.926     4.315    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X181Y263       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.694     3.621    
    SLICE_X181Y263       FDCE (Remov_fdce_C_CLR)     -0.069     3.552    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           5.322    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.850ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.100ns (5.033%)  route 1.887ns (94.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.320ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.887     5.407    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X184Y255       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.931     4.320    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X184Y255       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.694     3.626    
    SLICE_X184Y255       FDCE (Remov_fdce_C_CLR)     -0.069     3.557    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           5.407    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.895ns  (arrival time - required time)
  Source:                 pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock I_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_1 rise@0.000ns - I_1 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.100ns (4.921%)  route 1.932ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.320ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.786     1.641    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.691 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.006     2.697    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.723 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.697     3.420    pcs_pma/U0/core_resets_i/independent_clock_bufg
    SLICE_X107Y311       FDPE                                         r  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y311       FDPE (Prop_fdpe_C_Q)         0.100     3.520 f  pcs_pma/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=44, routed)          1.932     5.452    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X185Y256       FDCE                                         f  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_1 rise edge)        0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.043     2.231    clk
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.284 r  mmcm_imp/CLKOUT0
                         net (fo=1, routed)           1.075     3.359    I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     3.389 r  clk200mhz_bufg_inst/O
                         net (fo=277, routed)         0.931     4.320    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X185Y256       FDCE                                         r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.694     3.626    
    SLICE_X185Y256       FDCE (Remov_fdce_C_CLR)     -0.069     3.557    pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           5.452    
  -------------------------------------------------------------------
                         slack                                  1.895    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100mhz1_p
  To Clock:  clk100mhz1_p

Setup :            0  Failing Endpoints,  Worst Slack        8.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.223ns (20.399%)  route 0.870ns (79.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.887     5.294    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X183Y33        FDRE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y33        FDRE (Prop_fdre_C_Q)         0.223     5.517 f  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=18, routed)          0.870     6.387    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SOFT_RESET_RX_IN
    SLICE_X185Y28        FDCE                                         f  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.742    14.146    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SYSCLK_IN
    SLICE_X185Y28        FDCE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              1.095    15.241    
                         clock uncertainty           -0.035    15.206    
    SLICE_X185Y28        FDCE (Recov_fdce_C_CLR)     -0.212    14.994    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.259ns (23.527%)  route 0.842ns (76.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.144ns = ( 14.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.877     5.284    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X180Y25        FDRE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y25        FDRE (Prop_fdre_C_Q)         0.259     5.543 f  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.842     6.385    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X187Y26        FDCE                                         f  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.740    14.144    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X187Y26        FDCE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              1.095    15.239    
                         clock uncertainty           -0.035    15.204    
    SLICE_X187Y26        FDCE (Recov_fdce_C_CLR)     -0.212    14.992    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.259ns (23.527%)  route 0.842ns (76.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.144ns = ( 14.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.877     5.284    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X180Y25        FDRE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y25        FDRE (Prop_fdre_C_Q)         0.259     5.543 f  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.842     6.385    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X187Y26        FDCE                                         f  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.740    14.144    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X187Y26        FDCE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              1.095    15.239    
                         clock uncertainty           -0.035    15.204    
    SLICE_X187Y26        FDCE (Recov_fdce_C_CLR)     -0.212    14.992    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.259ns (23.527%)  route 0.842ns (76.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.144ns = ( 14.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    1.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.877     5.284    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X180Y25        FDRE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y25        FDRE (Prop_fdre_C_Q)         0.259     5.543 f  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.842     6.385    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X187Y26        FDCE                                         f  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.740    14.144    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X187Y26        FDCE                                         r  fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              1.095    15.239    
                         clock uncertainty           -0.035    15.204    
    SLICE_X187Y26        FDCE (Recov_fdce_C_CLR)     -0.212    14.992    fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.259ns (23.180%)  route 0.858ns (76.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 13.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    1.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.673     5.080    fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X180Y326       FDRE                                         r  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y326       FDRE (Prop_fdre_C_Q)         0.259     5.339 f  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.858     6.198    fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X183Y333       FDCE                                         f  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.481    13.885    fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X183Y333       FDCE                                         r  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              1.181    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X183Y333       FDCE (Recov_fdce_C_CLR)     -0.212    14.819    fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.223ns (21.016%)  route 0.838ns (78.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    1.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.715     5.122    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X179Y66        FDRE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y66        FDRE (Prop_fdre_C_Q)         0.223     5.345 f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=18, routed)          0.838     6.183    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SOFT_RESET_RX_IN
    SLICE_X181Y69        FDCE                                         f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.575    13.979    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SYSCLK_IN
    SLICE_X181Y69        FDCE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              1.093    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X181Y69        FDCE (Recov_fdce_C_CLR)     -0.212    14.825    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.223ns (21.016%)  route 0.838ns (78.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    1.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.715     5.122    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X179Y66        FDRE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y66        FDRE (Prop_fdre_C_Q)         0.223     5.345 f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=18, routed)          0.838     6.183    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SOFT_RESET_RX_IN
    SLICE_X181Y69        FDCE                                         f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.575    13.979    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SYSCLK_IN
    SLICE_X181Y69        FDCE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              1.093    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X181Y69        FDCE (Recov_fdce_C_CLR)     -0.212    14.825    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.223ns (21.016%)  route 0.838ns (78.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    1.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.715     5.122    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X179Y66        FDRE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y66        FDRE (Prop_fdre_C_Q)         0.223     5.345 f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=18, routed)          0.838     6.183    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SOFT_RESET_RX_IN
    SLICE_X181Y69        FDCE                                         f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.575    13.979    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SYSCLK_IN
    SLICE_X181Y69        FDCE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              1.093    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X181Y69        FDCE (Recov_fdce_C_CLR)     -0.212    14.825    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.223ns (21.016%)  route 0.838ns (78.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    1.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.715     5.122    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X179Y66        FDRE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y66        FDRE (Prop_fdre_C_Q)         0.223     5.345 f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=18, routed)          0.838     6.183    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SOFT_RESET_RX_IN
    SLICE_X181Y69        FDCE                                         f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.575    13.979    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/SYSCLK_IN
    SLICE_X181Y69        FDCE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              1.093    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X181Y69        FDCE (Recov_fdce_C_CLR)     -0.212    14.825    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz1_p rise@10.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.259ns (23.180%)  route 0.858ns (76.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 13.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    1.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.959     3.314    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.407 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.673     5.080    fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X180Y326       FDRE                                         r  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y326       FDRE (Prop_fdre_C_Q)         0.259     5.339 f  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.858     6.198    fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X182Y333       FDCE                                         f  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.903    12.321    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.404 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.481    13.885    fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X182Y333       FDCE                                         r  fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              1.181    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X182Y333       FDCE (Recov_fdce_C_CLR)     -0.187    14.844    fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  8.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.714%)  route 0.158ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.733     1.588    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X182Y70        FDRE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y70        FDRE (Prop_fdre_C_Q)         0.118     1.706 f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.158     1.864    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X186Y70        FDCE                                         f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.975     2.163    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X186Y70        FDCE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.541     1.622    
    SLICE_X186Y70        FDCE (Remov_fdce_C_CLR)     -0.050     1.572    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.714%)  route 0.158ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.733     1.588    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X182Y70        FDRE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y70        FDRE (Prop_fdre_C_Q)         0.118     1.706 f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.158     1.864    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X186Y70        FDCE                                         f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.975     2.163    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X186Y70        FDCE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.541     1.622    
    SLICE_X186Y70        FDCE (Remov_fdce_C_CLR)     -0.050     1.572    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.714%)  route 0.158ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.733     1.588    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X182Y70        FDRE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y70        FDRE (Prop_fdre_C_Q)         0.118     1.706 f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.158     1.864    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X186Y70        FDCE                                         f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.975     2.163    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X186Y70        FDCE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.541     1.622    
    SLICE_X186Y70        FDCE (Remov_fdce_C_CLR)     -0.050     1.572    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.339%)  route 0.167ns (58.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.733     1.588    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X182Y70        FDRE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y70        FDRE (Prop_fdre_C_Q)         0.118     1.706 f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.167     1.874    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X185Y70        FDCE                                         f  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.975     2.163    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X185Y70        FDCE                                         r  fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.541     1.622    
    SLICE_X185Y70        FDCE (Remov_fdce_C_CLR)     -0.069     1.553    fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.198%)  route 0.155ns (56.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.854     1.709    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X186Y371       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y371       FDRE (Prop_fdre_C_Q)         0.118     1.827 f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.155     1.982    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X185Y371       FDCE                                         f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.121     2.309    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X185Y371       FDCE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.588     1.721    
    SLICE_X185Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.652    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.198%)  route 0.155ns (56.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.854     1.709    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X186Y371       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y371       FDRE (Prop_fdre_C_Q)         0.118     1.827 f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.155     1.982    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X185Y371       FDCE                                         f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.121     2.309    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X185Y371       FDCE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.588     1.721    
    SLICE_X185Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.652    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.198%)  route 0.155ns (56.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.854     1.709    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X186Y371       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y371       FDRE (Prop_fdre_C_Q)         0.118     1.827 f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.155     1.982    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X185Y371       FDCE                                         f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.121     2.309    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X185Y371       FDCE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.588     1.721    
    SLICE_X185Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.652    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.075%)  route 0.156ns (56.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.854     1.709    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X186Y371       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y371       FDRE (Prop_fdre_C_Q)         0.118     1.827 f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.156     1.983    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X184Y372       FDCE                                         f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.120     2.308    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X184Y372       FDCE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.588     1.720    
    SLICE_X184Y372       FDCE (Remov_fdce_C_CLR)     -0.069     1.651    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.869%)  route 0.157ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.854     1.709    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X186Y371       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y371       FDRE (Prop_fdre_C_Q)         0.118     1.827 f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.157     1.984    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X184Y371       FDCE                                         f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.121     2.309    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X184Y371       FDCE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.588     1.721    
    SLICE_X184Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.652    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk100mhz1_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz1_p rise@0.000ns - clk100mhz1_p rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.869%)  route 0.157ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.388     0.829    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        0.854     1.709    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/drpclk
    SLICE_X186Y371       FDRE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y371       FDRE (Prop_fdre_C_Q)         0.118     1.827 f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=18, routed)          0.157     1.984    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SOFT_RESET_TX_IN
    SLICE_X184Y371       FDCE                                         f  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz1_p rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  clk100mhz1_p (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz1_p
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk100mhz1_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk100mhz1_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk100mhz1_ibufds_gte2_inst/O
                         net (fo=1, routed)           0.426     1.158    clk100mhz1_ibufds_gte2_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.188 r  clk100mhz1_bufg_inst/O
                         net (fo=7868, routed)        1.121     2.309    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/SYSCLK_IN
    SLICE_X184Y371       FDCE                                         r  fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.588     1.721    
    SLICE_X184Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.652    fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.547ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.266ns (23.168%)  route 0.882ns (76.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 14.590 - 8.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.666     7.317    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y324       FDRE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y324       FDRE (Prop_fdre_C_Q)         0.223     7.540 r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.350     7.890    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X171Y324       LUT2 (Prop_lut2_I1_O)        0.043     7.933 f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.533     8.465    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X170Y329       FDPE                                         f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.472    14.590    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X170Y329       FDPE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.686    15.276    
                         clock uncertainty           -0.077    15.199    
    SLICE_X170Y329       FDPE (Recov_fdpe_C_PRE)     -0.187    15.012    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.547    

Slack (MET) :             6.547ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.266ns (23.168%)  route 0.882ns (76.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 14.590 - 8.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.666     7.317    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y324       FDRE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y324       FDRE (Prop_fdre_C_Q)         0.223     7.540 r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.350     7.890    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X171Y324       LUT2 (Prop_lut2_I1_O)        0.043     7.933 f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.533     8.465    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X170Y329       FDPE                                         f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.472    14.590    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X170Y329       FDPE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.686    15.276    
                         clock uncertainty           -0.077    15.199    
    SLICE_X170Y329       FDPE (Recov_fdpe_C_PRE)     -0.187    15.012    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.547    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.266ns (23.168%)  route 0.882ns (76.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 14.590 - 8.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.666     7.317    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y324       FDRE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y324       FDRE (Prop_fdre_C_Q)         0.223     7.540 r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.350     7.890    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X171Y324       LUT2 (Prop_lut2_I1_O)        0.043     7.933 f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.533     8.465    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X171Y329       FDPE                                         f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.472    14.590    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y329       FDPE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.686    15.276    
                         clock uncertainty           -0.077    15.199    
    SLICE_X171Y329       FDPE (Recov_fdpe_C_PRE)     -0.178    15.021    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.302ns (27.112%)  route 0.812ns (72.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 14.538 - 8.000 ) 
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.623     7.274    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y333       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y333       FDPE (Prop_fdpe_C_Q)         0.259     7.533 f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.343     7.876    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X145Y333       LUT2 (Prop_lut2_I0_O)        0.043     7.919 f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.469     8.388    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X146Y330       FDPE                                         f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.420    14.538    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y330       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.711    15.249    
                         clock uncertainty           -0.077    15.172    
    SLICE_X146Y330       FDPE (Recov_fdpe_C_PRE)     -0.187    14.985    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.302ns (27.112%)  route 0.812ns (72.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 14.538 - 8.000 ) 
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.623     7.274    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y333       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y333       FDPE (Prop_fdpe_C_Q)         0.259     7.533 f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.343     7.876    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X145Y333       LUT2 (Prop_lut2_I0_O)        0.043     7.919 f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.469     8.388    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X146Y330       FDPE                                         f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.420    14.538    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y330       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.711    15.249    
                         clock uncertainty           -0.077    15.172    
    SLICE_X146Y330       FDPE (Recov_fdpe_C_PRE)     -0.187    14.985    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.302ns (28.263%)  route 0.767ns (71.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.470ns = ( 14.470 - 8.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.551     7.202    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y335       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y335       FDPE (Prop_fdpe_C_Q)         0.259     7.461 f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.342     7.803    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X107Y335       LUT2 (Prop_lut2_I0_O)        0.043     7.846 f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.424     8.271    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X107Y339       FDPE                                         f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.352    14.470    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y339       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.686    15.156    
                         clock uncertainty           -0.077    15.079    
    SLICE_X107Y339       FDPE (Recov_fdpe_C_PRE)     -0.178    14.901    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.302ns (28.263%)  route 0.767ns (71.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.470ns = ( 14.470 - 8.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.551     7.202    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y335       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y335       FDPE (Prop_fdpe_C_Q)         0.259     7.461 f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.342     7.803    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X107Y335       LUT2 (Prop_lut2_I0_O)        0.043     7.846 f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.424     8.271    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X107Y339       FDPE                                         f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.352    14.470    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y339       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.686    15.156    
                         clock uncertainty           -0.077    15.079    
    SLICE_X107Y339       FDPE (Recov_fdpe_C_PRE)     -0.178    14.901    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.302ns (28.263%)  route 0.767ns (71.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.470ns = ( 14.470 - 8.000 ) 
    Source Clock Delay      (SCD):    7.202ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.551     7.202    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y335       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y335       FDPE (Prop_fdpe_C_Q)         0.259     7.461 f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.342     7.803    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X107Y335       LUT2 (Prop_lut2_I0_O)        0.043     7.846 f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.424     8.271    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X107Y339       FDPE                                         f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.352    14.470    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y339       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.686    15.156    
                         clock uncertainty           -0.077    15.079    
    SLICE_X107Y339       FDPE (Recov_fdpe_C_PRE)     -0.178    14.901    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.266ns (24.562%)  route 0.817ns (75.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.664ns = ( 14.664 - 8.000 ) 
    Source Clock Delay      (SCD):    7.427ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.776     7.427    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X137Y382       FDRE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y382       FDRE (Prop_fdre_C_Q)         0.223     7.650 r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.350     8.000    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X137Y382       LUT2 (Prop_lut2_I1_O)        0.043     8.043 f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.467     8.510    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X138Y383       FDPE                                         f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.546    14.664    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X138Y383       FDPE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.741    15.405    
                         clock uncertainty           -0.077    15.328    
    SLICE_X138Y383       FDPE (Recov_fdpe_C_PRE)     -0.187    15.141    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.302ns (28.849%)  route 0.745ns (71.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns = ( 14.452 - 8.000 ) 
    Source Clock Delay      (SCD):    7.187ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.196     1.196    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     1.289 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.952     3.241    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.318 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.240     5.558    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.651 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.536     7.187    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y334        FDRE                                         r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y334        FDRE (Prop_fdre_C_Q)         0.259     7.446 r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     7.802    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X98Y334        LUT2 (Prop_lut2_I1_O)        0.043     7.845 f  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.389     8.234    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X94Y333        FDPE                                         f  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     8.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.118     9.118    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     9.201 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.698    10.899    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.972 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.063    13.035    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    13.118 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.334    14.452    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y333        FDPE                                         r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.686    15.138    
                         clock uncertainty           -0.077    15.061    
    SLICE_X94Y333        FDPE (Recov_fdpe_C_PRE)     -0.187    14.874    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  6.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.467%)  route 0.146ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.857     3.611    fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X167Y355       FDPE                                         r  fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y355       FDPE (Prop_fdpe_C_Q)         0.091     3.702 f  fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.146     3.848    fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X168Y355       FDPE                                         f  fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.126     4.281    fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X168Y355       FDPE                                         r  fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.634     3.647    
    SLICE_X168Y355       FDPE (Remov_fdpe_C_PRE)     -0.110     3.537    fmc228_card0_imp/fifo_2_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.433%)  route 0.139ns (56.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    3.578ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.824     3.578    fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y359       FDPE                                         r  fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y359       FDPE (Prop_fdpe_C_Q)         0.107     3.685 f  fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.139     3.824    fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X144Y358       FDPE                                         f  fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.091     4.246    fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X144Y358       FDPE                                         r  fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.654     3.592    
    SLICE_X144Y358       FDPE (Remov_fdpe_C_PRE)     -0.088     3.504    fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.433%)  route 0.139ns (56.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.696     3.450    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y336       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y336       FDPE (Prop_fdpe_C_Q)         0.107     3.557 f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.139     3.696    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X108Y335       FDPE                                         f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.941     4.096    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y335       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.633     3.463    
    SLICE_X108Y335       FDPE (Remov_fdpe_C_PRE)     -0.088     3.375    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.375    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.778     3.532    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y364       FDPE                                         r  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y364       FDPE (Prop_fdpe_C_Q)         0.091     3.623 f  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.140     3.763    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X113Y363       FDPE                                         f  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.043     4.198    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y363       FDPE                                         r  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.653     3.545    
    SLICE_X113Y363       FDPE (Remov_fdpe_C_PRE)     -0.110     3.435    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.685     3.439    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X99Y335        FDPE                                         r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y335        FDPE (Prop_fdpe_C_Q)         0.091     3.530 f  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.140     3.670    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X99Y334        FDPE                                         f  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.929     4.084    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X99Y334        FDPE                                         r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.633     3.451    
    SLICE_X99Y334        FDPE (Remov_fdpe_C_PRE)     -0.110     3.341    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.185%)  route 0.192ns (67.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.778     3.532    fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y364       FDPE                                         r  fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y364       FDPE (Prop_fdpe_C_Q)         0.091     3.623 f  fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.192     3.815    fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X114Y364       FDPE                                         f  fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.044     4.199    fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X114Y364       FDPE                                         r  fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.634     3.565    
    SLICE_X114Y364       FDPE (Remov_fdpe_C_PRE)     -0.088     3.477    fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.107ns (40.122%)  route 0.160ns (59.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.739     3.493    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X162Y323       FDPE                                         r  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y323       FDPE (Prop_fdpe_C_Q)         0.107     3.600 f  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.160     3.760    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X162Y324       FDPE                                         f  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.982     4.137    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X162Y324       FDPE                                         r  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.634     3.503    
    SLICE_X162Y324       FDPE (Remov_fdpe_C_PRE)     -0.088     3.415    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.107ns (36.855%)  route 0.183ns (63.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.235ns
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.814     3.568    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X140Y380       FDPE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y380       FDPE (Prop_fdpe_C_Q)         0.107     3.675 f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183     3.858    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X136Y382       FDPE                                         f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        1.080     4.235    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X136Y382       FDPE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.634     3.601    
    SLICE_X136Y382       FDPE (Remov_fdpe_C_PRE)     -0.088     3.513    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.536%)  route 0.180ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.146ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.745     3.499    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X145Y346       FDPE                                         r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y346       FDPE (Prop_fdpe_C_Q)         0.091     3.590 f  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.180     3.770    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X143Y347       FDPE                                         f  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.991     4.146    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y347       FDPE                                         r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.614     3.532    
    SLICE_X143Y347       FDPE (Remov_fdpe_C_PRE)     -0.110     3.422    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.201%)  route 0.183ns (66.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.141ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.585     0.585    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.611 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.864     1.475    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.525 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.203     2.728    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     2.754 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.741     3.495    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X147Y333       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y333       FDPE (Prop_fdpe_C_Q)         0.091     3.586 f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183     3.769    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X146Y333       FDPE                                         f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y20  GTXE2_CHANNEL                0.000     0.000 r  pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.626     0.626    pcs_pma/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.656 r  pcs_pma/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.141     1.797    pcs_pma/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y7      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.850 r  pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.275     3.125    pcs_pma/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     3.155 r  pcs_pma/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=7307, routed)        0.986     4.141    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X146Y333       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.635     3.506    
    SLICE_X146Y333       FDPE (Remov_fdpe_C_PRE)     -0.090     3.416    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc228_dclkout0_p
  To Clock:  fmc228_dclkout0_p

Setup :            0  Failing Endpoints,  Worst Slack        2.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.302ns (22.762%)  route 1.025ns (77.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 8.311 - 4.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.668     5.550    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X166Y327       FDPE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y327       FDPE (Prop_fdpe_C_Q)         0.259     5.809 f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.375     6.184    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X166Y328       LUT2 (Prop_lut2_I0_O)        0.043     6.227 f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.649     6.877    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X180Y329       FDPE                                         f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.476     8.311    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X180Y329       FDPE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              1.200     9.511    
                         clock uncertainty           -0.035     9.475    
    SLICE_X180Y329       FDPE (Recov_fdpe_C_PRE)     -0.187     9.288    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.288    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.302ns (22.762%)  route 1.025ns (77.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 8.311 - 4.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.668     5.550    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X166Y327       FDPE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y327       FDPE (Prop_fdpe_C_Q)         0.259     5.809 f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.375     6.184    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X166Y328       LUT2 (Prop_lut2_I0_O)        0.043     6.227 f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.649     6.877    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X180Y329       FDPE                                         f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.476     8.311    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X180Y329       FDPE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              1.200     9.511    
                         clock uncertainty           -0.035     9.475    
    SLICE_X180Y329       FDPE (Recov_fdpe_C_PRE)     -0.187     9.288    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.288    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.266ns (25.089%)  route 0.794ns (74.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 8.255 - 4.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.621     5.503    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y331       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y331       FDPE (Prop_fdpe_C_Q)         0.223     5.726 f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.418     6.144    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X148Y331       LUT2 (Prop_lut2_I0_O)        0.043     6.187 f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.376     6.563    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X148Y328       FDPE                                         f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.420     8.255    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X148Y328       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              1.200     9.455    
                         clock uncertainty           -0.035     9.419    
    SLICE_X148Y328       FDPE (Recov_fdpe_C_PRE)     -0.178     9.241    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.266ns (25.089%)  route 0.794ns (74.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 8.255 - 4.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.621     5.503    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y331       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y331       FDPE (Prop_fdpe_C_Q)         0.223     5.726 f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.418     6.144    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X148Y331       LUT2 (Prop_lut2_I0_O)        0.043     6.187 f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.376     6.563    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X148Y328       FDPE                                         f  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.420     8.255    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X148Y328       FDPE                                         r  fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              1.200     9.455    
                         clock uncertainty           -0.035     9.419    
    SLICE_X148Y328       FDPE (Recov_fdpe_C_PRE)     -0.178     9.241    fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.302ns (28.710%)  route 0.750ns (71.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 8.266 - 4.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.635     5.517    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y344       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y344       FDRE (Prop_fdre_C_Q)         0.259     5.776 r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     6.131    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X150Y344       LUT2 (Prop_lut2_I1_O)        0.043     6.174 f  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.394     6.569    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X150Y343       FDPE                                         f  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.431     8.266    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y343       FDPE                                         r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              1.225     9.491    
                         clock uncertainty           -0.035     9.455    
    SLICE_X150Y343       FDPE (Recov_fdpe_C_PRE)     -0.187     9.268    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.302ns (28.710%)  route 0.750ns (71.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 8.266 - 4.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.635     5.517    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y344       FDRE                                         r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y344       FDRE (Prop_fdre_C_Q)         0.259     5.776 r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     6.131    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X150Y344       LUT2 (Prop_lut2_I1_O)        0.043     6.174 f  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.394     6.569    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X150Y343       FDPE                                         f  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.431     8.266    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X150Y343       FDPE                                         r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              1.225     9.491    
                         clock uncertainty           -0.035     9.455    
    SLICE_X150Y343       FDPE (Recov_fdpe_C_PRE)     -0.187     9.268    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.302ns (30.147%)  route 0.700ns (69.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 8.171 - 4.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.542     5.424    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y332       FDRE                                         r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y332       FDRE (Prop_fdre_C_Q)         0.259     5.683 r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     6.038    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X100Y332       LUT2 (Prop_lut2_I1_O)        0.043     6.081 f  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.344     6.426    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X98Y332        FDPE                                         f  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.336     8.171    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y332        FDPE                                         r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              1.200     9.371    
                         clock uncertainty           -0.035     9.335    
    SLICE_X98Y332        FDPE (Recov_fdpe_C_PRE)     -0.187     9.148    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.302ns (30.147%)  route 0.700ns (69.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 8.171 - 4.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.542     5.424    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X100Y332       FDRE                                         r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y332       FDRE (Prop_fdre_C_Q)         0.259     5.683 r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     6.038    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X100Y332       LUT2 (Prop_lut2_I1_O)        0.043     6.081 f  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.344     6.426    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X98Y332        FDPE                                         f  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.336     8.171    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y332        FDPE                                         r  fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              1.200     9.371    
                         clock uncertainty           -0.035     9.335    
    SLICE_X98Y332        FDPE (Recov_fdpe_C_PRE)     -0.187     9.148    fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.266ns (26.523%)  route 0.737ns (73.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 8.381 - 4.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.774     5.656    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X145Y377       FDRE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y377       FDRE (Prop_fdre_C_Q)         0.223     5.879 r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.350     6.228    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X145Y377       LUT2 (Prop_lut2_I1_O)        0.043     6.271 f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.387     6.659    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X146Y377       FDPE                                         f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.546     8.381    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y377       FDPE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              1.230     9.611    
                         clock uncertainty           -0.035     9.575    
    SLICE_X146Y377       FDPE (Recov_fdpe_C_PRE)     -0.187     9.388    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (fmc228_dclkout0_p rise@4.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.266ns (26.523%)  route 0.737ns (73.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 8.381 - 4.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.434     3.789    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.882 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.774     5.656    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X145Y377       FDRE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y377       FDRE (Prop_fdre_C_Q)         0.223     5.879 r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.350     6.228    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X145Y377       LUT2 (Prop_lut2_I1_O)        0.043     6.271 f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.387     6.659    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X146Y377       FDPE                                         f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      4.000     4.000 r  
    F6                                                0.000     4.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     4.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.418 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           1.334     6.752    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.835 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.546     8.381    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X146Y377       FDPE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              1.230     9.611    
                         clock uncertainty           -0.035     9.575    
    SLICE_X146Y377       FDPE (Recov_fdpe_C_PRE)     -0.187     9.388    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  2.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.774     2.024    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y330       FDPE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y330       FDPE (Prop_fdpe_C_Q)         0.091     2.115 f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.101     2.216    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X178Y331       FDPE                                         f  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.021     2.610    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X178Y331       FDPE                                         r  fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.573     2.037    
    SLICE_X178Y331       FDPE (Remov_fdpe_C_PRE)     -0.090     1.947    fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.318%)  route 0.101ns (52.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.770     2.020    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y370       FDPE                                         r  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y370       FDPE (Prop_fdpe_C_Q)         0.091     2.111 f  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.101     2.212    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X107Y371       FDPE                                         f  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.033     2.622    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X107Y371       FDPE                                         r  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.591     2.031    
    SLICE_X107Y371       FDPE (Remov_fdpe_C_PRE)     -0.110     1.921    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.517%)  route 0.145ns (61.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.815     2.065    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X147Y377       FDPE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y377       FDPE (Prop_fdpe_C_Q)         0.091     2.156 f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.145     2.301    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X144Y377       FDPE                                         f  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.079     2.668    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X144Y377       FDPE                                         r  fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.572     2.096    
    SLICE_X144Y377       FDPE (Remov_fdpe_C_PRE)     -0.090     2.006    fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.776     2.026    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y363       FDPE                                         r  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y363       FDPE (Prop_fdpe_C_Q)         0.091     2.117 f  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.134     2.251    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y363       FDPE                                         f  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.041     2.630    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y363       FDPE                                         r  fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.591     2.039    
    SLICE_X110Y363       FDPE (Remov_fdpe_C_PRE)     -0.090     1.949    fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.544%)  route 0.145ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.749     1.999    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X152Y344       FDPE                                         r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y344       FDPE (Prop_fdpe_C_Q)         0.091     2.090 f  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.145     2.235    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X151Y344       FDPE                                         f  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.996     2.585    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X151Y344       FDPE                                         r  fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.552     2.033    
    SLICE_X151Y344       FDPE (Remov_fdpe_C_PRE)     -0.110     1.923    fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.648%)  route 0.150ns (58.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.769     2.019    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X178Y325       FDPE                                         r  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y325       FDPE (Prop_fdpe_C_Q)         0.107     2.126 f  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.150     2.276    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X178Y324       FDPE                                         f  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.014     2.603    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X178Y324       FDPE                                         r  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.552     2.051    
    SLICE_X178Y324       FDPE (Remov_fdpe_C_PRE)     -0.088     1.963    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.095%)  route 0.148ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.695     1.945    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y336       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y336       FDPE (Prop_fdpe_C_Q)         0.091     2.036 f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.148     2.184    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y336       FDPE                                         f  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.941     2.530    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y336       FDPE                                         r  fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.552     1.978    
    SLICE_X109Y336       FDPE (Remov_fdpe_C_PRE)     -0.110     1.868    fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.734%)  route 0.150ns (62.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.766     2.016    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y325       FDPE                                         r  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y325       FDPE (Prop_fdpe_C_Q)         0.091     2.107 f  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.150     2.257    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X174Y325       FDPE                                         f  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.011     2.600    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X174Y325       FDPE                                         r  fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.573     2.027    
    SLICE_X174Y325       FDPE (Remov_fdpe_C_PRE)     -0.090     1.937    fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.433%)  route 0.139ns (56.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.776     2.026    fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y363       FDPE                                         r  fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y363       FDPE (Prop_fdpe_C_Q)         0.107     2.133 f  fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.139     2.272    fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y362       FDPE                                         f  fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.042     2.631    fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y362       FDPE                                         r  fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.591     2.040    
    SLICE_X108Y362       FDPE (Remov_fdpe_C_PRE)     -0.088     1.952    fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc228_dclkout0_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc228_dclkout0_p rise@0.000ns - fmc228_dclkout0_p rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.783     1.224    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.250 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        0.827     2.077    fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X149Y359       FDPE                                         r  fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y359       FDPE (Prop_fdpe_C_Q)         0.091     2.168 f  fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.140     2.308    fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X149Y358       FDPE                                         f  fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc228_dclkout0_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  fmc228_dclkout0_p (IN)
                         net (fo=0)                   0.000     0.000    fmc228_dclkout0_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  fmc228_dclkout0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    fmc228_dclkout0_p_IBUF
    IBUFDS_GTE2_X0Y12    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  dclkout0_gtbclk0_inst/O
                         net (fo=4, routed)           0.827     1.559    fmc228_card0_imp/gte_refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.589 r  fmc228_card0_imp/jesd204_core_clk_bufg/O
                         net (fo=5222, routed)        1.095     2.684    fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X149Y358       FDPE                                         r  fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.593     2.091    
    SLICE_X149Y358       FDPE (Remov_fdpe_C_PRE)     -0.110     1.981    fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.327    





