INFO-FLOW: Workspace /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1 opened at Wed Mar 26 22:47:36 IST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 1.01 sec.
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.11 sec.
Execute   config_compile -disable_unroll_code_size_check -pipeline_style flp 
INFO: [HLS 200-1510] Running: config_compile -disable_unroll_code_size_check -pipeline_style flp 
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
Execute   config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute   config_rtl -module_auto_prefix 
INFO: [HLS 200-1510] Running: config_rtl -module_auto_prefix 
Execute   config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute     ap_set_clock -name default -period 20 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.863 MB.
Execute       set_directive_top StreamingDataflowPartition_1_MVAU_hls_0 -name=StreamingDataflowPartition_1_MVAU_hls_0 
Execute       source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'top_StreamingDataflowPartition_1_MVAU_hls_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top_StreamingDataflowPartition_1_MVAU_hls_0.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang top_StreamingDataflowPartition_1_MVAU_hls_0.cpp -foptimization-record-file=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/all.directive.json -E -std=c++14 -I/home/emre/Documents/finn/deps/finn-hlslib -I/home/emre/Documents/finn/custom_hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=20 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.cpp.clang.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/clang.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp std=c++14 -target fpga  -directive=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/.systemc_flag -fix-errors /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.53 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp std=c++14 -target fpga  -directive=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/all.directive.json -fix-errors /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.96 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.35 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp -std=c++14 -I/home/emre/Documents/finn/deps/finn-hlslib -I/home/emre/Documents/finn/custom_hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=20 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp.clang.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 1.15 seconds. Elapsed time: 6.32 seconds; current allocated memory: 315.105 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc -args  "/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top_StreamingDataflowPartition_1_MVAU_hls_0.g.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.43 sec.
Execute       run_link_or_opt -opt -out /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=StreamingDataflowPartition_1_MVAU_hls_0 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=StreamingDataflowPartition_1_MVAU_hls_0 -reflow-float-conversion -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.62 sec.
Execute       run_link_or_opt -out /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=StreamingDataflowPartition_1_MVAU_hls_0 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=StreamingDataflowPartition_1_MVAU_hls_0 -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=StreamingDataflowPartition_1_MVAU_hls_0 -mllvm -hls-db-dir -mllvm /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=20 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=5.4 -x ir /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 801 Compile/Link /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 801 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 327 Unroll/Inline (step 1) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 327 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 304 Unroll/Inline (step 2) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 246 Unroll/Inline (step 3) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 140 Unroll/Inline (step 4) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,490 Array/Struct (step 1) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,490 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,277 Array/Struct (step 2) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,277 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,277 Array/Struct (step 3) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,277 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,277 Array/Struct (step 4) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,277 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,277 Array/Struct (step 5) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,277 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,277 Performance /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,277 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,277 Performance (step 2) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,277 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,277 Performance (step 3) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,277 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,277 Performance (step 4) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,277 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,283 HW Transforms /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,283 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,290 HW Transforms (step 2) /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,290 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<8>, 8u>::Container<ap_uint<8> >::Container(ap_uint<8> const&)' into 'Slice<ap_uint<8>, 8u>::Container<ap_uint<8> > Slice<ap_uint<8>, 8u>::operator()<ap_uint<8> >(ap_uint<8> const&, unsigned int) const' (/home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:243:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<8>, 8u>::Container<ap_uint<8> >::operator()(unsigned int, unsigned int) const' into 'ap_int<32> mac<1u, ap_int<32>, std::array<ap_int<4>, 1ul>, Slice<ap_uint<8>, 8u>::Container<ap_uint<8> >, ap_resource_dflt>(ap_int<32> const&, std::array<ap_int<4>, 1ul> const&, Slice<ap_uint<8>, 8u>::Container<ap_uint<8> > const&, ap_resource_dflt const&, unsigned int)' (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169:19)
INFO: [HLS 214-131] Inlining function 'decltype((fp) * (fp0)) mul<ap_int<4>, ap_uint<8> >(ap_int<4> const&, ap_uint<8> const&, ap_resource_dflt const&)' into 'ap_int<32> mac<1u, ap_int<32>, std::array<ap_int<4>, 1ul>, Slice<ap_uint<8>, 8u>::Container<ap_uint<8> >, ap_resource_dflt>(ap_int<32> const&, std::array<ap_int<4>, 1ul> const&, Slice<ap_uint<8>, 8u>::Container<ap_uint<8> > const&, ap_resource_dflt const&, unsigned int)' (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<4>, 4u>::Container<ap_uint<4> >::operator ap_uint<4> const&() const' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:298:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<4>, 4u>::Container<ap_uint<4> >::operator()(unsigned int, unsigned int, bool) const' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295:2)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >::activate(unsigned int, unsigned int, ap_int<32> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295:31)
INFO: [HLS 214-131] Inlining function 'ap_int<32> mac<1u, ap_int<32>, std::array<ap_int<4>, 1ul>, Slice<ap_uint<8>, 8u>::Container<ap_uint<8> >, ap_resource_dflt>(ap_int<32> const&, std::array<ap_int<4>, 1ul> const&, Slice<ap_uint<8>, 8u>::Container<ap_uint<8> > const&, ap_resource_dflt const&, unsigned int)' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285:21)
INFO: [HLS 214-131] Inlining function 'std::array<ap_int<4>, 1ul> const& Identity::operator()<std::array<ap_int<4>, 1ul> >(std::array<ap_int<4>, 1ul> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:283:24)
INFO: [HLS 214-131] Inlining function 'Weights_Tile<1u, ap_int<4>, 1u>::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:283:35)
INFO: [HLS 214-131] Inlining function 'ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >::init(unsigned int, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:275:27)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<8>, 8u>::Container<ap_uint<8> > Slice<ap_uint<8>, 8u>::operator()<ap_uint<8> >(ap_uint<8> const&, unsigned int) const' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:282:19)
INFO: [HLS 214-377] Adding 'w' into disaggregation list because there's array-partition pragma applied on the struct field (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:238:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (top_StreamingDataflowPartition_1_MVAU_hls_0.cpp:36:9)
INFO: [HLS 214-377] Adding 'threshs' into disaggregation list because there's array-partition pragma applied on the struct field (top_StreamingDataflowPartition_1_MVAU_hls_0.cpp:35:9)
INFO: [HLS 214-210] Disaggregating variable 'w' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:237:30)
INFO: [HLS 214-210] Disaggregating variable 'threshs' (./thresh.h:1:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_2' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_273_3' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:273:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_280_4' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:280:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_1' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:159:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_167_1' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:167:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_293_5' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:293:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_216_1' is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:216:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_2' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:266:23) in function 'Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_3' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:273:25) in function 'Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_280_4' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:280:23) in function 'Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_1' (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:167:21) in function 'Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (/home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:159:23) in function 'Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_5' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:293:25) in function 'Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_216_1' (/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:216:20) in function 'Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' completely with a factor of 15 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<4>, 1ul>::_S_ref(ap_int<4> const (&) [1], unsigned long)' into 'std::array<ap_int<4>, 1ul>::operator[](unsigned long)' (/opt/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_int<4>, 1ul>::_S_ref(ap_int<4> const (&) [1], unsigned long)' into 'std::array<ap_int<4>, 1ul>::operator[](unsigned long) const' (/opt/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<4>, 1ul>::operator[](unsigned long)' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_int<4>, 1ul>::operator[](unsigned long) const' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> Caster<ap_uint<8> >::cast<8>(ap_int<8> const&)' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-178] Inlining function 'comp::less_equal<ap_int<32>, ap_int<32> >::operator()(ap_int<32> const&, ap_int<32> const&) const' into 'void Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ap_uint<((1u) * (1u)) * (ap_int<4>::width)>, 0>&, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > > const&, int, ap_resource_dflt const&)' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7threshs': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./thresh.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'inputBuf': Complete partitioning on dimension 1. (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231:6)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 167.35 seconds. CPU system time: 0.6 seconds. Elapsed time: 173.05 seconds; current allocated memory: 324.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 324.125 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top StreamingDataflowPartition_1_MVAU_hls_0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.0.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.4 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 360.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.1.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.53 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.2.prechk.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 400.125 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.g.1.bc to /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.o.1.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 3.83 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.o.1.tmp.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Matrix_Vector_Activate_Stream_Batch<784u, 64u, 1u, 1u, Slice<ap_uint<8>, 8u>, Slice<ap_uint<4>, 4u>, Identity, ap_int<4>, ap_uint<8>, ap_uint<4>, ThresholdsActivation<64u, 1u, 15u, ap_int<32>, ap_uint<4>, 0, comp::less_equal<ap_int<32>, ap_int<32> > >, ap_resource_dflt>' (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:215:20)...14 expression(s) balanced.
Command         transform done; 1.71 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.56 seconds; current allocated memory: 488.289 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.o.2.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 6.16 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.o.3.bc -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 17.51 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 23.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 23.68 seconds; current allocated memory: 520.465 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 31.34 sec.
Command     elaborate done; 210.72 sec.
Execute     ap_eval exec zip -j /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'StreamingDataflowPartition_1_MVAU_hls_0' ...
Execute       ap_set_top_model StreamingDataflowPartition_1_MVAU_hls_0 
Execute       get_model_list StreamingDataflowPartition_1_MVAU_hls_0 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model StreamingDataflowPartition_1_MVAU_hls_0 
Execute       preproc_iomode -model Matrix_Vector_Activate_Stream_Batch 
Execute       get_model_list StreamingDataflowPartition_1_MVAU_hls_0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: Matrix_Vector_Activate_Stream_Batch StreamingDataflowPartition_1_MVAU_hls_0
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Stream_Batch ...
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       apply_spec_resource_limit Matrix_Vector_Activate_Stream_Batch 
INFO-FLOW: Configuring Module : StreamingDataflowPartition_1_MVAU_hls_0 ...
Execute       set_default_model StreamingDataflowPartition_1_MVAU_hls_0 
Execute       apply_spec_resource_limit StreamingDataflowPartition_1_MVAU_hls_0 
INFO-FLOW: Model list for preprocess: Matrix_Vector_Activate_Stream_Batch StreamingDataflowPartition_1_MVAU_hls_0
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Stream_Batch ...
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       cdfg_preprocess -model Matrix_Vector_Activate_Stream_Batch 
Command       cdfg_preprocess done; 0.15 sec.
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Stream_Batch 
INFO-FLOW: Preprocessing Module: StreamingDataflowPartition_1_MVAU_hls_0 ...
Execute       set_default_model StreamingDataflowPartition_1_MVAU_hls_0 
Execute       cdfg_preprocess -model StreamingDataflowPartition_1_MVAU_hls_0 
Execute       rtl_gen_preprocess StreamingDataflowPartition_1_MVAU_hls_0 
INFO-FLOW: Model list for synthesis: Matrix_Vector_Activate_Stream_Batch StreamingDataflowPartition_1_MVAU_hls_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       schedule -model Matrix_Vector_Activate_Stream_Batch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=res_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_249_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 3 seconds; current allocated memory: 547.977 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.sched.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Stream_Batch.
Execute       set_default_model Matrix_Vector_Activate_Stream_Batch 
Execute       bind -model Matrix_Vector_Activate_Stream_Batch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 553.230 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.bind.adb -f 
Command       db_write done; 0.25 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activate_Stream_Batch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataflowPartition_1_MVAU_hls_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataflowPartition_1_MVAU_hls_0 
Execute       schedule -model StreamingDataflowPartition_1_MVAU_hls_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 553.230 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataflowPartition_1_MVAU_hls_0.
Execute       set_default_model StreamingDataflowPartition_1_MVAU_hls_0 
Execute       bind -model StreamingDataflowPartition_1_MVAU_hls_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 553.230 MB.
Execute       syn_report -verbosereport -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataflowPartition_1_MVAU_hls_0.
Execute       get_model_list StreamingDataflowPartition_1_MVAU_hls_0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Matrix_Vector_Activate_Stream_Batch 
Execute       rtl_gen_preprocess StreamingDataflowPartition_1_MVAU_hls_0 
INFO-FLOW: Model list for RTL generation: Matrix_Vector_Activate_Stream_Batch StreamingDataflowPartition_1_MVAU_hls_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Stream_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Matrix_Vector_Activate_Stream_Batch -top_prefix StreamingDataflowPartition_1_MVAU_hls_0_ -sub_prefix StreamingDataflowPartition_1_MVAU_hls_0_ -mg_file /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1569_10_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Stream_Batch'.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 585.098 MB.
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl Matrix_Vector_Activate_Stream_Batch -style xilinx -f -lang vhdl -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/vhdl/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch 
Execute       gen_rtl Matrix_Vector_Activate_Stream_Batch -style xilinx -f -lang vlog -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch 
Execute       syn_report -csynth -model Matrix_Vector_Activate_Stream_Batch -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/Matrix_Vector_Activate_Stream_Batch_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Matrix_Vector_Activate_Stream_Batch -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/Matrix_Vector_Activate_Stream_Batch_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Matrix_Vector_Activate_Stream_Batch -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model Matrix_Vector_Activate_Stream_Batch -f -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.adb 
Command       db_write done; 0.27 sec.
Execute       db_write -model Matrix_Vector_Activate_Stream_Batch -bindview -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Matrix_Vector_Activate_Stream_Batch -p /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataflowPartition_1_MVAU_hls_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model StreamingDataflowPartition_1_MVAU_hls_0 -top_prefix  -sub_prefix StreamingDataflowPartition_1_MVAU_hls_0_ -mg_file /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_1_MVAU_hls_0/in0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_1_MVAU_hls_0/weights_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingDataflowPartition_1_MVAU_hls_0/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'StreamingDataflowPartition_1_MVAU_hls_0' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataflowPartition_1_MVAU_hls_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.97 seconds; current allocated memory: 653.891 MB.
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataflowPartition_1_MVAU_hls_0 -istop -style xilinx -f -lang vhdl -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/vhdl/StreamingDataflowPartition_1_MVAU_hls_0 
Execute       gen_rtl StreamingDataflowPartition_1_MVAU_hls_0 -istop -style xilinx -f -lang vlog -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/verilog/StreamingDataflowPartition_1_MVAU_hls_0 
Execute       syn_report -csynth -model StreamingDataflowPartition_1_MVAU_hls_0 -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/StreamingDataflowPartition_1_MVAU_hls_0_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model StreamingDataflowPartition_1_MVAU_hls_0 -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/StreamingDataflowPartition_1_MVAU_hls_0_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model StreamingDataflowPartition_1_MVAU_hls_0 -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model StreamingDataflowPartition_1_MVAU_hls_0 -f -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.adb 
Execute       db_write -model StreamingDataflowPartition_1_MVAU_hls_0 -bindview -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info StreamingDataflowPartition_1_MVAU_hls_0 -p /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0 
Execute       export_constraint_db -f -tool general -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.constraint.tcl 
Execute       syn_report -designview -model StreamingDataflowPartition_1_MVAU_hls_0 -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.design.xml 
Execute       syn_report -csynthDesign -model StreamingDataflowPartition_1_MVAU_hls_0 -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth.rpt -MHOut /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model StreamingDataflowPartition_1_MVAU_hls_0 -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model StreamingDataflowPartition_1_MVAU_hls_0 -o /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.protoinst 
Execute       sc_get_clocks StreamingDataflowPartition_1_MVAU_hls_0 
Execute       sc_get_portdomain StreamingDataflowPartition_1_MVAU_hls_0 
INFO-FLOW: Model list for RTL component generation: Matrix_Vector_Activate_Stream_Batch StreamingDataflowPartition_1_MVAU_hls_0
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Stream_Batch] ... 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.compgen.tcl 
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [StreamingDataflowPartition_1_MVAU_hls_0] ... 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.compgen.tcl 
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_regslice_both.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_regslice_both.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
INFO-FLOW: Found component StreamingDataflowPartition_1_MVAU_hls_0_regslice_both.
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
INFO-FLOW: Append model Matrix_Vector_Activate_Stream_Batch
INFO-FLOW: Append model StreamingDataflowPartition_1_MVAU_hls_0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1 StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1 StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init StreamingDataflowPartition_1_MVAU_hls_0_regslice_both StreamingDataflowPartition_1_MVAU_hls_0_regslice_both StreamingDataflowPartition_1_MVAU_hls_0_regslice_both Matrix_Vector_Activate_Stream_Batch StreamingDataflowPartition_1_MVAU_hls_0
INFO-FLOW: Generating /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
INFO-FLOW: To file: write model Matrix_Vector_Activate_Stream_Batch
INFO-FLOW: To file: write model StreamingDataflowPartition_1_MVAU_hls_0
INFO-FLOW: Generating /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/vhdl' dstVlogDir='/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/vlog' tclDir='/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db' modelList='StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1
StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init
StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
Matrix_Vector_Activate_Stream_Batch
StreamingDataflowPartition_1_MVAU_hls_0
' expOnly='0'
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.compgen.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 653.891 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='StreamingDataflowPartition_1_MVAU_hls_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name StreamingDataflowPartition_1_MVAU_hls_0
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1
StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init
StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
Matrix_Vector_Activate_Stream_Batch
StreamingDataflowPartition_1_MVAU_hls_0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top-io-be.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.tbgen.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.compgen.dataonly.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.tbgen.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.tbgen.tcl 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.constraint.tcl 
Execute       sc_get_clocks StreamingDataflowPartition_1_MVAU_hls_0 
Execute       source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST StreamingDataflowPartition_1_MVAU_hls_0 MODULE2INSTS {StreamingDataflowPartition_1_MVAU_hls_0 StreamingDataflowPartition_1_MVAU_hls_0 Matrix_Vector_Activate_Stream_Batch grp_Matrix_Vector_Activate_Stream_Batch_fu_60} INST2MODULE {StreamingDataflowPartition_1_MVAU_hls_0 StreamingDataflowPartition_1_MVAU_hls_0 grp_Matrix_Vector_Activate_Stream_Batch_fu_60 Matrix_Vector_Activate_Stream_Batch} INSTDATA {StreamingDataflowPartition_1_MVAU_hls_0 {DEPTH 1 CHILDREN grp_Matrix_Vector_Activate_Stream_Batch_fu_60} grp_Matrix_Vector_Activate_Stream_Batch_fu_60 {DEPTH 2 CHILDREN {}}} MODULEDATA {Matrix_Vector_Activate_Stream_Batch {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln249_fu_5051_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249 VARIABLE icmp_ln249 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_5057_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:249 VARIABLE i_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln253_fu_5067_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:253 VARIABLE icmp_ln253 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_1569_10_8_1_1_U1 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:261 VARIABLE tmp LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln272_fu_14493_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:272 VARIABLE icmp_ln272 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_15001_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:272 VARIABLE res LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:90 VARIABLE r_1 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169 VARIABLE sext_ln169 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4s_32s_32_4_1_U2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169 VARIABLE res_1 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_2_fu_14499_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:290 VARIABLE sf_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln290_fu_14505_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:290 VARIABLE icmp_ln290 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_fu_14590_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_fu_14595_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE result LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_1_fu_14609_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_1 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_fu_14614_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_2_fu_14628_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_1_fu_14633_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_1 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_3_fu_14647_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_3 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_2_fu_14652_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_4_fu_14666_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_4 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_3_fu_14671_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_3 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_5_fu_14685_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_5 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_4_fu_14690_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_4 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_6_fu_14704_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_6 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_5_fu_14709_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_5 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_7_fu_14723_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_7 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_6_fu_14728_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_6 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_8_fu_14742_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_8 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_7_fu_14747_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_7 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_9_fu_14761_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_9 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_8_fu_14766_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_8 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_10_fu_14780_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_10 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_9_fu_14785_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_9 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_11_fu_14799_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_11 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_10_fu_14804_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_10 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_12_fu_14818_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_12 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_11_fu_14823_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_11 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_13_fu_14837_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_13 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_12_fu_14842_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_12 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln108_14_fu_14856_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE icmp_ln108_14 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln108_13_fu_14861_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:108 VARIABLE xor_ln108_13 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_2_fu_14887_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218 VARIABLE add_ln218_2 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_3_fu_14897_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218 VARIABLE add_ln218_3 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_6_fu_14919_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218 VARIABLE add_ln218_6 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_7_fu_14929_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218 VARIABLE add_ln218_7 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_8_fu_14939_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218 VARIABLE add_ln218_8 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_9_fu_14945_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218 VARIABLE add_ln218_9 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_10_fu_14955_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218 VARIABLE add_ln218_10 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_11_fu_14965_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:218 VARIABLE add_ln218_11 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nf_fu_14516_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302 VARIABLE nf LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln302_fu_14522_p2 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302 VARIABLE icmp_ln302 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME nf_3_fu_14528_p3 SOURCE /home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:302 VARIABLE nf_3 LOOP VITIS_LOOP_249_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_0_U SOURCE {} VARIABLE p_ZL7threshs_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_1_U SOURCE {} VARIABLE p_ZL7threshs_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_2_U SOURCE {} VARIABLE p_ZL7threshs_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_3_U SOURCE {} VARIABLE p_ZL7threshs_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_4_U SOURCE {} VARIABLE p_ZL7threshs_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_5_U SOURCE {} VARIABLE p_ZL7threshs_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_6_U SOURCE {} VARIABLE p_ZL7threshs_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_7_U SOURCE {} VARIABLE p_ZL7threshs_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_8_U SOURCE {} VARIABLE p_ZL7threshs_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_9_U SOURCE {} VARIABLE p_ZL7threshs_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {17 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_10_U SOURCE {} VARIABLE p_ZL7threshs_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {17 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_11_U SOURCE {} VARIABLE p_ZL7threshs_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {17 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_12_U SOURCE {} VARIABLE p_ZL7threshs_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {17 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_13_U SOURCE {} VARIABLE p_ZL7threshs_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {17 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7threshs_14_U SOURCE {} VARIABLE p_ZL7threshs_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {17 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 1 BRAM 11 URAM 0}} StreamingDataflowPartition_1_MVAU_hls_0 {AREA {DSP 1 BRAM 11 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 653.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for StreamingDataflowPartition_1_MVAU_hls_0.
INFO: [VLOG 209-307] Generating Verilog RTL for StreamingDataflowPartition_1_MVAU_hls_0.
Execute       syn_report -model StreamingDataflowPartition_1_MVAU_hls_0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 86.60 MHz
Command     autosyn done; 6.04 sec.
Command   csynth_design done; 216.85 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:03:36; Allocated memory: 346.027 MB.
Execute   export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute     config_export -format=ip_catalog 
Execute     ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=StreamingDataflowPartition_1_MVAU_hls_0 xml_exists=0
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to StreamingDataflowPartition_1_MVAU_hls_0
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=23 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1
StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init
StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
StreamingDataflowPartition_1_MVAU_hls_0_regslice_both
Matrix_Vector_Activate_Stream_Batch
StreamingDataflowPartition_1_MVAU_hls_0
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/top-io-be.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.rtl_wrap.cfg.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.compgen.dataonly.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/Matrix_Vector_Activate_Stream_Batch.tbgen.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.tbgen.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.constraint.tcl 
Execute     sc_get_clocks StreamingDataflowPartition_1_MVAU_hls_0 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.constraint.tcl 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/StreamingDataflowPartition_1_MVAU_hls_0.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/export.zip
Command   export_design done; 14.49 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:14; Allocated memory: 0.000 MB.
Execute   cleanup_all 
