OpenROAD b7631451350809842e4fb0c635c3f3ed7f6b270f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 36 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_decoder
Die area:                 ( 0 0 ) ( 107579 107579 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     442143
Number of terminals:      71
Number of snets:          2
Number of nets:           32211

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
[INFO DRT-0164] Number of unique instances = 256.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1441264.
[INFO DRT-0033] V1 shape region query size = 1176461.
[INFO DRT-0033] M2 shape region query size = 38390.
[INFO DRT-0033] V2 shape region query size = 10368.
[INFO DRT-0033] M3 shape region query size = 20736.
[INFO DRT-0033] V3 shape region query size = 6912.
[INFO DRT-0033] M4 shape region query size = 17336.
[INFO DRT-0033] V4 shape region query size = 6912.
[INFO DRT-0033] M5 shape region query size = 7107.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0078]   Complete 825 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 246 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 32173 groups.
#scanned instances     = 442143
#unique  instances     = 252
#stdCellGenAp          = 8581
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 6932
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 100769
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:06:03, elapsed time = 00:00:23, memory = 982.48 (MB), peak = 982.48 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     285783

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 199 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 199 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 90130.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 76335.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 58345.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 24477.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 2248.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 229.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 150723 vertical wires in 4 frboxes and 101041 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 14469 vertical wires in 4 frboxes and 11156 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:07, memory = 1925.98 (MB), peak = 1925.98 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1925.98 (MB), peak = 1925.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 4895.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:09, memory = 6849.27 (MB).
    Completing 30% with 940 violations.
    elapsed time = 00:00:16, memory = 7731.98 (MB).
    Completing 40% with 940 violations.
    elapsed time = 00:00:21, memory = 7737.36 (MB).
    Completing 50% with 940 violations.
    elapsed time = 00:00:26, memory = 7458.84 (MB).
    Completing 60% with 1882 violations.
    elapsed time = 00:00:35, memory = 8433.30 (MB).
    Completing 70% with 1882 violations.
    elapsed time = 00:00:42, memory = 8548.88 (MB).
    Completing 80% with 2667 violations.
    elapsed time = 00:00:51, memory = 8877.01 (MB).
    Completing 90% with 2667 violations.
    elapsed time = 00:00:59, memory = 8891.77 (MB).
    Completing 100% with 3319 violations.
    elapsed time = 00:01:10, memory = 7755.38 (MB).
[INFO DRT-0199]   Number of violations = 16161.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7
Cut Spacing          0      0      2      0      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0      0    169      0     38      0      5      0      2      0
EOL                  0    406      0      5      0      4      0      4      0      1      0      0
Metal Spacing      116    357      0     96      0     24      0     12      0      1      0      1
NS Metal            26      0      0      0      0      0      0      0      0      0      0      0
Recheck              1   4695      0   5916      0   1975      0    234      0     21      0      0
Rect Only            0      0      0      4      0      6      0      0      0      0      0      0
Short                0    232      1    125      0     58      8      9      0      5      0      0
eolKeepOut           0   1371      0     23      0    182      0     23      0      3      0      0
[INFO DRT-0267] cpu time = 00:31:28, elapsed time = 00:01:12, memory = 8084.60 (MB), peak = 9103.60 (MB)
Total wire length = 134138 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16047 um.
Total wire length on LAYER M3 = 62687 um.
Total wire length on LAYER M4 = 48192 um.
Total wire length on LAYER M5 = 4970 um.
Total wire length on LAYER M6 = 2240 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 266872.
Up-via summary (total 266872):.

-----------------
 Active         0
     M1    100535
     M2    116818
     M3     43941
     M4      5119
     M5       447
     M6        12
     M7         0
     M8         0
     M9         0
-----------------
           266872


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 16161 violations.
    elapsed time = 00:00:07, memory = 9825.37 (MB).
    Completing 20% with 16161 violations.
    elapsed time = 00:00:14, memory = 9840.61 (MB).
    Completing 30% with 10777 violations.
    elapsed time = 00:00:25, memory = 10212.57 (MB).
    Completing 40% with 10777 violations.
    elapsed time = 00:00:32, memory = 10252.24 (MB).
    Completing 50% with 10777 violations.
    elapsed time = 00:00:39, memory = 9518.65 (MB).
    Completing 60% with 6836 violations.
    elapsed time = 00:00:51, memory = 10500.03 (MB).
    Completing 70% with 6836 violations.
    elapsed time = 00:00:58, memory = 10640.70 (MB).
    Completing 80% with 2984 violations.
    elapsed time = 00:01:09, memory = 10786.62 (MB).
    Completing 90% with 2984 violations.
    elapsed time = 00:01:17, memory = 10791.41 (MB).
    Completing 100% with 300 violations.
    elapsed time = 00:01:28, memory = 9388.50 (MB).
[INFO DRT-0199]   Number of violations = 8856.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     M6
Corner Spacing       0      9      3      0      1      0      0      0
CutSpcTbl            0      0      0     35      0      1      0      0
EOL                  0     40      2      0      4      0      0      0
Metal Spacing        3     11     23      0      4      0      0      0
Min Width            0      0      2      0      0      0      0      0
Recheck              0   1873   4087      0   2319      0    260     17
Short                0     26      6      0      9      0      0      0
eolKeepOut           0     81      6      0     34      0      0      0
[INFO DRT-0267] cpu time = 00:39:24, elapsed time = 00:01:30, memory = 9435.43 (MB), peak = 10840.90 (MB)
Total wire length = 133434 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16084 um.
Total wire length on LAYER M3 = 62372 um.
Total wire length on LAYER M4 = 47829 um.
Total wire length on LAYER M5 = 4910 um.
Total wire length on LAYER M6 = 2237 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 263956.
Up-via summary (total 263956):.

-----------------
 Active         0
     M1    100531
     M2    115338
     M3     42590
     M4      5067
     M5       430
     M6         0
     M7         0
     M8         0
     M9         0
-----------------
           263956


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8856 violations.
    elapsed time = 00:00:07, memory = 10975.61 (MB).
    Completing 20% with 8856 violations.
    elapsed time = 00:00:14, memory = 10935.73 (MB).
    Completing 30% with 6288 violations.
    elapsed time = 00:00:25, memory = 11107.52 (MB).
    Completing 40% with 6288 violations.
    elapsed time = 00:00:33, memory = 11103.70 (MB).
    Completing 50% with 6288 violations.
    elapsed time = 00:00:39, memory = 9782.78 (MB).
    Completing 60% with 3667 violations.
    elapsed time = 00:00:51, memory = 11298.71 (MB).
    Completing 70% with 3667 violations.
    elapsed time = 00:00:59, memory = 11331.36 (MB).
    Completing 80% with 2523 violations.
    elapsed time = 00:01:10, memory = 11533.01 (MB).
    Completing 90% with 2523 violations.
    elapsed time = 00:01:18, memory = 11496.77 (MB).
    Completing 100% with 1139 violations.
    elapsed time = 00:01:29, memory = 10219.74 (MB).
[INFO DRT-0199]   Number of violations = 8799.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     M6
Corner Spacing       0      1      1      0      0      0      0      0
CutSpcTbl            0      0      0     10      0      2      0      0
EOL                  0     13      2      0      0      0      0      0
Metal Spacing        1      6      7      0      2      0      0      0
Min Width            0      1      0      0      0      0      0      0
Recheck              0   1792   4128      0   2482      0    265     19
Short                0      6      3      0      2      0      0      0
eolKeepOut           0     49      6      0      1      0      0      0
[INFO DRT-0267] cpu time = 00:38:39, elapsed time = 00:01:31, memory = 10235.73 (MB), peak = 11609.10 (MB)
Total wire length = 133127 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16078 um.
Total wire length on LAYER M3 = 62165 um.
Total wire length on LAYER M4 = 47745 um.
Total wire length on LAYER M5 = 4895 um.
Total wire length on LAYER M6 = 2242 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 262922.
Up-via summary (total 262922):.

-----------------
 Active         0
     M1    100532
     M2    114667
     M3     42262
     M4      5026
     M5       435
     M6         0
     M7         0
     M8         0
     M9         0
-----------------
           262922


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8799 violations.
    elapsed time = 00:00:05, memory = 11793.11 (MB).
    Completing 20% with 8799 violations.
    elapsed time = 00:00:09, memory = 11745.14 (MB).
    Completing 30% with 5937 violations.
    elapsed time = 00:00:17, memory = 11889.16 (MB).
    Completing 40% with 5937 violations.
    elapsed time = 00:00:22, memory = 11921.55 (MB).
    Completing 50% with 5937 violations.
    elapsed time = 00:00:26, memory = 11111.87 (MB).
    Completing 60% with 4366 violations.
    elapsed time = 00:00:42, memory = 12045.79 (MB).
    Completing 70% with 4366 violations.
    elapsed time = 00:00:46, memory = 12088.93 (MB).
    Completing 80% with 1605 violations.
    elapsed time = 00:01:05, memory = 12112.61 (MB).
    Completing 90% with 1605 violations.
    elapsed time = 00:01:10, memory = 12157.69 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:01:22, memory = 10941.59 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer          M2     M3     V3     M4     M5
CutSpcTbl            0      0      1      0      0
EOL                  2      0      0      0      0
Metal Spacing        1      0      0      0      0
Recheck              2     10      0      2      2
Short                2      0      0      0      0
eolKeepOut           6      0      0      0      0
[INFO DRT-0267] cpu time = 00:25:26, elapsed time = 00:01:22, memory = 10965.57 (MB), peak = 12322.42 (MB)
Total wire length = 133127 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16092 um.
Total wire length on LAYER M3 = 62153 um.
Total wire length on LAYER M4 = 47738 um.
Total wire length on LAYER M5 = 4901 um.
Total wire length on LAYER M6 = 2241 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 262894.
Up-via summary (total 262894):.

-----------------
 Active         0
     M1    100533
     M2    114638
     M3     42243
     M4      5046
     M5       434
     M6         0
     M7         0
     M8         0
     M9         0
-----------------
           262894


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 10965.57 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 10965.57 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 10987.04 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 10987.04 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:01, memory = 10987.04 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:03, memory = 10987.04 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:03, memory = 10987.04 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:12, memory = 10990.48 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:12, memory = 10990.48 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:17, memory = 10990.78 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M2     M3     V3
CutSpcTbl            0      0      1
Recheck              2      3      0
Short                3      0      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:17, memory = 10990.78 (MB), peak = 12322.42 (MB)
Total wire length = 133125 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16093 um.
Total wire length on LAYER M3 = 62151 um.
Total wire length on LAYER M4 = 47736 um.
Total wire length on LAYER M5 = 4903 um.
Total wire length on LAYER M6 = 2241 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 262888.
Up-via summary (total 262888):.

-----------------
 Active         0
     M1    100533
     M2    114631
     M3     42236
     M4      5054
     M5       434
     M6         0
     M7         0
     M8         0
     M9         0
-----------------
           262888


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 10990.78 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 10990.78 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:01, memory = 10990.78 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:01, memory = 10990.78 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 10990.78 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:28, memory = 10994.48 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:28, memory = 10994.48 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:33, memory = 10994.48 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:33, memory = 10994.48 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:34, memory = 10994.48 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer          M2
Short                2
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:35, memory = 10994.48 (MB), peak = 12322.42 (MB)
Total wire length = 133127 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16097 um.
Total wire length on LAYER M3 = 62147 um.
Total wire length on LAYER M4 = 47734 um.
Total wire length on LAYER M5 = 4906 um.
Total wire length on LAYER M6 = 2241 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 262898.
Up-via summary (total 262898):.

-----------------
 Active         0
     M1    100533
     M2    114639
     M3     42234
     M4      5058
     M5       434
     M6         0
     M7         0
     M8         0
     M9         0
-----------------
           262898


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 10994.48 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 10994.48 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:03, memory = 10994.48 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:03, memory = 10994.48 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:03, memory = 10994.48 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:03, memory = 10994.48 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:03, memory = 10994.48 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:03, memory = 10994.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:03, memory = 10994.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 10994.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 10994.48 (MB), peak = 12322.42 (MB)
Total wire length = 133127 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16095 um.
Total wire length on LAYER M3 = 62147 um.
Total wire length on LAYER M4 = 47740 um.
Total wire length on LAYER M5 = 4905 um.
Total wire length on LAYER M6 = 2238 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 262900.
Up-via summary (total 262900):.

-----------------
 Active         0
     M1    100533
     M2    114636
     M3     42244
     M4      5055
     M5       432
     M6         0
     M7         0
     M8         0
     M9         0
-----------------
           262900


[INFO DRT-0198] Complete detail routing.
Total wire length = 133127 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16095 um.
Total wire length on LAYER M3 = 62147 um.
Total wire length on LAYER M4 = 47740 um.
Total wire length on LAYER M5 = 4905 um.
Total wire length on LAYER M6 = 2238 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 262900.
Up-via summary (total 262900):.

-----------------
 Active         0
     M1    100533
     M2    114636
     M3     42244
     M4      5055
     M5       432
     M6         0
     M7         0
     M8         0
     M9         0
-----------------
           262900


[INFO DRT-0267] cpu time = 02:16:07, elapsed time = 00:06:34, memory = 10994.48 (MB), peak = 12322.42 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 7:14.87[h:]min:sec. CPU time: user 8476.36 sys 88.32 (1969%). Peak memory: 12618156KB.
