read_verilog firmware/fpga/rtl/*.v
hierarchy -top top
proc; opt; fsm; opt
techmap; opt
dfflibmap -liberty pdk.lib
abc -liberty pdk.lib
clean
write_verilog synth_netlist.v
stat
