INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/9636D17436D15639/Tutorial/FPGA/VHDL/ece420/Codes/Adders/Unsigned_Adder/Unsigned_Adder.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/9636D17436D15639/Tutorial/FPGA/VHDL/ece420/Codes/Adders/Unsigned_Adder/Unsigned_Adder.srcs/sim_1/new/tb_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_adder'
