//! Immutable machine context captured with an SSA artifact.
//!
//! Legacy `SSAOp` memory-space strings are presentation data and cannot serve
//! as proof. This snapshot retains the typed r2il address space at each source
//! operation site together with the architecture memory model used to lift it.

use std::collections::{BTreeMap, BTreeSet};

use r2il::{
    ArchSpec, Endianness, R2ILBlock, R2ILOp, RegisterProjection, RegisterProjectionDisposition,
    RegisterProjectionQuery, RegisterProjectionRefusal, RegisterStorage, SpaceId,
    effective_arch_address_size,
};
use serde::Serialize;

use crate::function::SSAFunction;
use crate::op::SSAOp;
pub use r2source::{
    CanonicalStorageId, CanonicalStorageSpace, SOURCE_CALL_SITE_INTERFACE_SCHEMA_VERSION,
    SOURCE_FUNCTION_INTERFACE_SCHEMA_VERSION, SOURCE_TYPE_GRAPH_SCHEMA_VERSION, SourceAbiClass,
    SourceAbiParameterSpec, SourceAggregateLayout, SourceAggregateMember, SourceCallArgumentSpec,
    SourceCallResult, SourceCallSiteIdentity, SourceCallSiteInterface,
    SourceCallSiteInterfaceError, SourceCarrierKind, SourceCarrierProjection,
    SourceConventionSlots, SourceFunctionInterface, SourceFunctionInterfaceError,
    SourceFunctionReturn, SourceLogicalValue, SourceMachineRoles, SourceMachineRolesError,
    SourceParameterLocation, SourceStackAllocationContract, SourceStackGrowth, SourceStackSlotRole,
    SourceStackSlotSpec, SourceType, SourceTypeGraph, SourceTypeGraphError, SourceTypeKind,
    SourceVariadicArgumentCountRule, StackAddressBase,
};

pub const MACHINE_CONTEXT_SCHEMA_VERSION: u32 = 23;

/// Canonical architecture family captured from the exact lifting profile.
///
/// This is semantic source identity, unlike calling-convention or register
/// presentation strings. Unknown families remain explicit so architecture-
/// specific consumers can fail closed.
#[derive(Debug, Clone, Copy, Default, PartialEq, Eq, Serialize)]
pub enum MachineArchitectureFamily {
    #[default]
    Unknown,
    X86,
    X86_64,
    Arm,
    AArch64,
    RiscV32,
    RiscV64,
    Mips32,
    Mips64,
    PowerPc32,
    PowerPc64,
}

impl MachineArchitectureFamily {
    /// Project an architecture description into the same typed family used by
    /// immutable machine-context authority.
    pub fn from_arch_spec(arch: Option<&ArchSpec>) -> Self {
        let Some(arch) = arch else {
            return Self::Unknown;
        };
        let name = arch.name.trim().to_ascii_lowercase();
        let address_size = effective_arch_address_size(arch);
        if matches!(name.as_str(), "x86-64" | "x86_64" | "x64" | "amd64")
            || ((name == "x86" || name.starts_with("x86:")) && address_size == 8)
        {
            Self::X86_64
        } else if matches!(name.as_str(), "x86-32" | "i386" | "i686")
            || ((name == "x86" || name.starts_with("x86:")) && address_size == 4)
        {
            Self::X86
        } else if name == "aarch64"
            || name == "arm64"
            || name.starts_with("aarch64:")
            || name.starts_with("arm64:")
        {
            Self::AArch64
        } else if (name == "arm" || name.starts_with("arm:")) && address_size == 4
            || name.starts_with("armv")
        {
            Self::Arm
        } else if name == "riscv32"
            || name == "rv32"
            || name.starts_with("rv32")
            || ((name == "riscv" || name.starts_with("riscv:")) && address_size == 4)
        {
            Self::RiscV32
        } else if name == "riscv64"
            || name == "rv64"
            || name.starts_with("rv64")
            || ((name == "riscv" || name.starts_with("riscv:")) && address_size == 8)
        {
            Self::RiscV64
        } else if (name == "mips" || name.starts_with("mips:") || name.starts_with("mips32"))
            && address_size == 4
        {
            Self::Mips32
        } else if name.starts_with("mips64")
            || ((name == "mips" || name.starts_with("mips:")) && address_size == 8)
        {
            Self::Mips64
        } else if (name == "ppc" || name.starts_with("ppc:") || name.starts_with("powerpc"))
            && address_size == 4
        {
            Self::PowerPc32
        } else if name.starts_with("ppc64")
            || ((name == "ppc" || name.starts_with("ppc:") || name.starts_with("powerpc"))
                && address_size == 8)
        {
            Self::PowerPc64
        } else {
            Self::Unknown
        }
    }

    /// Resolve a generic source convention only when this exact machine family
    /// supplies the missing architectural qualifier.
    pub const fn refine_abi_class(self, abi_class: SourceAbiClass) -> SourceAbiClass {
        match (self, abi_class) {
            (Self::X86_64, SourceAbiClass::Microsoft) => SourceAbiClass::MicrosoftX64,
            (Self::X86_64, SourceAbiClass::SystemV) => SourceAbiClass::SystemVAMD64,
            (Self::AArch64, SourceAbiClass::Aapcs) => SourceAbiClass::Aapcs64,
            (_, abi_class) => abi_class,
        }
    }
}
/// One canonical register carrier in the immutable ABI snapshot.
#[derive(Debug, Clone, Copy, PartialEq, Eq, Serialize)]
pub struct MachineAbiRegisterSlot {
    index: u32,
    storage: CanonicalStorageId,
}

impl MachineAbiRegisterSlot {
    pub const fn index(&self) -> u32 {
        self.index
    }

    pub const fn storage(&self) -> CanonicalStorageId {
        self.storage
    }
}

/// Typed calling-convention carrier snapshot injected with the function.
#[derive(Debug, Clone, PartialEq, Eq, Serialize)]
pub struct MachineAbiModel {
    schema_version: u32,
    available: bool,
    coherent: bool,
    argument_registers: Box<[MachineAbiRegisterSlot]>,
    return_registers: Box<[MachineAbiRegisterSlot]>,
    frame_pointer_storage: Option<CanonicalStorageId>,
}

impl MachineAbiModel {
    fn unavailable() -> Self {
        Self {
            schema_version: MACHINE_CONTEXT_SCHEMA_VERSION,
            available: false,
            coherent: false,
            argument_registers: Box::new([]),
            return_registers: Box::new([]),
            frame_pointer_storage: None,
        }
    }

    fn from_interface(
        interface: Option<&SourceFunctionInterface>,
        frame_pointer_storage: Option<CanonicalStorageId>,
    ) -> Self {
        let Some(interface) = interface else {
            return Self::unavailable();
        };
        // The register slots only: a parameter the convention passes on the
        // stack is a frame object, and the object model answers for it.
        let argument_registers = interface
            .parameters()
            .iter()
            .filter_map(|parameter| {
                parameter
                    .register_storage()
                    .map(|storage| MachineAbiRegisterSlot {
                        index: parameter.index(),
                        storage,
                    })
            })
            .collect::<Vec<_>>();
        let return_registers = match interface.return_kind() {
            SourceFunctionReturn::Void => Vec::new(),
            SourceFunctionReturn::Register { storage } => {
                vec![MachineAbiRegisterSlot { index: 0, storage }]
            }
        };
        Self {
            schema_version: MACHINE_CONTEXT_SCHEMA_VERSION,
            available: true,
            coherent: true,
            argument_registers: argument_registers.into_boxed_slice(),
            return_registers: return_registers.into_boxed_slice(),
            frame_pointer_storage,
        }
    }

    pub const fn schema_version(&self) -> u32 {
        self.schema_version
    }

    pub const fn is_available(&self) -> bool {
        self.available
    }

    pub const fn is_coherent(&self) -> bool {
        self.coherent
    }

    pub const fn argument_registers(&self) -> &[MachineAbiRegisterSlot] {
        &self.argument_registers
    }

    pub const fn return_registers(&self) -> &[MachineAbiRegisterSlot] {
        &self.return_registers
    }

    pub const fn frame_pointer_storage(&self) -> Option<CanonicalStorageId> {
        self.frame_pointer_storage
    }
}

#[derive(Debug, Clone, Copy, PartialEq, Eq, Serialize)]
pub enum MachineMemoryEndianness {
    Little,
    Big,
    Mixed,
    Custom,
    Unknown,
}

impl From<Endianness> for MachineMemoryEndianness {
    fn from(endianness: Endianness) -> Self {
        match endianness {
            Endianness::Little => Self::Little,
            Endianness::Big => Self::Big,
            Endianness::Mixed => Self::Mixed,
            Endianness::Custom => Self::Custom,
        }
    }
}

#[derive(Debug, Clone, PartialEq, Eq, Serialize)]
pub struct MachineMemorySpace {
    space: SpaceId,
    address_bits: u32,
    word_size_bytes: u32,
    endianness: MachineMemoryEndianness,
}

impl MachineMemorySpace {
    pub const fn space(&self) -> SpaceId {
        self.space
    }

    pub const fn address_bits(&self) -> u32 {
        self.address_bits
    }

    pub const fn word_size_bytes(&self) -> u32 {
        self.word_size_bytes
    }

    pub const fn endianness(&self) -> MachineMemoryEndianness {
        self.endianness
    }
}

#[derive(Debug, Clone, PartialEq, Eq, Serialize)]
pub struct MachineMemoryModel {
    schema_version: u32,
    available: bool,
    coherent: bool,
    default_address_bits: u32,
    alignment_bytes: u32,
    default_endianness: MachineMemoryEndianness,
    spaces: Box<[MachineMemorySpace]>,
}

impl MachineMemoryModel {
    fn unavailable() -> Self {
        Self {
            schema_version: MACHINE_CONTEXT_SCHEMA_VERSION,
            available: false,
            coherent: false,
            default_address_bits: 0,
            alignment_bytes: 0,
            default_endianness: MachineMemoryEndianness::Unknown,
            spaces: Box::new([]),
        }
    }

    fn from_arch(arch: Option<&ArchSpec>) -> Self {
        let Some(arch) = arch else {
            return Self::unavailable();
        };
        let effective_address_size = effective_arch_address_size(arch);
        let default_address_bits = effective_address_size.checked_mul(8).unwrap_or(0);
        let mut coherent = default_address_bits > 0 && arch.alignment > 0;
        let default_endianness = MachineMemoryEndianness::from(arch.memory_endianness);
        let mut spaces = Vec::with_capacity(arch.spaces.len() + 1);

        for source in &arch.spaces {
            if spaces
                .iter()
                .any(|space: &MachineMemorySpace| space.space == source.id)
            {
                coherent = false;
                continue;
            }
            let address_size = if source.addr_size > 1 {
                source.addr_size
            } else {
                effective_address_size
            };
            let address_bits = address_size.checked_mul(8).unwrap_or(0);
            if address_bits == 0 || source.word_size == 0 {
                coherent = false;
            }
            spaces.push(MachineMemorySpace {
                space: source.id,
                address_bits,
                word_size_bytes: source.word_size,
                endianness: source
                    .endianness
                    .map(MachineMemoryEndianness::from)
                    .unwrap_or(default_endianness),
            });
        }
        if !spaces.iter().any(|space| space.space == SpaceId::Ram) {
            spaces.push(MachineMemorySpace {
                space: SpaceId::Ram,
                address_bits: default_address_bits,
                word_size_bytes: 1,
                endianness: default_endianness,
            });
        }
        spaces.sort_by_key(|space| space_sort_key(space.space));

        Self {
            schema_version: MACHINE_CONTEXT_SCHEMA_VERSION,
            available: true,
            coherent,
            default_address_bits,
            alignment_bytes: arch.alignment,
            default_endianness,
            spaces: spaces.into_boxed_slice(),
        }
    }

    pub const fn schema_version(&self) -> u32 {
        self.schema_version
    }

    pub const fn is_available(&self) -> bool {
        self.available
    }

    pub const fn is_coherent(&self) -> bool {
        self.coherent
    }

    pub const fn default_address_bits(&self) -> u32 {
        self.default_address_bits
    }

    pub const fn alignment_bytes(&self) -> u32 {
        self.alignment_bytes
    }

    pub const fn default_endianness(&self) -> MachineMemoryEndianness {
        self.default_endianness
    }

    pub const fn spaces(&self) -> &[MachineMemorySpace] {
        &self.spaces
    }

    pub fn space(&self, space: SpaceId) -> Option<&MachineMemorySpace> {
        self.spaces
            .iter()
            .find(|candidate| candidate.space == space)
    }
}

fn is_exact_top_level_address_register(
    arch: &ArchSpec,
    storage: CanonicalStorageId,
    address_size: u32,
) -> bool {
    storage.space == CanonicalStorageSpace::Register
        && storage.size == address_size
        && arch.registers.iter().any(|register| {
            register.parent.is_none()
                && register.offset == storage.offset
                && register.size == storage.size
        })
        && !arch.registers.iter().any(|register| {
            register.size > storage.size
                && register.offset <= storage.offset
                && register
                    .offset
                    .checked_add(u64::from(register.size))
                    .zip(storage.offset.checked_add(u64::from(storage.size)))
                    .is_some_and(|(register_end, storage_end)| register_end >= storage_end)
        })
}

fn register_storages_are_disjoint(first: CanonicalStorageId, second: CanonicalStorageId) -> bool {
    if first.space != second.space {
        return true;
    }
    first
        .offset
        .checked_add(u64::from(first.size))
        .zip(second.offset.checked_add(u64::from(second.size)))
        .is_some_and(|(first_end, second_end)| {
            first_end <= second.offset || second_end <= first.offset
        })
}

fn frame_pointer_storage_matches_machine(
    interface: &SourceFunctionInterface,
    frame_pointer_storage: Option<CanonicalStorageId>,
    arch: Option<&ArchSpec>,
) -> bool {
    let Some(frame_pointer) = frame_pointer_storage else {
        return true;
    };
    let Some(arch) = arch else {
        return false;
    };
    let Some(return_address) = interface.return_address_storage() else {
        return false;
    };
    let Some(stack_pointer) = interface.stack_pointer_storage() else {
        return false;
    };
    let address_size = effective_arch_address_size(arch);
    interface.frame_pointer_storage_is_valid(frame_pointer)
        && interface.return_address_storage_is_valid(return_address)
        && interface.stack_pointer_storage_is_valid(stack_pointer)
        && is_exact_top_level_address_register(arch, frame_pointer, address_size)
        && is_exact_top_level_address_register(arch, return_address, address_size)
        && is_exact_top_level_address_register(arch, stack_pointer, address_size)
        && register_storages_are_disjoint(frame_pointer, return_address)
        && register_storages_are_disjoint(frame_pointer, stack_pointer)
        && register_storages_are_disjoint(return_address, stack_pointer)
}

fn return_mechanism_matches_machine(
    interface: &SourceFunctionInterface,
    arch: Option<&ArchSpec>,
    memory_model: &MachineMemoryModel,
) -> bool {
    let Some(mechanism) = interface.return_mechanism() else {
        return true;
    };
    let Some(arch) = arch else {
        return false;
    };
    let address_size = mechanism.address_size_bytes();
    let Some(address_bits) = address_size.checked_mul(8) else {
        return false;
    };
    if address_size <= 1
        || arch.addr_size != address_size
        || mechanism.stack_offset() != 0
        || mechanism.slot_size_bytes() != address_size
        || mechanism.stack_pointer_delta_bytes() != address_size
        || memory_model.default_address_bits() != address_bits
    {
        return false;
    }
    let Some(ram) = memory_model.space(SpaceId::Ram) else {
        return false;
    };
    if ram.word_size_bytes() != 1 || ram.address_bits() != address_bits {
        return false;
    }
    let mut explicit_ram_spaces = arch.spaces.iter().filter(|space| space.id == SpaceId::Ram);
    let Some(explicit_ram) = explicit_ram_spaces.next() else {
        return false;
    };
    if explicit_ram_spaces.next().is_some()
        || explicit_ram.word_size != 1
        || explicit_ram.addr_size != address_size
    {
        return false;
    }
    let Some(return_address) = interface.return_address_storage() else {
        return false;
    };
    let Some(stack_pointer) = interface.stack_pointer_storage() else {
        return false;
    };
    is_exact_top_level_address_register(arch, return_address, address_size)
        && is_exact_top_level_address_register(arch, stack_pointer, address_size)
}

/// Ingress disposition of the source-owned register geometry contract.
#[derive(Debug, Clone, Copy, PartialEq, Eq, Serialize)]
pub enum MachineRegisterGeometryState {
    Unavailable,
    Available,
    Malformed,
}

#[derive(Debug, Clone, PartialEq, Eq, Serialize)]
pub struct SourceMachineContext {
    schema_version: u32,
    architecture_family: MachineArchitectureFamily,
    memory_model: MachineMemoryModel,
    function_interface: Option<SourceFunctionInterface>,
    machine_roles: SourceMachineRoles,
    /// Where this convention would leave arguments and a result. The result
    /// slot is what makes "is this the return register" answerable without a
    /// list of register spellings.
    convention_slots: Option<SourceConventionSlots>,
    /// Where this architecture returns a value, when it says.
    architecture_result_slot: Option<CanonicalStorageId>,
    abi_model: MachineAbiModel,
    register_storages_by_name: BTreeMap<String, CanonicalStorageId>,
    /// The registers a call may leave changed under this architecture, as
    /// storages. The same list construction defines after every call, so a
    /// body that proves one of these untouched at every return is stating a
    /// fact its callers can consume without translation.
    call_clobbered_carriers: Box<[CanonicalStorageId]>,
    /// Exact source-owned register geometry; no write policy is stored here.
    register_geometry_state: MachineRegisterGeometryState,
    register_projections: Box<[RegisterProjection]>,
    /// Every call site the raw lifted input has, by the instruction it was
    /// lifted from.
    raw_call_sites: BTreeMap<u64, SourceCallSiteIdentity>,
    tail_call_sites: BTreeSet<SourceCallSiteIdentity>,
    call_site_interfaces: BTreeMap<SourceCallSiteIdentity, SourceCallSiteInterface>,
    /// Literal bytes captured by the same immutable source transaction as the
    /// callsite interfaces. Unlike display strings, these participate in
    /// semantic identity because a variadic format literal is count evidence.
    source_string_literals: BTreeMap<u64, String>,
    memory_spaces_by_op: BTreeMap<(u64, usize), SpaceId>,
}

struct MachineContextIdentityWriter(Vec<u8>);

impl MachineContextIdentityWriter {
    fn new() -> Self {
        Self(Vec::new())
    }

    fn u8(&mut self, value: u8) {
        self.0.push(value);
    }

    fn bool(&mut self, value: bool) {
        self.u8(u8::from(value));
    }

    fn u32(&mut self, value: u32) {
        self.0.extend_from_slice(&value.to_le_bytes());
    }

    fn u64(&mut self, value: u64) {
        self.0.extend_from_slice(&value.to_le_bytes());
    }

    fn i64(&mut self, value: i64) {
        self.0.extend_from_slice(&value.to_le_bytes());
    }

    fn usize(&mut self, value: usize) {
        self.u64(value as u64);
    }

    fn bytes(&mut self, value: &[u8]) {
        self.usize(value.len());
        self.0.extend_from_slice(value);
    }

    fn storage(&mut self, storage: CanonicalStorageId) {
        self.u8(match storage.space {
            CanonicalStorageSpace::Ram => 1,
            CanonicalStorageSpace::Register => 2,
            CanonicalStorageSpace::Unique => 3,
            CanonicalStorageSpace::Constant => 4,
            CanonicalStorageSpace::Custom(_) => 5,
            CanonicalStorageSpace::Unknown => 6,
        });
        if let CanonicalStorageSpace::Custom(id) = storage.space {
            self.u32(id);
        }
        self.u64(storage.offset);
        self.u32(storage.size);
    }

    fn option_storage(&mut self, storage: Option<CanonicalStorageId>) {
        match storage {
            Some(storage) => {
                self.u8(1);
                self.storage(storage);
            }
            None => self.u8(0),
        }
    }

    fn space(&mut self, space: SpaceId) {
        self.u8(match space {
            SpaceId::Ram => 1,
            SpaceId::Register => 2,
            SpaceId::Unique => 3,
            SpaceId::Const => 4,
            SpaceId::Custom(_) => 5,
        });
        if let SpaceId::Custom(id) = space {
            self.u32(id);
        }
    }

    fn stack_base(&mut self, base: StackAddressBase) {
        self.u8(match base {
            StackAddressBase::StackPointer => 1,
            StackAddressBase::FramePointer => 2,
        });
    }

    fn logical_value(&mut self, value: SourceLogicalValue) {
        self.u32(value.type_id());
        let carrier = value.carrier();
        self.u8(match carrier.kind() {
            SourceCarrierKind::Full => 1,
            SourceCarrierKind::LowBits => 2,
        });
        self.u64(carrier.offset_bits());
        self.u64(carrier.size_bits());
    }

    fn finish(self) -> Box<[u8]> {
        self.0.into_boxed_slice()
    }
}

fn write_memory_endianness(
    writer: &mut MachineContextIdentityWriter,
    endianness: MachineMemoryEndianness,
) {
    writer.u8(match endianness {
        MachineMemoryEndianness::Little => 1,
        MachineMemoryEndianness::Big => 2,
        MachineMemoryEndianness::Mixed => 3,
        MachineMemoryEndianness::Custom => 4,
        MachineMemoryEndianness::Unknown => 5,
    });
}

fn write_parameter_location_identity(
    writer: &mut MachineContextIdentityWriter,
    location: SourceParameterLocation,
) {
    match location {
        SourceParameterLocation::Register(storage) => {
            writer.u8(0);
            writer.storage(storage);
        }
        SourceParameterLocation::Stack { offset, size_bytes } => {
            writer.u8(1);
            writer.i64(offset);
            writer.u32(size_bytes);
        }
    }
}

fn write_abi_class(writer: &mut MachineContextIdentityWriter, abi_class: SourceAbiClass) {
    writer.u8(match abi_class {
        SourceAbiClass::Unknown => 0,
        SourceAbiClass::Other => 1,
        SourceAbiClass::Microsoft => 2,
        SourceAbiClass::MicrosoftX64 => 3,
        SourceAbiClass::SystemV => 4,
        SourceAbiClass::SystemVAMD64 => 5,
        SourceAbiClass::Aapcs => 6,
        SourceAbiClass::Aapcs64 => 7,
        SourceAbiClass::RiscV32 => 8,
        SourceAbiClass::RiscV64 => 9,
        SourceAbiClass::Cdecl => 10,
        SourceAbiClass::Stdcall => 11,
        SourceAbiClass::Fastcall => 12,
        SourceAbiClass::Thiscall => 13,
        SourceAbiClass::Vectorcall => 14,
    });
}

fn write_return_mechanism(
    writer: &mut MachineContextIdentityWriter,
    mechanism: Option<r2source::SourceReturnMechanism>,
) {
    match mechanism {
        Some(r2source::SourceReturnMechanism::Stacked {
            stack_offset,
            slot_size_bytes,
            stack_pointer_delta_bytes,
            address_size_bytes,
        }) => {
            writer.u8(1);
            writer.i64(stack_offset);
            writer.u32(slot_size_bytes);
            writer.u32(stack_pointer_delta_bytes);
            writer.u32(address_size_bytes);
        }
        None => writer.u8(0),
    }
}

fn write_type_graph(writer: &mut MachineContextIdentityWriter, graph: Option<&SourceTypeGraph>) {
    let Some(graph) = graph else {
        writer.u8(0);
        return;
    };
    writer.u8(1);
    writer.u32(graph.schema_version());
    writer.usize(graph.types().len());
    for source_type in graph.types() {
        writer.u32(source_type.id());
        match source_type.kind() {
            SourceTypeKind::SignedInteger => writer.u8(1),
            SourceTypeKind::UnsignedInteger => writer.u8(2),
            SourceTypeKind::Pointer { target_type_id } => {
                writer.u8(3);
                writer.u32(target_type_id);
            }
            SourceTypeKind::Struct { aggregate_id } => {
                writer.u8(4);
                writer.u32(aggregate_id);
            }
            SourceTypeKind::Void => writer.u8(5),
            SourceTypeKind::Code => writer.u8(6),
            SourceTypeKind::Union { aggregate_id } => {
                writer.u8(7);
                writer.u32(aggregate_id);
            }
        }
        writer.u64(source_type.size_bits());
        writer.u64(source_type.align_bits());
    }
    writer.usize(graph.aggregates().len());
    for aggregate in graph.aggregates() {
        writer.u32(aggregate.id());
        writer.u32(aggregate.type_id());
        writer.u64(aggregate.size_bits());
        writer.u64(aggregate.align_bits());
        writer.usize(aggregate.members().len());
        for member in aggregate.members() {
            writer.u32(member.member_id());
            writer.u32(member.type_id());
            writer.u64(member.offset_bits());
            writer.u64(member.size_bits());
        }
    }
}

fn write_function_interface(
    writer: &mut MachineContextIdentityWriter,
    interface: Option<&SourceFunctionInterface>,
) {
    let Some(interface) = interface else {
        writer.u8(0);
        return;
    };
    writer.u8(1);
    writer.u32(interface.schema_version());
    writer.bytes(interface.revision_identity());
    write_abi_class(writer, interface.abi_class());
    writer.usize(interface.parameters().len());
    for parameter in interface.parameters() {
        writer.u32(parameter.index());
        write_parameter_location_identity(writer, parameter.location());
    }
    match interface.return_kind() {
        SourceFunctionReturn::Void => writer.u8(0),
        SourceFunctionReturn::Register { storage } => {
            writer.u8(1);
            writer.storage(storage);
        }
    }
    writer.option_storage(interface.return_address_storage());
    writer.option_storage(interface.stack_pointer_storage());
    writer.option_storage(interface.frame_pointer_storage());
    write_return_mechanism(writer, interface.return_mechanism());
    writer.usize(interface.stack_slots().len());
    for slot in interface.stack_slots() {
        writer.stack_base(slot.base());
        writer.storage(slot.base_storage());
        writer.i64(slot.offset());
        writer.u32(slot.size_bytes());
        match slot.role() {
            SourceStackSlotRole::UnclassifiedResource => writer.u8(1),
            SourceStackSlotRole::Local => writer.u8(2),
            SourceStackSlotRole::ParameterHome {
                parameter_index,
                home_storage,
            } => {
                writer.u8(3);
                writer.u32(parameter_index);
                writer.storage(home_storage);
            }
            SourceStackSlotRole::Parameter { parameter_index } => {
                writer.u8(4);
                writer.u32(parameter_index);
            }
        }
    }
    writer.usize(interface.parameter_logical_values().len());
    for value in interface.parameter_logical_values() {
        writer.logical_value(*value);
    }
    match interface.return_logical_value() {
        Some(value) => {
            writer.u8(1);
            writer.logical_value(value);
        }
        None => writer.u8(0),
    }
    write_type_graph(writer, interface.type_graph());
    writer.bool(interface.stack_slot_roles_complete());
}

fn write_call_identity(
    writer: &mut MachineContextIdentityWriter,
    identity: SourceCallSiteIdentity,
) {
    writer.u64(identity.instruction());
    writer.storage(identity.target());
}

fn write_call_site_interface(
    writer: &mut MachineContextIdentityWriter,
    interface: &SourceCallSiteInterface,
) {
    writer.u32(interface.schema_version());
    writer.bytes(interface.revision_identity());
    write_call_identity(writer, interface.identity());
    writer.bool(interface.is_complete());
    write_abi_class(writer, interface.abi_class());
    writer.usize(interface.arguments().len());
    for argument in interface.arguments() {
        writer.u32(argument.index());
        write_parameter_location_identity(writer, argument.location());
    }
    writer.bool(interface.is_variadic());
    match interface.variadic_argument_count_rule() {
        Some(SourceVariadicArgumentCountRule::Radare2FormatString { parameter_index }) => {
            writer.u8(1);
            writer.u32(parameter_index);
        }
        None => writer.u8(0),
    }
    writer.bool(interface.is_noreturn());
    match interface.result() {
        SourceCallResult::Void => writer.u8(0),
        SourceCallResult::Register { storage } => {
            writer.u8(1);
            writer.storage(storage);
        }
    }
    write_function_interface(writer, interface.exact_callee_interface());
}

/// Unique register-space ranges the lifted body actually reads or writes.
///
/// The architecture query owns projection policy. This pass only supplies the
/// exact observed ranges once so the immutable function context can retain a
/// sorted `O(log n)` lookup table for every later consumer.
fn observed_register_storages(blocks: &[R2ILBlock]) -> BTreeSet<RegisterStorage> {
    blocks
        .iter()
        .flat_map(|block| &block.ops)
        .flat_map(|op| op.inputs().into_iter().chain(op.output()))
        .filter(|varnode| varnode.space == SpaceId::Register)
        .map(|varnode| RegisterStorage {
            offset: varnode.offset,
            size: varnode.size,
        })
        .collect()
}

impl SourceMachineContext {
    pub(crate) fn from_blocks(blocks: &[R2ILBlock], arch: Option<&ArchSpec>) -> Self {
        Self::from_blocks_with_interfaces(
            blocks,
            arch,
            None,
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        )
    }

    pub(crate) fn from_blocks_with_interfaces(
        blocks: &[R2ILBlock],
        arch: Option<&ArchSpec>,
        function_interface: Option<SourceFunctionInterface>,
        machine_roles: SourceMachineRoles,
        convention_slots: Option<SourceConventionSlots>,
        call_site_interfaces: Vec<SourceCallSiteInterface>,
    ) -> Self {
        Self::from_blocks_with_interfaces_and_tail_calls(
            blocks,
            arch,
            function_interface,
            machine_roles,
            convention_slots,
            call_site_interfaces,
            Vec::new(),
        )
    }

    pub(crate) fn from_blocks_with_interfaces_and_tail_calls(
        blocks: &[R2ILBlock],
        arch: Option<&ArchSpec>,
        function_interface: Option<SourceFunctionInterface>,
        machine_roles: SourceMachineRoles,
        convention_slots: Option<SourceConventionSlots>,
        call_site_interfaces: Vec<SourceCallSiteInterface>,
        tail_call_identities: Vec<SourceCallSiteIdentity>,
    ) -> Self {
        // The architecture says where it returns a value, for a function whose
        // ABI was never recovered.
        let architecture_result_slot = arch.and_then(|arch| {
            arch.return_registers.first().map(|reg| CanonicalStorageId {
                space: CanonicalStorageSpace::Register,
                offset: reg.offset,
                size: reg.size,
            })
        });
        let architecture_family = MachineArchitectureFamily::from_arch_spec(arch);
        let mut register_declarations_by_name = BTreeMap::<String, Vec<CanonicalStorageId>>::new();
        for register in arch.into_iter().flat_map(|arch| &arch.registers) {
            let storage = CanonicalStorageId {
                space: CanonicalStorageSpace::Register,
                offset: register.offset,
                size: register.size,
            };
            if register.size != 0
                && register
                    .offset
                    .checked_add(u64::from(register.size))
                    .is_some()
            {
                register_declarations_by_name
                    .entry(register.name.trim().to_ascii_lowercase())
                    .or_default()
                    .push(storage);
            }
        }
        let register_storages_by_name: BTreeMap<String, CanonicalStorageId> =
            register_declarations_by_name
                .into_iter()
                .filter_map(|(name, storages)| {
                    let [storage] = storages.as_slice() else {
                        return None;
                    };
                    Some((name, *storage))
                })
                .collect();
        let call_clobbered_carriers = arch
            .map(|arch| {
                crate::function::call_clobbered_register_defs(arch)
                    .into_iter()
                    .filter_map(|def| {
                        register_storages_by_name
                            .get(&def.name.to_ascii_lowercase())
                            .copied()
                            .filter(|storage| storage.size == def.size)
                    })
                    .collect::<Box<[_]>>()
            })
            .unwrap_or_default();
        let (register_geometry_state, register_projections) = match arch {
            None => (MachineRegisterGeometryState::Unavailable, Box::default()),
            Some(arch) => match RegisterProjectionQuery::from_arch(arch) {
                Err(_) => (MachineRegisterGeometryState::Malformed, Box::default()),
                Ok(None) => (MachineRegisterGeometryState::Unavailable, Box::default()),
                Ok(Some(query)) => {
                    let mut projections = arch
                        .register_projections
                        .iter()
                        .map(|projection| (projection.written, *projection))
                        .collect::<BTreeMap<_, _>>();
                    for storage in observed_register_storages(blocks) {
                        projections
                            .entry(storage)
                            .or_insert_with(|| query.project(storage));
                    }
                    (
                        MachineRegisterGeometryState::Available,
                        projections
                            .into_values()
                            .collect::<Vec<_>>()
                            .into_boxed_slice(),
                    )
                }
            },
        };
        let memory_model = MachineMemoryModel::from_arch(arch);
        let frame_pointer_storage = function_interface
            .as_ref()
            .and_then(SourceFunctionInterface::exact_frame_pointer_storage);
        let mut abi_model =
            MachineAbiModel::from_interface(function_interface.as_ref(), frame_pointer_storage);
        if let Some(interface) = function_interface.as_ref() {
            let has_frame_pointer_slots = interface
                .stack_slots()
                .iter()
                .any(|slot| slot.base() == StackAddressBase::FramePointer);
            let exact_interface_roles_exist = interface.stack_slot_roles_complete()
                && interface.return_address_storage().is_some()
                && interface.stack_pointer_storage().is_some()
                && (!has_frame_pointer_slots || frame_pointer_storage.is_some());
            let carrier_storages_are_disjoint = interface
                .return_address_storage()
                .is_none_or(|storage| interface.return_address_storage_is_valid(storage))
                && interface
                    .stack_pointer_storage()
                    .is_none_or(|storage| interface.stack_pointer_storage_is_valid(storage));
            let declared_storages_exist = interface
                .parameters()
                .iter()
                .filter_map(SourceAbiParameterSpec::register_storage)
                .chain(match interface.return_kind() {
                    SourceFunctionReturn::Void => None,
                    SourceFunctionReturn::Register { storage } => Some(storage),
                })
                .chain(
                    interface
                        .stack_slots()
                        .iter()
                        .map(SourceStackSlotSpec::base_storage),
                )
                .chain(interface.return_address_storage())
                .chain(interface.stack_pointer_storage())
                .chain(frame_pointer_storage)
                .all(|storage| {
                    register_storages_by_name
                        .values()
                        .any(|actual| *actual == storage)
                });
            let is_exact_address_register = |storage: CanonicalStorageId| {
                arch.is_some_and(|arch| {
                    is_exact_top_level_address_register(
                        arch,
                        storage,
                        effective_arch_address_size(arch),
                    )
                })
            };
            let machine_carriers_are_exact_address_registers = interface
                .return_address_storage()
                .is_none_or(is_exact_address_register)
                && interface
                    .stack_pointer_storage()
                    .is_none_or(is_exact_address_register)
                && frame_pointer_storage.is_none_or(is_exact_address_register);
            let frame_pointer_matches =
                frame_pointer_storage_matches_machine(interface, frame_pointer_storage, arch);
            let return_mechanism_matches =
                return_mechanism_matches_machine(interface, arch, &memory_model);
            let coherent = exact_interface_roles_exist
                && carrier_storages_are_disjoint
                && declared_storages_exist
                && machine_carriers_are_exact_address_registers
                && frame_pointer_matches
                && return_mechanism_matches;
            if !coherent {
                // An incoherent model leaves every return boundary incomplete
                // and the function refused, and six terms decide it. Naming
                // the one that failed is the difference between a trace and
                // a search: an interface that now carries the frame-pointer
                // homes DWARF declared fails `exact_interface_roles_exist`
                // for want of a frame-pointer storage, which is a different
                // repair from a carrier that is not an address register.
                r2il::refusal_evidence!(
                    "abi-model-incoherent",
                    "roles_exist={exact_interface_roles_exist} \
                     slot_roles_complete={} return_address={} stack_pointer={} \
                     frame_pointer_slots={has_frame_pointer_slots} \
                     frame_pointer_storage={} carriers_disjoint={carrier_storages_are_disjoint} \
                     declared_exist={declared_storages_exist} \
                     carriers_are_addresses={machine_carriers_are_exact_address_registers} \
                     frame_pointer_matches={frame_pointer_matches} \
                     return_mechanism_matches={return_mechanism_matches}",
                    interface.stack_slot_roles_complete(),
                    interface.return_address_storage().is_some(),
                    interface.stack_pointer_storage().is_some(),
                    frame_pointer_storage.is_some()
                );
            }
            abi_model.coherent &= coherent;
        }
        let (raw_call_sites, tail_call_sites) =
            collect_raw_call_site_identities(blocks, &tail_call_identities);
        let expected_call_site_revision = function_interface
            .as_ref()
            .map(|interface| interface.revision_identity().to_vec().into_boxed_slice())
            .or_else(|| {
                call_site_interfaces
                    .first()
                    .map(|interface| interface.revision_identity().to_vec().into_boxed_slice())
            });
        let mut call_site_interfaces_by_identity = BTreeMap::new();
        let mut claimed_sites = BTreeSet::new();
        for interface in call_site_interfaces {
            let identity = interface.identity();
            let site = identity.instruction();
            let carriers_exist = interface
                .arguments()
                .iter()
                .filter_map(|argument| argument.register_storage())
                .chain(match interface.result() {
                    SourceCallResult::Void => None,
                    SourceCallResult::Register { storage } => Some(storage),
                })
                .all(|storage| {
                    register_storages_by_name
                        .values()
                        .any(|actual| *actual == storage)
                });
            // A call site the source described badly says nothing about the
            // other call sites in this function. Drop the one that does not
            // hold up and keep the rest, rather than withholding every
            // interface because one of them was wrong: interfaces are already
            // stored per identity, so there is nothing shared to protect.
            let schema_ok = interface.schema_version() == SOURCE_CALL_SITE_INTERFACE_SCHEMA_VERSION;
            let revision_ok =
                expected_call_site_revision.as_deref() == Some(interface.revision_identity());
            let site_known = raw_call_sites.get(&identity.instruction()) == Some(&identity);
            let site_unclaimed = claimed_sites.insert(site);
            if !schema_ok || !revision_ok || !site_known || !site_unclaimed || !carriers_exist {
                r2il::refusal_evidence!(
                    "call-site-interface-dropped",
                    "site {:#x} target {:?}: schema={schema_ok} revision={revision_ok} known={site_known} unclaimed={site_unclaimed} carriers={carriers_exist} arguments={:?}",
                    identity.instruction(),
                    identity.target(),
                    interface
                        .arguments()
                        .iter()
                        .map(|argument| argument.location())
                        .collect::<Vec<_>>()
                );
                call_site_interfaces_by_identity.remove(&identity);
                continue;
            }
            if call_site_interfaces_by_identity
                .insert(identity, interface)
                .is_some()
            {
                // Two interfaces claiming one identity leave no way to tell
                // which describes the call, so neither is kept.
                call_site_interfaces_by_identity.remove(&identity);
            }
        }
        let memory_spaces_by_op = blocks
            .iter()
            .flat_map(|block| {
                block
                    .ops
                    .iter()
                    .enumerate()
                    .filter_map(move |(op_index, op)| {
                        memory_space(op).map(|space| ((block.addr, op_index), space))
                    })
            })
            .collect();
        Self {
            schema_version: MACHINE_CONTEXT_SCHEMA_VERSION,
            architecture_family,
            memory_model,
            function_interface,
            machine_roles,
            convention_slots,
            architecture_result_slot,
            abi_model,
            register_storages_by_name,
            call_clobbered_carriers,
            register_geometry_state,
            register_projections,
            raw_call_sites,
            tail_call_sites,
            call_site_interfaces: call_site_interfaces_by_identity,
            source_string_literals: BTreeMap::new(),
            memory_spaces_by_op,
        }
    }

    pub const fn schema_version(&self) -> u32 {
        self.schema_version
    }

    pub const fn architecture_family(&self) -> MachineArchitectureFamily {
        self.architecture_family
    }

    pub const fn memory_model(&self) -> &MachineMemoryModel {
        &self.memory_model
    }

    pub const fn abi_model(&self) -> &MachineAbiModel {
        &self.abi_model
    }

    pub const fn function_interface(&self) -> Option<&SourceFunctionInterface> {
        self.function_interface.as_ref()
    }

    /// Exact source-owned convention slots, including their typed ABI class.
    pub const fn convention_slots(&self) -> Option<&SourceConventionSlots> {
        self.convention_slots.as_ref()
    }

    /// Decisive function ABI after combining the source convention with the
    /// exact lifted architecture family. Conflicting source contracts refuse
    /// to choose one ABI.
    pub fn effective_abi_class(&self) -> SourceAbiClass {
        let function_class = self
            .function_interface
            .as_ref()
            .map(SourceFunctionInterface::abi_class)
            .unwrap_or(SourceAbiClass::Unknown);
        let slot_class = self
            .convention_slots
            .as_ref()
            .map(SourceConventionSlots::abi_class)
            .unwrap_or(SourceAbiClass::Unknown);
        let function_class = self.architecture_family.refine_abi_class(function_class);
        let slot_class = self.architecture_family.refine_abi_class(slot_class);
        match (function_class, slot_class) {
            (SourceAbiClass::Unknown, other) | (other, SourceAbiClass::Unknown) => other,
            (left, right) if left == right => left,
            _ => SourceAbiClass::Unknown,
        }
    }

    /// Borrow the machine carriers the source resolved from its register
    /// profile. These are available whether or not an ABI was recovered.
    pub const fn machine_roles(&self) -> &SourceMachineRoles {
        &self.machine_roles
    }

    /// The location a call leaves its result in.
    ///
    /// The recovered convention states this when there was one. Failing that
    /// the architecture states it, which is still the machine speaking rather
    /// than a list of register spellings that knows the architectures somebody
    /// thought of.
    pub fn result_slot(&self) -> Option<CanonicalStorageId> {
        self.convention_slots
            .as_ref()
            .and_then(|slots| slots.result_slot())
            .or(self.architecture_result_slot)
    }

    /// The location this function returns a value in, and whether it returns
    /// one at all.
    ///
    /// The interface states both, so a function declared to return nothing
    /// answers `None` rather than the location a result would have gone in.
    /// The convention answers only where a caller *would* leave a value, which
    /// is not the same claim, so it is the fallback for a function whose
    /// interface was never recovered.
    pub fn return_value_carrier(&self) -> Option<CanonicalStorageId> {
        match self.function_interface.as_ref().map(|i| i.return_kind()) {
            Some(r2source::SourceFunctionReturn::Void) => None,
            Some(r2source::SourceFunctionReturn::Register { storage }) => Some(storage),
            None => self.result_slot(),
        }
    }

    /// The carrier holding the return address, preferring the ABI's own
    /// declaration and falling back to the machine's.
    ///
    /// Both name the same register when both exist, which the source enforces
    /// when it captures them; the fallback is what keeps this answerable for a
    /// function whose ABI was never recovered.
    pub fn return_address_carrier(&self) -> Option<CanonicalStorageId> {
        self.function_interface
            .as_ref()
            .and_then(|interface| interface.return_address_storage())
            .or_else(|| self.machine_roles.return_address_storage())
    }

    /// The carrier holding the stack pointer, resolved like
    /// [`Self::return_address_carrier`].
    pub fn stack_pointer_carrier(&self) -> Option<CanonicalStorageId> {
        self.function_interface
            .as_ref()
            .and_then(|interface| interface.stack_pointer_storage())
            .or_else(|| self.machine_roles.stack_pointer_storage())
    }

    pub const fn return_mechanism(&self) -> Option<r2source::SourceReturnMechanism> {
        match self.function_interface.as_ref() {
            Some(interface) => interface.return_mechanism(),
            None => None,
        }
    }

    pub fn register_storage(&self, name: &str) -> Option<CanonicalStorageId> {
        self.register_storages_by_name
            .get(&name.trim().to_ascii_lowercase())
            .copied()
    }

    /// The registers the calling convention would place arguments in, in order.
    ///
    /// The convention is stated by the lifter that knows the target. Deriving it
    /// from a pointer width instead answers the same ABI for every 64-bit
    /// architecture, which is how arm64 came to be told it uses `rdi`.
    pub fn argument_register_names(&self) -> Vec<String> {
        let Some(slots) = self.convention_slots.as_ref() else {
            return Vec::new();
        };
        slots
            .argument_slots()
            .iter()
            .filter_map(|storage| self.register_name(*storage))
            .collect()
    }

    /// The registers that are condition codes rather than storage.
    ///
    /// A flag is a one-byte register no wider register contains: nothing can be
    /// written through it and nothing read out of it at another width. That is a
    /// fact about the register file, so it holds for any architecture, unlike
    /// the list of spellings this replaces.
    pub fn flag_register_names(&self) -> Vec<String> {
        self.register_storages_by_name
            .iter()
            .filter(|(_, storage)| {
                storage.space == CanonicalStorageSpace::Register && storage.size == 1
            })
            .filter(|(_, storage)| {
                !self.register_storages_by_name.values().any(|other| {
                    other.space == CanonicalStorageSpace::Register
                        && other.size > 1
                        && other.offset <= storage.offset
                        && storage.offset < other.offset + u64::from(other.size)
                })
            })
            .map(|(name, _)| name.clone())
            .collect()
    }

    /// The name the architecture gives this storage, when it names it exactly.
    pub fn register_name(&self, storage: CanonicalStorageId) -> Option<String> {
        self.register_storages_by_name
            .iter()
            .find(|(_, candidate)| **candidate == storage)
            .map(|(name, _)| name.clone())
    }

    /// The registers a call may leave changed under this architecture's
    /// convention; empty when the architecture is unknown.
    pub const fn call_clobbered_carriers(&self) -> &[CanonicalStorageId] {
        &self.call_clobbered_carriers
    }

    pub const fn register_storages_by_name(&self) -> &BTreeMap<String, CanonicalStorageId> {
        &self.register_storages_by_name
    }

    pub const fn register_geometry_state(&self) -> MachineRegisterGeometryState {
        self.register_geometry_state
    }

    /// Exact source-owned register carrier geometry for declared and observed
    /// register-space ranges.
    ///
    /// A non-empty slice is the validated, sorted `r2il` contract without any
    /// downstream reconstruction or architecture-specific write policy. When
    /// it is empty, [`Self::register_geometry_state`] distinguishes unavailable
    /// source facts from a malformed non-empty source contract.
    pub const fn register_projections(&self) -> &[RegisterProjection] {
        &self.register_projections
    }

    /// Resolve one exact written storage without consulting register spellings.
    pub fn register_projection(
        &self,
        written_storage: CanonicalStorageId,
    ) -> Option<&RegisterProjection> {
        if written_storage.space != CanonicalStorageSpace::Register {
            return None;
        }
        let written = RegisterStorage {
            offset: written_storage.offset,
            size: written_storage.size,
        };
        self.register_projections
            .binary_search_by_key(&written, |projection| projection.written)
            .ok()
            .and_then(|index| self.register_projections.get(index))
    }

    /// Every call site of the raw lifted input, by instruction.
    pub const fn raw_call_sites(&self) -> &BTreeMap<u64, SourceCallSiteIdentity> {
        &self.raw_call_sites
    }

    /// The call site lifted from `instruction`, if that instruction is one.
    pub fn raw_call_site_at(&self, instruction: u64) -> Option<SourceCallSiteIdentity> {
        self.raw_call_sites.get(&instruction).copied()
    }

    pub fn is_tail_call_site(&self, identity: SourceCallSiteIdentity) -> bool {
        self.tail_call_sites.contains(&identity)
    }

    pub const fn call_site_interfaces(
        &self,
    ) -> &BTreeMap<SourceCallSiteIdentity, SourceCallSiteInterface> {
        &self.call_site_interfaces
    }

    pub fn call_site_interface(
        &self,
        identity: SourceCallSiteIdentity,
    ) -> Option<&SourceCallSiteInterface> {
        self.call_site_interfaces.get(&identity)
    }

    /// Retain literal contents from the exact source snapshot before semantic
    /// preparation. Duplicate addresses with different contents are omitted;
    /// ambiguity is not literal evidence.
    pub(crate) fn bind_source_string_literals(&mut self, literals: &[(u64, String)]) {
        let mut ambiguous = BTreeSet::new();
        for (address, text) in literals {
            if self
                .source_string_literals
                .insert(*address, text.clone())
                .is_some_and(|previous| previous != *text)
            {
                ambiguous.insert(*address);
            }
        }
        for address in ambiguous {
            self.source_string_literals.remove(&address);
        }
    }

    pub fn source_string_literal(&self, address: u64) -> Option<&str> {
        self.source_string_literals
            .get(&address)
            .map(String::as_str)
    }

    pub fn memory_space_at(&self, block_addr: u64, op_index: usize) -> Option<SpaceId> {
        self.memory_spaces_by_op
            .get(&(block_addr, op_index))
            .copied()
    }

    pub const fn memory_spaces_by_op(&self) -> &BTreeMap<(u64, usize), SpaceId> {
        &self.memory_spaces_by_op
    }

    /// Canonical, presentation-independent identity of every immutable
    /// machine/source fact that can affect prepared semantics or certification.
    pub(crate) fn semantic_identity_bytes(&self) -> Box<[u8]> {
        let mut writer = MachineContextIdentityWriter::new();
        writer.bytes(b"r2ssa-machine-context-semantic-v6");
        writer.u32(self.schema_version);
        writer.u8(match self.architecture_family {
            MachineArchitectureFamily::Unknown => 0,
            MachineArchitectureFamily::X86 => 1,
            MachineArchitectureFamily::X86_64 => 2,
            MachineArchitectureFamily::Arm => 3,
            MachineArchitectureFamily::AArch64 => 4,
            MachineArchitectureFamily::RiscV32 => 5,
            MachineArchitectureFamily::RiscV64 => 6,
            MachineArchitectureFamily::Mips32 => 7,
            MachineArchitectureFamily::Mips64 => 8,
            MachineArchitectureFamily::PowerPc32 => 9,
            MachineArchitectureFamily::PowerPc64 => 10,
        });

        let memory = &self.memory_model;
        writer.u32(memory.schema_version());
        writer.bool(memory.is_available());
        writer.bool(memory.is_coherent());
        writer.u32(memory.default_address_bits());
        writer.u32(memory.alignment_bytes());
        write_memory_endianness(&mut writer, memory.default_endianness());
        writer.usize(memory.spaces().len());
        for space in memory.spaces() {
            writer.space(space.space());
            writer.u32(space.address_bits());
            writer.u32(space.word_size_bytes());
            write_memory_endianness(&mut writer, space.endianness());
        }

        let abi = &self.abi_model;
        writer.u32(abi.schema_version());
        writer.bool(abi.is_available());
        writer.bool(abi.is_coherent());
        write_abi_class(&mut writer, self.effective_abi_class());
        writer.usize(abi.argument_registers().len());
        for slot in abi.argument_registers() {
            writer.u32(slot.index());
            writer.storage(slot.storage());
        }
        writer.usize(abi.return_registers().len());
        for slot in abi.return_registers() {
            writer.u32(slot.index());
            writer.storage(slot.storage());
        }
        writer.option_storage(abi.frame_pointer_storage());

        write_function_interface(&mut writer, self.function_interface.as_ref());
        writer.option_storage(self.machine_roles.return_address_storage());
        writer.option_storage(self.machine_roles.stack_pointer_storage());
        match self.machine_roles.stack_allocation_contract() {
            Some(contract) => {
                writer.u8(1);
                writer.u8(match contract.growth() {
                    SourceStackGrowth::LowerAddresses => 1,
                    SourceStackGrowth::HigherAddresses => 2,
                });
                writer.u32(contract.implicit_active_sp_bytes());
            }
            None => writer.u8(0),
        }

        match self.convention_slots.as_ref() {
            Some(slots) => {
                writer.u8(1);
                write_abi_class(&mut writer, slots.abi_class());
                writer.usize(slots.argument_slots().len());
                for storage in slots.argument_slots() {
                    writer.storage(*storage);
                }
                writer.option_storage(slots.result_slot());
            }
            None => writer.u8(0),
        }

        let mut register_storages = self
            .register_storages_by_name
            .values()
            .copied()
            .collect::<Vec<_>>();
        register_storages.sort_unstable();
        register_storages.dedup();
        writer.usize(register_storages.len());
        for storage in register_storages {
            writer.storage(storage);
        }

        writer.u8(match self.register_geometry_state {
            MachineRegisterGeometryState::Unavailable => 0,
            MachineRegisterGeometryState::Available => 1,
            MachineRegisterGeometryState::Malformed => 2,
        });
        writer.usize(self.register_projections.len());
        for projection in &self.register_projections {
            writer.storage(CanonicalStorageId {
                space: CanonicalStorageSpace::Register,
                offset: projection.written.offset,
                size: projection.written.size,
            });
            match projection.disposition {
                RegisterProjectionDisposition::Bound { carrier, slice } => {
                    writer.u8(1);
                    writer.storage(CanonicalStorageId {
                        space: CanonicalStorageSpace::Register,
                        offset: carrier.offset,
                        size: carrier.size,
                    });
                    writer.u64(slice.lsb_bit_offset);
                    writer.u64(slice.size_bits);
                }
                RegisterProjectionDisposition::Refused { reason } => {
                    writer.u8(2);
                    writer.u8(match reason {
                        RegisterProjectionRefusal::InvalidStorageRange => 1,
                        RegisterProjectionRefusal::NoContainingCarrier => 2,
                        RegisterProjectionRefusal::AmbiguousContainingCarrier => 3,
                        RegisterProjectionRefusal::ConflictingDeclarations => 4,
                        RegisterProjectionRefusal::PartialOverlap => 5,
                        RegisterProjectionRefusal::MissingRegisterEndianness => 6,
                    });
                }
            }
        }

        writer.usize(self.raw_call_sites.len());
        for identity in self.raw_call_sites.values() {
            write_call_identity(&mut writer, *identity);
            writer.bool(self.tail_call_sites.contains(identity));
        }
        writer.usize(self.call_site_interfaces.len());
        for interface in self.call_site_interfaces.values() {
            write_call_site_interface(&mut writer, interface);
        }

        writer.usize(self.source_string_literals.len());
        for (address, text) in &self.source_string_literals {
            writer.u64(*address);
            writer.bytes(text.as_bytes());
        }

        writer.usize(self.memory_spaces_by_op.len());
        for ((block_addr, op_index), space) in &self.memory_spaces_by_op {
            writer.u64(*block_addr);
            writer.usize(*op_index);
            writer.space(*space);
        }
        writer.finish()
    }

    /// Rebind raw lifted memory-space identities to the completed SSA operation
    /// sites. SSA preparation may insert non-memory register-alias operations,
    /// but it must retain the order, count, and exact space identity of memory
    /// operations in each block. Any violation clears the map so certification
    /// fails closed.
    pub(crate) fn remap_memory_sites_to_prepared(&mut self, function: &SSAFunction) -> bool {
        let mut raw_by_block = BTreeMap::<u64, Vec<SpaceId>>::new();
        for ((block_addr, _), space) in &self.memory_spaces_by_op {
            raw_by_block.entry(*block_addr).or_default().push(*space);
        }

        let mut prepared_by_block = BTreeMap::<u64, Vec<(usize, SpaceId)>>::new();
        for block in function.blocks() {
            let sites = block
                .ops
                .iter()
                .enumerate()
                .filter_map(|(op_index, op)| ssa_memory_space(op).map(|space| (op_index, space)))
                .collect::<Vec<_>>();
            if !sites.is_empty() {
                prepared_by_block.insert(block.addr, sites);
            }
        }

        if raw_by_block.len() != prepared_by_block.len()
            || raw_by_block.iter().any(|(block_addr, raw)| {
                prepared_by_block.get(block_addr).is_none_or(|prepared| {
                    prepared.len() != raw.len()
                        || prepared
                            .iter()
                            .map(|(_, space)| *space)
                            .ne(raw.iter().copied())
                })
            })
        {
            self.memory_spaces_by_op.clear();
            return false;
        }

        let mut remapped = BTreeMap::new();
        for (block_addr, spaces) in raw_by_block {
            let Some(sites) = prepared_by_block.get(&block_addr) else {
                self.memory_spaces_by_op.clear();
                return false;
            };
            for ((op_index, space), _) in sites.iter().copied().zip(spaces) {
                remapped.insert((block_addr, op_index), space);
            }
        }
        self.memory_spaces_by_op = remapped;
        true
    }
}

#[cfg(test)]
fn is_memory_op(op: &SSAOp) -> bool {
    ssa_memory_space(op).is_some()
}

fn ssa_memory_space(op: &SSAOp) -> Option<SpaceId> {
    match op {
        SSAOp::Load { space, .. }
        | SSAOp::Store { space, .. }
        | SSAOp::LoadLinked { space, .. }
        | SSAOp::StoreConditional { space, .. }
        | SSAOp::AtomicCAS { space, .. }
        | SSAOp::LoadGuarded { space, .. }
        | SSAOp::StoreGuarded { space, .. } => Some(*space),
        _ => None,
    }
}

/// Every transfer in the raw lifted input that can be a call site, keyed by
/// the instruction it was lifted from, with the subset the source proved to be
/// a tail transfer.
///
/// A call or indirect call is a site by itself. A branch is one only where
/// the source correlated it with a tail transfer, and then only when the
/// lifted operation at that instruction is the terminal branch the identity
/// names. Two transfers lifted from one instruction leave that instruction
/// with no identity at all: nothing downstream could tell which one a fact
/// was recorded against.
fn collect_raw_call_site_identities(
    blocks: &[R2ILBlock],
    tail_call_identities: &[SourceCallSiteIdentity],
) -> (
    BTreeMap<u64, SourceCallSiteIdentity>,
    BTreeSet<SourceCallSiteIdentity>,
) {
    let authorized_tail_calls = tail_call_identities
        .iter()
        .copied()
        .collect::<BTreeSet<_>>();
    let mut by_instruction: BTreeMap<u64, Option<SourceCallSiteIdentity>> = BTreeMap::new();
    let mut tails = BTreeSet::new();
    for block in blocks {
        for (op_index, op) in block.ops.iter().enumerate() {
            let Some(instruction) = block
                .op_metadata(op_index)
                .and_then(|metadata| metadata.instruction_addr)
            else {
                continue;
            };
            let identity = match op {
                R2ILOp::Call { target } | R2ILOp::CallInd { target } => {
                    SourceCallSiteIdentity::new(
                        instruction,
                        CanonicalStorageId::from_varnode(target),
                    )
                }
                R2ILOp::Branch { target } if op_index + 1 == block.ops.len() => {
                    let identity = SourceCallSiteIdentity::new(
                        instruction,
                        CanonicalStorageId::from_varnode(target),
                    );
                    if !authorized_tail_calls.contains(&identity) {
                        continue;
                    }
                    tails.insert(identity);
                    identity
                }
                R2ILOp::BranchInd { .. } if op_index + 1 == block.ops.len() => {
                    let Some(target) = terminal_indirect_loaded_slot(block, op_index) else {
                        continue;
                    };
                    let identity = SourceCallSiteIdentity::new(instruction, target);
                    if !authorized_tail_calls.contains(&identity) {
                        continue;
                    }
                    tails.insert(identity);
                    identity
                }
                _ => continue,
            };
            match by_instruction.entry(instruction) {
                std::collections::btree_map::Entry::Vacant(slot) => {
                    slot.insert(Some(identity));
                }
                std::collections::btree_map::Entry::Occupied(mut slot) => {
                    r2il::refusal_evidence!(
                        "call-site-identity",
                        "instruction {instruction:#x} lifts to more than one transfer; none of them is a call site"
                    );
                    slot.insert(None);
                }
            }
        }
    }
    let by_instruction = by_instruction
        .into_iter()
        .filter_map(|(instruction, identity)| identity.map(|identity| (instruction, identity)))
        .collect::<BTreeMap<_, _>>();
    tails.retain(|identity| by_instruction.get(&identity.instruction()) == Some(identity));
    (by_instruction, tails)
}

#[derive(Debug, Clone, Copy, PartialEq, Eq)]
enum RawValueOrigin {
    Constant { value: u64, size: u32 },
    LoadedSlot(CanonicalStorageId),
}

fn truncated_raw_value(value: u64, size: u32) -> u64 {
    match size {
        0 | 8.. => value,
        bytes => value & (u64::MAX >> (64 - bytes * 8)),
    }
}

fn raw_value_origin(
    origins: &BTreeMap<CanonicalStorageId, RawValueOrigin>,
    value: &r2il::Varnode,
) -> Option<RawValueOrigin> {
    match value.space {
        SpaceId::Const => Some(RawValueOrigin::Constant {
            value: truncated_raw_value(value.offset, value.size),
            size: value.size,
        }),
        // On x86-64 an indirect memory operand is lifted as the RAM value
        // itself, with no defining load. Its canonical storage is the slot.
        SpaceId::Ram => Some(RawValueOrigin::LoadedSlot(
            CanonicalStorageId::from_varnode(value),
        )),
        _ => origins
            .get(&CanonicalStorageId::from_varnode(value))
            .copied(),
    }
}

/// The canonical RAM slot whose loaded value a terminal indirect branch reads.
///
/// This is one fact with two lifted representations. x86-64 may put the RAM
/// varnode directly on `BranchInd`, leaving it undefined in SSA. AArch64 loads
/// the slot through an exactly folded address and copies the result through a
/// register into the program counter. A single forward reaching-origin pass
/// recognizes both without depending on a variable name or architecture.
///
/// The pass is `O(n log s)` for `n` operations and `s` distinct storages in the
/// block. Unsupported definitions clear their destination, so an older origin
/// can never survive a clobber and become false evidence.
pub(crate) fn terminal_indirect_loaded_slot(
    block: &R2ILBlock,
    branch_op_index: usize,
) -> Option<CanonicalStorageId> {
    if branch_op_index + 1 != block.ops.len() {
        return None;
    }
    let R2ILOp::BranchInd { target } = block.ops.get(branch_op_index)? else {
        return None;
    };

    let mut origins = BTreeMap::<CanonicalStorageId, RawValueOrigin>::new();
    for op in &block.ops[..branch_op_index] {
        let Some(output) = op.output() else {
            continue;
        };
        let output_storage = CanonicalStorageId::from_varnode(output);
        let origin = match op {
            R2ILOp::Copy { src, .. } => raw_value_origin(&origins, src),
            R2ILOp::IntAdd { a, b, dst } => {
                match (raw_value_origin(&origins, a), raw_value_origin(&origins, b)) {
                    (
                        Some(RawValueOrigin::Constant { value: left, .. }),
                        Some(RawValueOrigin::Constant { value: right, .. }),
                    ) => Some(RawValueOrigin::Constant {
                        value: truncated_raw_value(left.wrapping_add(right), dst.size),
                        size: dst.size,
                    }),
                    _ => None,
                }
            }
            R2ILOp::IntSub { a, b, dst } => {
                match (raw_value_origin(&origins, a), raw_value_origin(&origins, b)) {
                    (
                        Some(RawValueOrigin::Constant { value: left, .. }),
                        Some(RawValueOrigin::Constant { value: right, .. }),
                    ) => Some(RawValueOrigin::Constant {
                        value: truncated_raw_value(left.wrapping_sub(right), dst.size),
                        size: dst.size,
                    }),
                    _ => None,
                }
            }
            R2ILOp::Load {
                dst,
                space: SpaceId::Ram,
                addr,
            } => match raw_value_origin(&origins, addr) {
                Some(RawValueOrigin::Constant { value, .. }) => {
                    Some(RawValueOrigin::LoadedSlot(CanonicalStorageId {
                        space: CanonicalStorageSpace::Ram,
                        offset: value,
                        size: dst.size,
                    }))
                }
                _ => None,
            },
            _ => None,
        };
        match origin {
            Some(origin) => {
                origins.insert(output_storage, origin);
            }
            None => {
                origins.remove(&output_storage);
            }
        }
    }

    match raw_value_origin(&origins, target)? {
        RawValueOrigin::LoadedSlot(slot)
            if slot.space == CanonicalStorageSpace::Ram
                && slot.size != 0
                && slot.offset.checked_add(u64::from(slot.size)).is_some() =>
        {
            Some(slot)
        }
        RawValueOrigin::Constant { .. } | RawValueOrigin::LoadedSlot(_) => None,
    }
}

fn memory_space(op: &R2ILOp) -> Option<SpaceId> {
    match op {
        R2ILOp::Load { space, .. }
        | R2ILOp::Store { space, .. }
        | R2ILOp::LoadLinked { space, .. }
        | R2ILOp::StoreConditional { space, .. }
        | R2ILOp::AtomicCAS { space, .. }
        | R2ILOp::LoadGuarded { space, .. }
        | R2ILOp::StoreGuarded { space, .. } => Some(*space),
        _ => None,
    }
}

fn space_sort_key(space: SpaceId) -> (u8, u32) {
    match space {
        SpaceId::Ram => (0, 0),
        SpaceId::Register => (1, 0),
        SpaceId::Unique => (2, 0),
        SpaceId::Const => (3, 0),
        SpaceId::Custom(id) => (4, id),
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use r2il::{AddressSpace, RegisterDef, Varnode};

    fn register_storage(offset: u64, size: u32) -> CanonicalStorageId {
        CanonicalStorageId {
            space: CanonicalStorageSpace::Register,
            offset,
            size,
        }
    }

    fn semantic_identity_arch(endianness: Endianness) -> ArchSpec {
        let mut arch = ArchSpec::new("semantic-identity-test");
        arch.addr_size = 8;
        arch.alignment = 1;
        arch.memory_endianness = endianness;
        arch.add_space(AddressSpace::ram(8));
        arch.add_register(RegisterDef::new("sp", 0, 8));
        arch.add_register(RegisterDef::new("ra", 8, 8));
        arch.add_register(RegisterDef::new("target", 16, 8));
        arch.add_register(RegisterDef::new("arg", 24, 8));
        arch
    }

    #[test]
    fn source_register_geometry_is_copied_without_downstream_reconstruction() {
        let eax = RegisterStorage { offset: 0, size: 4 };
        let rax = RegisterStorage { offset: 0, size: 8 };
        let mut arch = ArchSpec::new("x86-64");
        arch.add_register(RegisterDef::sub(" EAX ", 0, 4, "RAX"));
        arch.add_register(RegisterDef::new("RAX", 0, 8));

        let absent = SourceMachineContext::from_blocks(&[], Some(&arch));
        assert!(absent.register_projections().is_empty());
        assert_eq!(
            absent.register_geometry_state(),
            MachineRegisterGeometryState::Unavailable
        );
        assert_eq!(
            absent.register_storage(" eax "),
            Some(register_storage(0, 4))
        );

        let mut invalid_empty = ArchSpec::new("invalid-empty-geometry");
        invalid_empty.add_register(RegisterDef::new("broken", 0, 0));
        let invalid_empty = SourceMachineContext::from_blocks(&[], Some(&invalid_empty));
        assert_eq!(
            invalid_empty.register_geometry_state(),
            MachineRegisterGeometryState::Malformed
        );
        assert_ne!(
            absent.semantic_identity_bytes(),
            invalid_empty.semantic_identity_bytes()
        );

        arch.register_projections = vec![
            RegisterProjection {
                written: eax,
                disposition: RegisterProjectionDisposition::Bound {
                    carrier: rax,
                    slice: r2il::RegisterBitSlice {
                        lsb_bit_offset: 0,
                        size_bits: 32,
                    },
                },
            },
            RegisterProjection {
                written: rax,
                disposition: RegisterProjectionDisposition::Bound {
                    carrier: rax,
                    slice: r2il::RegisterBitSlice {
                        lsb_bit_offset: 0,
                        size_bits: 64,
                    },
                },
            },
        ];
        let bound = SourceMachineContext::from_blocks(&[], Some(&arch));
        assert_eq!(
            bound.register_geometry_state(),
            MachineRegisterGeometryState::Available
        );
        assert_eq!(bound.register_projections(), arch.register_projections);
        assert_eq!(
            bound.register_projection(register_storage(0, 4)),
            arch.register_projections.first()
        );
        assert_ne!(
            absent.semantic_identity_bytes(),
            bound.semantic_identity_bytes()
        );

        for projection in &mut arch.register_projections {
            projection.disposition = RegisterProjectionDisposition::Refused {
                reason: RegisterProjectionRefusal::MissingRegisterEndianness,
            };
        }
        let refused = SourceMachineContext::from_blocks(&[], Some(&arch));
        assert_eq!(
            refused.register_geometry_state(),
            MachineRegisterGeometryState::Available
        );
        assert_ne!(
            bound.semantic_identity_bytes(),
            refused.semantic_identity_bytes()
        );

        arch.register_projections[1].disposition = RegisterProjectionDisposition::Bound {
            carrier: rax,
            slice: r2il::RegisterBitSlice {
                lsb_bit_offset: 0,
                size_bits: 64,
            },
        };
        let malformed = SourceMachineContext::from_blocks(&[], Some(&arch));
        assert_eq!(
            malformed.register_geometry_state(),
            MachineRegisterGeometryState::Malformed
        );
        assert!(malformed.register_projections().is_empty());
        assert_ne!(
            absent.semantic_identity_bytes(),
            malformed.semantic_identity_bytes()
        );
    }

    #[test]
    fn source_register_geometry_caches_canonical_observed_lane_projections() {
        let q0 = RegisterStorage {
            offset: 0x5000,
            size: 16,
        };
        let s0 = RegisterStorage {
            offset: 0x5000,
            size: 4,
        };
        let q4 = RegisterStorage {
            offset: 0x5040,
            size: 16,
        };
        let b4 = RegisterStorage {
            offset: 0x5040,
            size: 1,
        };
        let mut arch = ArchSpec::new("aarch64-vector-lanes");
        for (name, storage) in [("q0", q0), ("s0", s0), ("q4", q4), ("b4", b4)] {
            arch.add_register(RegisterDef::new(name, storage.offset, storage.size));
        }
        arch.register_projections = vec![
            RegisterProjection {
                written: s0,
                disposition: RegisterProjectionDisposition::Bound {
                    carrier: q0,
                    slice: r2il::RegisterBitSlice {
                        lsb_bit_offset: 0,
                        size_bits: 32,
                    },
                },
            },
            RegisterProjection {
                written: q0,
                disposition: RegisterProjectionDisposition::Bound {
                    carrier: q0,
                    slice: r2il::RegisterBitSlice {
                        lsb_bit_offset: 0,
                        size_bits: 128,
                    },
                },
            },
            RegisterProjection {
                written: b4,
                disposition: RegisterProjectionDisposition::Bound {
                    carrier: q4,
                    slice: r2il::RegisterBitSlice {
                        lsb_bit_offset: 0,
                        size_bits: 8,
                    },
                },
            },
            RegisterProjection {
                written: q4,
                disposition: RegisterProjectionDisposition::Bound {
                    carrier: q4,
                    slice: r2il::RegisterBitSlice {
                        lsb_bit_offset: 0,
                        size_bits: 128,
                    },
                },
            },
        ];
        let mut block = R2ILBlock::new(0x1000, 4);
        block.push(R2ILOp::Copy {
            dst: Varnode::register(0x5004, 4),
            src: Varnode::constant(1, 4),
        });
        block.push(R2ILOp::Copy {
            dst: Varnode::register(0x5041, 1),
            src: Varnode::constant(1, 1),
        });

        let context = SourceMachineContext::from_blocks(&[block], Some(&arch));
        assert_eq!(
            context
                .register_projection(register_storage(0x5004, 4))
                .map(|projection| projection.disposition),
            Some(RegisterProjectionDisposition::Bound {
                carrier: q0,
                slice: r2il::RegisterBitSlice {
                    lsb_bit_offset: 32,
                    size_bits: 32,
                },
            })
        );
        assert_eq!(
            context
                .register_projection(register_storage(0x5041, 1))
                .map(|projection| projection.disposition),
            Some(RegisterProjectionDisposition::Bound {
                carrier: q4,
                slice: r2il::RegisterBitSlice {
                    lsb_bit_offset: 8,
                    size_bits: 8,
                },
            })
        );
    }

    #[test]
    fn argument_registers_come_from_the_convention_not_the_pointer_width() {
        let mut arch = ArchSpec::new("AARCH64:LE:64:v8A");
        arch.addr_size = 8;
        arch.add_space(AddressSpace::ram(8));
        for (index, name) in ["x0", "x1", "x2"].into_iter().enumerate() {
            arch.add_register(RegisterDef::new(name, index as u64 * 8, 8));
        }
        let slots = SourceConventionSlots::new(
            "aapcs64",
            [
                register_storage(0, 8),
                register_storage(8, 8),
                register_storage(16, 8),
            ],
            Some(register_storage(0, 8)),
        )
        .expect("register slots are well formed");

        let context = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            None,
            SourceMachineRoles::default(),
            Some(slots),
            Vec::new(),
        );

        assert_eq!(context.argument_register_names(), vec!["x0", "x1", "x2"]);
        assert_eq!(
            context.register_name(register_storage(8, 8)).as_deref(),
            Some("x1")
        );
    }

    #[test]
    fn argument_registers_are_absent_when_no_convention_was_supplied() {
        let arch = ArchSpec::new("AARCH64:LE:64:v8A");
        let context = SourceMachineContext::from_blocks(&[], Some(&arch));
        assert!(context.argument_register_names().is_empty());
    }

    #[test]
    fn architecture_family_is_typed_schema_bound_semantic_identity() {
        let x86 = ArchSpec::new("x86:LE:64:default");
        let arm = ArchSpec::new("AARCH64:LE:64:v8A");
        let x86_context = SourceMachineContext::from_blocks(&[], Some(&x86));
        let arm_context = SourceMachineContext::from_blocks(&[], Some(&arm));

        assert_eq!(MACHINE_CONTEXT_SCHEMA_VERSION, 23);
        assert_eq!(x86_context.schema_version(), 23);
        assert_eq!(
            x86_context.architecture_family(),
            MachineArchitectureFamily::X86_64
        );
        assert_eq!(
            arm_context.architecture_family(),
            MachineArchitectureFamily::AArch64
        );
        assert_ne!(
            x86_context.semantic_identity_bytes(),
            arm_context.semantic_identity_bytes()
        );
    }

    #[test]
    fn effective_abi_class_resolves_exact_radare2_conventions_with_architecture() {
        let mut arch = ArchSpec::new("x86-64");
        arch.addr_size = 8;
        arch.alignment = 1;
        arch.add_space(AddressSpace::ram(8));

        let context = |spelling| {
            SourceMachineContext::from_blocks_with_interfaces(
                &[],
                Some(&arch),
                None,
                SourceMachineRoles::default(),
                Some(SourceConventionSlots::new(spelling, [], None).expect("convention slots")),
                Vec::new(),
            )
        };
        let microsoft = context("ms");
        let system_v = context("amd64");
        let microsoft_synonym = context("windows-x64");

        assert_eq!(
            microsoft.convention_slots().unwrap().calling_convention(),
            "ms"
        );
        assert_eq!(
            microsoft.effective_abi_class(),
            SourceAbiClass::MicrosoftX64
        );
        assert_eq!(system_v.effective_abi_class(), SourceAbiClass::SystemVAMD64);
        assert_eq!(
            microsoft_synonym.effective_abi_class(),
            SourceAbiClass::MicrosoftX64
        );
        assert_ne!(
            microsoft.semantic_identity_bytes(),
            system_v.semantic_identity_bytes()
        );
    }

    #[test]
    fn machine_context_identity_binds_interfaces_calls_and_memory_geometry() {
        let little = semantic_identity_arch(Endianness::Little);
        let big = semantic_identity_arch(Endianness::Big);
        assert_ne!(
            SourceMachineContext::from_blocks(&[], Some(&little)).semantic_identity_bytes(),
            SourceMachineContext::from_blocks(&[], Some(&big)).semantic_identity_bytes(),
            "endianness is semantic identity"
        );

        let base_interface = SourceFunctionInterface::new_exact(
            b"machine-context-return-v1".to_vec(),
            "test-abi",
            [],
            SourceFunctionReturn::Void,
            [],
        )
        .and_then(|interface| interface.with_return_address_storage(register_storage(8, 8)))
        .and_then(|interface| interface.with_stack_pointer_storage(register_storage(0, 8)))
        .expect("exact base interface");
        let stacked_interface = base_interface
            .clone()
            .with_exact_stacked_return(0, 8, 8, 8)
            .expect("exact stacked return");
        let base = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&little),
            Some(base_interface),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        let stacked = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&little),
            Some(stacked_interface),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert_ne!(
            base.semantic_identity_bytes(),
            stacked.semantic_identity_bytes(),
            "return mechanics are semantic identity"
        );

        let target = Varnode::register(16, 8);
        let mut call_block = R2ILBlock::new(0x4000, 1);
        call_block.push(R2ILOp::Call { target });
        call_block.stamp_instruction(0, 0x4000);
        let identity = SourceCallSiteIdentity::new(0x4000, register_storage(16, 8));
        let call_interface = |complete| {
            SourceCallSiteInterface::new(
                b"machine-context-call-v1".to_vec(),
                identity,
                complete,
                "test-abi",
                [SourceCallArgumentSpec::new(0, register_storage(24, 8))],
                false,
                false,
                SourceCallResult::Void,
            )
            .expect("exact call interface")
        };
        let incomplete = SourceMachineContext::from_blocks_with_interfaces(
            &[call_block.clone()],
            Some(&little),
            None,
            SourceMachineRoles::default(),
            None,
            vec![call_interface(false)],
        );
        let complete = SourceMachineContext::from_blocks_with_interfaces(
            &[call_block],
            Some(&little),
            None,
            SourceMachineRoles::default(),
            None,
            vec![call_interface(true)],
        );
        assert_ne!(
            incomplete.semantic_identity_bytes(),
            complete.semantic_identity_bytes(),
            "callsite completeness is semantic identity"
        );
    }

    #[test]
    fn function_interface_rejects_overlapping_parameter_aliases() {
        assert_eq!(
            SourceFunctionInterface::new(
                b"overlapping-register-interface".to_vec(),
                "test-abi",
                [
                    SourceAbiParameterSpec::new(0, register_storage(0, 8)),
                    SourceAbiParameterSpec::new(1, register_storage(4, 4)),
                ],
                SourceFunctionReturn::Void,
                [],
            ),
            Err(SourceFunctionInterfaceError::OverlappingRegisterStorages)
        );
    }

    #[test]
    fn exact_function_interface_retains_local_and_parameter_home_roles() {
        let parameter_storage = register_storage(0, 8);
        let base_storage = register_storage(64, 8);
        let interface = SourceFunctionInterface::new_exact(
            b"exact-stack-slot-roles".to_vec(),
            "test-abi",
            [SourceAbiParameterSpec::new(0, parameter_storage)],
            SourceFunctionReturn::Void,
            [
                SourceStackSlotSpec::new_local(
                    StackAddressBase::FramePointer,
                    base_storage,
                    -16,
                    8,
                ),
                SourceStackSlotSpec::new_parameter_home(
                    StackAddressBase::FramePointer,
                    base_storage,
                    -8,
                    8,
                    0,
                    parameter_storage,
                ),
            ],
        )
        .expect("classified stack-slot roles are exact");

        assert!(interface.stack_slot_roles_complete());
        assert_eq!(
            interface.stack_slots()[0].role(),
            SourceStackSlotRole::Local
        );
        assert_eq!(
            interface.stack_slots()[1].role(),
            SourceStackSlotRole::ParameterHome {
                parameter_index: 0,
                home_storage: parameter_storage,
            }
        );
        let mut block = R2ILBlock::new(0x1000, 4);
        block.push(R2ILOp::Return {
            target: Varnode::constant(0, 8),
        });
        let artifact =
            crate::SsaArtifact::for_decompile_with_interface(&[block], None, interface.clone())
                .expect("SSA artifact retains the exact source interface");
        assert_eq!(
            artifact.machine_context().function_interface(),
            Some(&interface)
        );

        let compatibility = SourceFunctionInterface::new(
            b"compatibility-stack-slot".to_vec(),
            "test-abi",
            [SourceAbiParameterSpec::new(0, parameter_storage)],
            SourceFunctionReturn::Void,
            [SourceStackSlotSpec::new(
                StackAddressBase::FramePointer,
                base_storage,
                -8,
                8,
            )],
        )
        .expect("unclassified compatibility resource remains representable");
        assert!(!compatibility.stack_slot_roles_complete());
        assert_eq!(
            compatibility.stack_slots()[0].role(),
            SourceStackSlotRole::UnclassifiedResource
        );
    }

    #[test]
    fn stack_pointer_binding_is_explicit_disjoint_and_matches_stack_resources() {
        let parameter = register_storage(0, 8);
        let result = register_storage(8, 8);
        let stack_pointer = register_storage(64, 8);
        let frame_pointer = register_storage(72, 8);
        let return_address = register_storage(80, 8);
        let unbound = |slots| {
            SourceFunctionInterface::new_exact(
                b"typed-stack-pointer".to_vec(),
                "test-abi",
                [SourceAbiParameterSpec::new(0, parameter)],
                SourceFunctionReturn::Register { storage: result },
                slots,
            )
        };
        let build = |slots| {
            unbound(slots)
                .and_then(|interface| interface.with_return_address_storage(return_address))
        };

        assert_eq!(
            unbound(Vec::new())
                .and_then(|interface| interface.with_return_address_storage(parameter)),
            Err(SourceFunctionInterfaceError::InvalidReturnAddressStorage)
        );
        assert_eq!(
            unbound(Vec::new()).and_then(|interface| interface.with_return_address_storage(result)),
            Err(SourceFunctionInterfaceError::InvalidReturnAddressStorage)
        );
        assert_eq!(
            unbound(vec![SourceStackSlotSpec::new_local(
                StackAddressBase::FramePointer,
                frame_pointer,
                -8,
                8,
            )])
            .and_then(|interface| interface.with_return_address_storage(frame_pointer)),
            Err(SourceFunctionInterfaceError::InvalidReturnAddressStorage)
        );
        assert_eq!(
            unbound(vec![SourceStackSlotSpec::new_local(
                StackAddressBase::StackPointer,
                stack_pointer,
                0,
                8,
            )])
            .and_then(|interface| interface.with_return_address_storage(stack_pointer)),
            Err(SourceFunctionInterfaceError::InvalidReturnAddressStorage)
        );

        let slotless = build(Vec::new())
            .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
            .expect("slotless interfaces still carry exit machine state");
        assert_eq!(slotless.stack_pointer_storage(), Some(stack_pointer));

        let frame_only = build(vec![SourceStackSlotSpec::new_local(
            StackAddressBase::FramePointer,
            frame_pointer,
            -8,
            8,
        )])
        .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
        .expect("frame-pointer resources are disjoint from the stack pointer");
        assert_eq!(frame_only.stack_pointer_storage(), Some(stack_pointer));

        let mixed = build(vec![
            SourceStackSlotSpec::new_local(StackAddressBase::FramePointer, frame_pointer, -8, 8),
            SourceStackSlotSpec::new_local(StackAddressBase::StackPointer, stack_pointer, 0, 8),
        ])
        .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
        .expect("mixed bases retain the exact stack-pointer carrier");
        assert_eq!(mixed.stack_pointer_storage(), Some(stack_pointer));

        assert_eq!(
            build(vec![SourceStackSlotSpec::new_local(
                StackAddressBase::StackPointer,
                stack_pointer,
                0,
                8,
            )])
            .and_then(|interface| {
                interface.with_stack_pointer_storage(register_storage(88, 8))
            }),
            Err(SourceFunctionInterfaceError::InvalidStackPointerStorage)
        );
        assert_eq!(
            build(Vec::new()).and_then(|interface| interface.with_stack_pointer_storage(parameter)),
            Err(SourceFunctionInterfaceError::InvalidStackPointerStorage)
        );
        assert_eq!(
            build(vec![SourceStackSlotSpec::new_local(
                StackAddressBase::FramePointer,
                frame_pointer,
                -8,
                8,
            )])
            .and_then(|interface| interface.with_stack_pointer_storage(frame_pointer)),
            Err(SourceFunctionInterfaceError::InvalidStackPointerStorage)
        );
    }

    #[test]
    fn exact_machine_interface_requires_declared_full_width_ra_and_sp() {
        let stack_pointer = register_storage(64, 8);
        let return_address = register_storage(80, 8);
        let make = || {
            SourceFunctionInterface::new_exact(
                b"exact-machine-roles".to_vec(),
                "test-abi",
                [],
                SourceFunctionReturn::Void,
                [],
            )
            .expect("exact interface")
        };
        let mut arch = ArchSpec::new("exact-machine-roles");
        arch.addr_size = 8;
        arch.add_register(RegisterDef::new("sp", stack_pointer.offset, 8));
        arch.add_register(RegisterDef::new("lr", return_address.offset, 8));

        let without_roles = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(make()),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!without_roles.abi_model().is_coherent());

        let return_only = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(
                make()
                    .with_return_address_storage(return_address)
                    .expect("return-address role"),
            ),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!return_only.abi_model().is_coherent());

        let complete = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(
                make()
                    .with_return_address_storage(return_address)
                    .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
                    .expect("exact machine roles"),
            ),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(complete.abi_model().is_coherent());

        let compatibility = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(
                SourceFunctionInterface::new(
                    b"compatibility-machine-roles".to_vec(),
                    "test-abi",
                    [],
                    SourceFunctionReturn::Void,
                    [],
                )
                .and_then(|interface| interface.with_return_address_storage(return_address))
                .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
                .expect("compatibility interface remains representable for refusal diagnostics"),
            ),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(
            !compatibility.abi_model().is_coherent(),
            "legacy incomplete-role interfaces must never supply usable ABI authority"
        );

        let narrow_stack_pointer = register_storage(96, 4);
        arch.add_register(RegisterDef::new("narrow_sp", 96, 4));
        let narrow = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(
                make()
                    .with_return_address_storage(return_address)
                    .and_then(|interface| {
                        interface.with_stack_pointer_storage(narrow_stack_pointer)
                    })
                    .expect("standalone binding is architecture-independent"),
            ),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!narrow.abi_model().is_coherent());

        let subregister_stack_pointer = register_storage(104, 8);
        arch.add_register(RegisterDef::sub("sp_alias", 104, 8, "missing_sp_parent"));
        let subregister_sp = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(
                make()
                    .with_return_address_storage(return_address)
                    .and_then(|interface| {
                        interface.with_stack_pointer_storage(subregister_stack_pointer)
                    })
                    .expect("standalone binding cannot inspect ArchSpec parentage"),
            ),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!subregister_sp.abi_model().is_coherent());

        let subregister_return_address = register_storage(112, 8);
        arch.add_register(RegisterDef::sub("lr_alias", 112, 8, "missing_lr_parent"));
        let subregister_ra = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(
                make()
                    .with_return_address_storage(subregister_return_address)
                    .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
                    .expect("standalone binding cannot inspect ArchSpec parentage"),
            ),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!subregister_ra.abi_model().is_coherent());
    }

    #[test]
    fn exact_stacked_return_requires_matching_registers_and_byte_ram() {
        let stack_pointer = register_storage(64, 8);
        let return_address = register_storage(80, 8);
        let make = || {
            SourceFunctionInterface::new_exact(
                b"exact-stacked-return".to_vec(),
                "test-abi",
                [],
                SourceFunctionReturn::Void,
                [],
            )
            .and_then(|interface| interface.with_return_address_storage(return_address))
            .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
            .expect("exact machine roles")
        };
        let exact = make()
            .with_exact_stacked_return(0, 8, 8, 8)
            .expect("canonical stacked return");
        let mut arch = ArchSpec::new("exact-stacked-return");
        arch.addr_size = 8;
        arch.add_register(RegisterDef::new("source-ra", return_address.offset, 8));
        arch.add_register(RegisterDef::new("source-sp", stack_pointer.offset, 8));
        arch.add_space(AddressSpace::ram(8));

        let coherent = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(exact.clone()),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(coherent.abi_model().is_coherent());
        assert_eq!(coherent.return_mechanism(), exact.return_mechanism());

        let absent = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(make()),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(absent.abi_model().is_coherent());
        assert_eq!(absent.return_mechanism(), None);

        let mut subregister = arch.clone();
        subregister.registers.clear();
        subregister.add_register(RegisterDef::sub(
            "source-ra-alias",
            return_address.offset,
            8,
            "untrusted-parent",
        ));
        subregister.add_register(RegisterDef::new("source-sp", stack_pointer.offset, 8));
        let context = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&subregister),
            Some(exact.clone()),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!context.abi_model().is_coherent());

        let mut wrong_machine_width = arch.clone();
        wrong_machine_width.addr_size = 4;
        wrong_machine_width.spaces.clear();
        wrong_machine_width.add_space(AddressSpace::ram(4));
        let context = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&wrong_machine_width),
            Some(exact.clone()),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!context.abi_model().is_coherent());

        let mut word_addressed = arch.clone();
        word_addressed.spaces[0].word_size = 2;
        let context = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&word_addressed),
            Some(exact.clone()),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!context.abi_model().is_coherent());

        let mut wrong_ram_width = arch;
        wrong_ram_width.spaces[0].addr_size = 4;
        let context = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&wrong_ram_width),
            Some(exact),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!context.abi_model().is_coherent());
    }

    #[test]
    fn exact_machine_interface_requires_top_level_address_width_frame_pointer() {
        let stack_pointer = register_storage(64, 8);
        let frame_pointer = register_storage(72, 8);
        let return_address = register_storage(80, 8);
        let make_explicit = |frame_pointer| {
            SourceFunctionInterface::new_exact(
                b"exact-machine-frame-pointer".to_vec(),
                "test-abi",
                [],
                SourceFunctionReturn::Void,
                [],
            )
            .and_then(|interface| interface.with_return_address_storage(return_address))
            .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
            .and_then(|interface| interface.with_frame_pointer_storage(frame_pointer))
            .expect("exact disjoint frame carriers")
        };
        let make_slot_derived = |frame_pointer, stack_pointer, return_address| {
            SourceFunctionInterface::new_exact(
                b"slot-derived-machine-frame-pointer".to_vec(),
                "test-abi",
                [],
                SourceFunctionReturn::Void,
                [SourceStackSlotSpec::new_local(
                    StackAddressBase::FramePointer,
                    frame_pointer,
                    -8,
                    8,
                )],
            )
            .and_then(|interface| interface.with_return_address_storage(return_address))
            .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
            .expect("exact slot-derived frame carriers")
        };
        let mut arch = ArchSpec::new("exact-machine-frame-pointer");
        arch.addr_size = 8;
        arch.add_register(RegisterDef::new("sp", stack_pointer.offset, 8));
        arch.add_register(RegisterDef::new("fp", frame_pointer.offset, 8));
        arch.add_register(RegisterDef::new("lr", return_address.offset, 8));

        let coherent = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(make_explicit(frame_pointer)),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(coherent.abi_model().is_coherent());
        assert_eq!(
            coherent.abi_model().frame_pointer_storage(),
            Some(frame_pointer)
        );

        let slot_derived = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(make_slot_derived(
                frame_pointer,
                stack_pointer,
                return_address,
            )),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(slot_derived.abi_model().is_coherent());
        assert_eq!(
            slot_derived.abi_model().frame_pointer_storage(),
            Some(frame_pointer)
        );

        let absent = SourceFunctionInterface::new_exact(
            b"absent-machine-frame-pointer".to_vec(),
            "test-abi",
            [],
            SourceFunctionReturn::Void,
            [],
        )
        .and_then(|interface| interface.with_return_address_storage(return_address))
        .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
        .expect("frame-pointer absence remains representable");
        let absent = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(absent),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(absent.abi_model().is_coherent());
        assert_eq!(absent.abi_model().frame_pointer_storage(), None);

        let narrow_stack_pointer = register_storage(88, 4);
        let narrow_frame_pointer = register_storage(92, 4);
        let narrow_return_address = register_storage(96, 4);
        arch.add_register(RegisterDef::new(
            "narrow_fp",
            narrow_frame_pointer.offset,
            narrow_frame_pointer.size,
        ));
        arch.add_register(RegisterDef::new(
            "narrow_sp",
            narrow_stack_pointer.offset,
            narrow_stack_pointer.size,
        ));
        arch.add_register(RegisterDef::new(
            "narrow_lr",
            narrow_return_address.offset,
            narrow_return_address.size,
        ));
        let narrow_interface = SourceFunctionInterface::new_exact(
            b"narrow-machine-frame-pointer".to_vec(),
            "test-abi",
            [],
            SourceFunctionReturn::Void,
            [SourceStackSlotSpec::new_local(
                StackAddressBase::FramePointer,
                narrow_frame_pointer,
                -8,
                4,
            )],
        )
        .and_then(|interface| interface.with_return_address_storage(narrow_return_address))
        .and_then(|interface| interface.with_stack_pointer_storage(narrow_stack_pointer))
        .expect("source-width-coherent narrow carriers remain representable");
        let narrow = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(narrow_interface),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!narrow.abi_model().is_coherent());

        let subregister_frame_pointer = register_storage(104, 8);
        arch.add_register(RegisterDef::sub(
            "fp_alias",
            subregister_frame_pointer.offset,
            subregister_frame_pointer.size,
            "missing_fp_parent",
        ));
        let subregister = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(make_slot_derived(
                subregister_frame_pointer,
                stack_pointer,
                return_address,
            )),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!subregister.abi_model().is_coherent());

        assert!(!is_exact_top_level_address_register(
            &arch,
            CanonicalStorageId {
                space: CanonicalStorageSpace::Ram,
                offset: frame_pointer.offset,
                size: frame_pointer.size,
            },
            8,
        ));

        let overlapping = SourceFunctionInterface::new_exact(
            b"overlapping-machine-frame-pointer".to_vec(),
            "test-abi",
            [SourceAbiParameterSpec::new(0, frame_pointer)],
            SourceFunctionReturn::Void,
            [SourceStackSlotSpec::new_local(
                StackAddressBase::FramePointer,
                frame_pointer,
                -8,
                8,
            )],
        )
        .and_then(|interface| interface.with_return_address_storage(return_address))
        .and_then(|interface| interface.with_stack_pointer_storage(stack_pointer))
        .expect("representable overlapping source carrier");
        let overlapping = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(overlapping),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(!overlapping.abi_model().is_coherent());
    }

    #[test]
    fn exact_function_interface_rejects_malformed_parameter_homes() {
        let parameter_storage = register_storage(0, 8);
        let base_storage = register_storage(64, 8);
        let build = |slots| {
            SourceFunctionInterface::new_exact(
                b"malformed-stack-slot-role".to_vec(),
                "test-abi",
                [SourceAbiParameterSpec::new(0, parameter_storage)],
                SourceFunctionReturn::Void,
                slots,
            )
        };

        assert_eq!(
            build(vec![SourceStackSlotSpec::new(
                StackAddressBase::FramePointer,
                base_storage,
                -8,
                8,
            )]),
            Err(SourceFunctionInterfaceError::InvalidStackSlotRole)
        );
        assert_eq!(
            build(vec![SourceStackSlotSpec::new_parameter_home(
                StackAddressBase::FramePointer,
                base_storage,
                -8,
                8,
                1,
                parameter_storage,
            )]),
            Err(SourceFunctionInterfaceError::InvalidStackSlotRole)
        );
        assert_eq!(
            build(vec![SourceStackSlotSpec::new_parameter_home(
                StackAddressBase::FramePointer,
                base_storage,
                -8,
                8,
                0,
                register_storage(8, 8),
            )]),
            Err(SourceFunctionInterfaceError::InvalidStackSlotRole)
        );
        assert_eq!(
            build(vec![
                SourceStackSlotSpec::new_parameter_home(
                    StackAddressBase::FramePointer,
                    base_storage,
                    -8,
                    8,
                    0,
                    parameter_storage,
                ),
                SourceStackSlotSpec::new_parameter_home(
                    StackAddressBase::StackPointer,
                    register_storage(72, 8),
                    -8,
                    8,
                    0,
                    parameter_storage,
                ),
            ]),
            Err(SourceFunctionInterfaceError::InvalidStackSlotRole)
        );
    }

    fn demo_struct_type_graph() -> SourceTypeGraph {
        let members = (0..14).map(|index| {
            SourceAggregateMember::new(
                index,
                1,
                u64::from(index) * 32,
                32,
                format!("member_{index}"),
            )
        });
        SourceTypeGraph::new(
            [
                SourceType::new(0, SourceTypeKind::Struct { aggregate_id: 0 }, 56 * 8, 32),
                SourceType::new(1, SourceTypeKind::SignedInteger, 32, 32),
                SourceType::new(2, SourceTypeKind::Pointer { target_type_id: 0 }, 64, 64),
            ],
            [SourceAggregateLayout::new(
                0,
                0,
                56 * 8,
                32,
                "DemoStruct",
                members,
            )],
        )
        .expect("valid exact DemoStruct graph")
    }

    #[test]
    fn function_interface_retains_exact_logical_type_graph() {
        assert_eq!(
            SourceTypeGraph::new(
                [SourceType::new(0, SourceTypeKind::SignedInteger, 32, 16)],
                [],
            ),
            Err(SourceTypeGraphError::InvalidType)
        );
        let pointer32 = SourceTypeGraph::new(
            [
                SourceType::new(0, SourceTypeKind::Struct { aggregate_id: 0 }, 32, 32),
                SourceType::new(1, SourceTypeKind::SignedInteger, 32, 32),
                SourceType::new(2, SourceTypeKind::Pointer { target_type_id: 0 }, 32, 32),
            ],
            [SourceAggregateLayout::new(
                0,
                0,
                32,
                32,
                "OneField",
                [SourceAggregateMember::new(0, 1, 0, 32, "value")],
            )],
        )
        .expect("valid 32-bit pointer graph");
        assert!(pointer32.validates_pointer_width(32));
        assert!(!pointer32.validates_pointer_width(64));
        let parameters = [
            SourceAbiParameterSpec::new(0, register_storage(0, 8)),
            SourceAbiParameterSpec::new(1, register_storage(8, 8)),
            SourceAbiParameterSpec::new(2, register_storage(16, 8)),
        ];
        let low_i32 = SourceCarrierProjection::new(SourceCarrierKind::LowBits, 0, 32);
        let interface = SourceFunctionInterface::new_with_logical_types(
            b"exact-type-layout".to_vec(),
            "test-abi",
            parameters,
            SourceFunctionReturn::Register {
                storage: register_storage(24, 8),
            },
            [],
            [
                SourceLogicalValue::new(
                    2,
                    SourceCarrierProjection::new(SourceCarrierKind::Full, 0, 64),
                ),
                SourceLogicalValue::new(1, low_i32),
                SourceLogicalValue::new(1, low_i32),
            ],
            Some(SourceLogicalValue::new(1, low_i32)),
            Some(demo_struct_type_graph()),
        )
        .expect("valid exact logical interface");

        assert_eq!(
            interface.schema_version(),
            SOURCE_FUNCTION_INTERFACE_SCHEMA_VERSION
        );
        assert_eq!(interface.parameter_logical_values()[0].type_id(), 2);
        assert_eq!(
            interface.parameter_logical_values()[1].carrier().kind(),
            SourceCarrierKind::LowBits
        );
        let graph = interface.type_graph().expect("retained exact graph");
        assert_eq!(graph.schema_version(), SOURCE_TYPE_GRAPH_SCHEMA_VERSION);
        assert_eq!(graph.types().len(), 3);
        assert_eq!(graph.aggregates()[0].name(), "DemoStruct");
        assert_eq!(graph.aggregates()[0].members()[2].offset_bits(), 8 * 8);
        assert_eq!(graph.aggregates()[0].members()[13].offset_bits(), 52 * 8);

        let invalid = SourceFunctionInterface::new_with_logical_types(
            b"exact-type-layout".to_vec(),
            "test-abi",
            parameters,
            SourceFunctionReturn::Register {
                storage: register_storage(24, 8),
            },
            [],
            [
                SourceLogicalValue::new(
                    2,
                    SourceCarrierProjection::new(SourceCarrierKind::Full, 0, 64),
                ),
                SourceLogicalValue::new(
                    1,
                    SourceCarrierProjection::new(SourceCarrierKind::Full, 0, 32),
                ),
                SourceLogicalValue::new(1, low_i32),
            ],
            Some(SourceLogicalValue::new(1, low_i32)),
            Some(demo_struct_type_graph()),
        );
        assert!(matches!(
            invalid,
            Err(SourceFunctionInterfaceError::InvalidLogicalTypes { .. })
        ));
    }

    #[test]
    fn function_interface_accepts_exact_unsigned_byte_pointee() {
        let graph = SourceTypeGraph::new(
            [
                SourceType::new(0, SourceTypeKind::UnsignedInteger, 8, 8),
                SourceType::new(1, SourceTypeKind::Pointer { target_type_id: 0 }, 64, 64),
                SourceType::new(2, SourceTypeKind::UnsignedInteger, 64, 64),
            ],
            [],
        )
        .expect("unsigned-byte pointer graph");
        let full64 = SourceCarrierProjection::new(SourceCarrierKind::Full, 0, 64);
        let interface = SourceFunctionInterface::new_exact_with_logical_types(
            b"fnv-u8-pointer-revision".to_vec(),
            "aapcs64",
            [
                SourceAbiParameterSpec::new(0, register_storage(0, 8)),
                SourceAbiParameterSpec::new(1, register_storage(8, 8)),
            ],
            SourceFunctionReturn::Register {
                storage: register_storage(0, 8),
            },
            [],
            [
                SourceLogicalValue::new(1, full64),
                SourceLogicalValue::new(2, full64),
            ],
            Some(SourceLogicalValue::new(2, full64)),
            Some(graph),
        )
        .expect("exact FNV logical interface");

        let graph = interface.type_graph().expect("logical graph");
        assert_eq!(
            graph.types()[1].kind(),
            SourceTypeKind::Pointer { target_type_id: 0 }
        );
        assert_eq!(graph.types()[0].kind(), SourceTypeKind::UnsignedInteger);
    }

    #[test]
    fn source_type_graph_accepts_pointer_to_pointer() {
        let graph = SourceTypeGraph::new(
            [
                SourceType::new(0, SourceTypeKind::SignedInteger, 8, 8),
                SourceType::new(1, SourceTypeKind::Pointer { target_type_id: 0 }, 64, 64),
                SourceType::new(2, SourceTypeKind::Pointer { target_type_id: 1 }, 64, 64),
            ],
            [],
        )
        .expect("char ** is a well formed source type");
        assert_eq!(
            graph.types()[2].kind(),
            SourceTypeKind::Pointer { target_type_id: 1 }
        );
        assert!(graph.validates_pointer_width(64));
    }

    #[test]
    fn source_type_graph_rejects_pointer_to_absent_target() {
        assert_eq!(
            SourceTypeGraph::new(
                [SourceType::new(
                    0,
                    SourceTypeKind::Pointer { target_type_id: 1 },
                    64,
                    64,
                )],
                [],
            ),
            Err(SourceTypeGraphError::InvalidType)
        );
    }

    #[test]
    fn callsite_interface_rejects_bad_order_overlap_and_noreturn_result() {
        let identity = SourceCallSiteIdentity::new(
            0x1000,
            CanonicalStorageId {
                space: CanonicalStorageSpace::Ram,
                offset: 0x2000,
                size: 8,
            },
        );
        assert_eq!(
            SourceCallSiteInterface::new(
                b"call-revision".to_vec(),
                identity,
                true,
                "test-abi",
                [SourceCallArgumentSpec::new(1, register_storage(0, 8))],
                false,
                false,
                SourceCallResult::Void,
            ),
            Err(SourceCallSiteInterfaceError::InvalidArgumentOrder)
        );
        assert_eq!(
            SourceCallSiteInterface::new(
                b"call-revision".to_vec(),
                identity,
                true,
                "test-abi",
                [
                    SourceCallArgumentSpec::new(0, register_storage(0, 8)),
                    SourceCallArgumentSpec::new(1, register_storage(4, 8)),
                ],
                false,
                false,
                SourceCallResult::Void,
            ),
            Err(SourceCallSiteInterfaceError::OverlappingRegisterStorages)
        );
        assert_eq!(
            SourceCallSiteInterface::new(
                b"call-revision".to_vec(),
                identity,
                true,
                "test-abi",
                [],
                false,
                true,
                SourceCallResult::Register {
                    storage: register_storage(0, 8),
                },
            ),
            Err(SourceCallSiteInterfaceError::NoreturnWithResult)
        );
    }

    #[test]
    fn raw_call_sites_are_keyed_by_the_instruction_they_were_lifted_from() {
        let low_target = Varnode::ram(0x3000, 8);
        let high_target = Varnode::ram(0x4000, 8);
        let indirect_target = Varnode::register(0x18, 8);
        let mut high = R2ILBlock::new(0x2000, 4);
        high.push(R2ILOp::Call {
            target: high_target.clone(),
        });
        high.stamp_instruction(0, 0x2000);
        high.push(R2ILOp::CallInd {
            target: indirect_target.clone(),
        });
        high.stamp_instruction(1, 0x2002);
        let mut low = R2ILBlock::new(0x1000, 4);
        low.push(R2ILOp::Call {
            target: low_target.clone(),
        });
        low.stamp_instruction(0, 0x1000);
        // A transfer nothing lifted from an instruction is nobody's call site.
        low.push(R2ILOp::Call {
            target: low_target.clone(),
        });

        let context = SourceMachineContext::from_blocks(&[high, low], None);
        assert_eq!(
            context.raw_call_site_at(0x1000),
            Some(SourceCallSiteIdentity::new(
                0x1000,
                CanonicalStorageId::from_varnode(&low_target),
            ))
        );
        assert_eq!(
            context.raw_call_site_at(0x2000),
            Some(SourceCallSiteIdentity::new(
                0x2000,
                CanonicalStorageId::from_varnode(&high_target),
            ))
        );
        assert_eq!(
            context.raw_call_site_at(0x2002),
            Some(SourceCallSiteIdentity::new(
                0x2002,
                CanonicalStorageId::from_varnode(&indirect_target),
            ))
        );
        assert_eq!(context.raw_call_sites().len(), 3);
    }

    #[test]
    fn an_instruction_lifting_to_two_transfers_is_no_call_site() {
        let target = Varnode::ram(0x3000, 8);
        let mut block = R2ILBlock::new(0x1000, 4);
        block.push(R2ILOp::Call {
            target: target.clone(),
        });
        block.stamp_instruction(0, 0x1000);
        block.push(R2ILOp::Call { target });
        block.stamp_instruction(1, 0x1000);
        let context = SourceMachineContext::from_blocks(&[block], None);
        assert_eq!(context.raw_call_site_at(0x1000), None);
    }

    #[test]
    fn only_an_exact_source_correlated_branch_is_a_tail_call_site() {
        let target = Varnode::constant(0x5000, 8);
        let mut block = R2ILBlock::new(0x1000, 4);
        block.push(R2ILOp::Branch {
            target: target.clone(),
        });
        block.stamp_instruction(0, 0x1000);
        let identity =
            SourceCallSiteIdentity::new(0x1000, CanonicalStorageId::from_varnode(&target));
        let context = SourceMachineContext::from_blocks_with_interfaces_and_tail_calls(
            &[block.clone()],
            None,
            None,
            SourceMachineRoles::default(),
            None,
            Vec::new(),
            vec![identity],
        );
        assert_eq!(context.raw_call_site_at(0x1000), Some(identity));
        assert!(context.is_tail_call_site(identity));

        let wrong_target = SourceCallSiteIdentity::new(
            0x1000,
            CanonicalStorageId {
                offset: 0x5004,
                ..identity.target()
            },
        );
        let unproved = SourceMachineContext::from_blocks_with_interfaces_and_tail_calls(
            &[block],
            None,
            None,
            SourceMachineRoles::default(),
            None,
            Vec::new(),
            vec![wrong_target],
        );
        assert!(unproved.raw_call_sites().is_empty());
        assert!(!unproved.is_tail_call_site(wrong_target));
    }

    #[test]
    fn prepared_memory_sites_follow_inserted_register_alias_operations() {
        let mut arch = ArchSpec::new("prepared-memory-site-test");
        arch.addr_size = 8;
        arch.add_register(RegisterDef::new("rdi", 0, 8));
        arch.add_register(RegisterDef::new("edi", 0, 4));
        arch.add_register(RegisterDef::new("rax", 8, 8));
        arch.add_register(RegisterDef::new("eax", 8, 4));

        let mut block = R2ILBlock::new(0x2400, 4);
        block.push(R2ILOp::Copy {
            dst: Varnode::register(8, 8),
            src: Varnode::register(0, 8),
        });
        block.push(R2ILOp::Load {
            dst: Varnode::unique(0x100, 4),
            space: SpaceId::Custom(7),
            addr: Varnode::register(8, 4),
        });
        block.push(R2ILOp::Return {
            target: Varnode::register(8, 8),
        });

        let function = SSAFunction::from_blocks_for_decompile(&[block.clone()], Some(&arch))
            .expect("prepared SSA");
        let prepared_index = function
            .get_block(0x2400)
            .expect("prepared block")
            .ops
            .iter()
            .position(is_memory_op)
            .expect("prepared memory operation");
        assert!(prepared_index > 1, "alias extraction must precede the load");

        let mut context = SourceMachineContext::from_blocks(&[block], Some(&arch));
        assert_eq!(context.memory_space_at(0x2400, 1), Some(SpaceId::Custom(7)));
        assert!(context.remap_memory_sites_to_prepared(&function));
        assert_eq!(
            context.memory_space_at(0x2400, prepared_index),
            Some(SpaceId::Custom(7))
        );
        assert_eq!(context.memory_spaces_by_op().len(), 1);
    }

    #[test]
    fn prepared_memory_sites_reject_swapped_space_identities() {
        let mut block = R2ILBlock::new(0x2500, 4);
        block.push(R2ILOp::Load {
            dst: Varnode::unique(0x100, 4),
            space: SpaceId::Ram,
            addr: Varnode::register(0, 8),
        });
        block.push(R2ILOp::Store {
            space: SpaceId::Custom(7),
            addr: Varnode::register(8, 8),
            val: Varnode::unique(0x100, 4),
        });

        let mut function =
            SSAFunction::from_blocks_raw(&[block.clone()], None).expect("raw SSA function");
        let prepared = &mut function.get_block_mut(0x2500).expect("prepared block").ops;
        match &mut prepared[0] {
            SSAOp::Load { space, .. } => *space = SpaceId::Custom(7),
            op => panic!("expected load, got {op:?}"),
        }
        match &mut prepared[1] {
            SSAOp::Store { space, .. } => *space = SpaceId::Ram,
            op => panic!("expected store, got {op:?}"),
        }

        let mut context = SourceMachineContext::from_blocks(&[block], None);
        assert!(!context.remap_memory_sites_to_prepared(&function));
        assert!(context.memory_spaces_by_op().is_empty());
    }

    #[test]
    fn interface_registers_missing_from_architecture_are_incoherent() {
        let interface = SourceFunctionInterface::new(
            b"missing-register-interface".to_vec(),
            "test-abi",
            [SourceAbiParameterSpec::new(0, register_storage(0, 8))],
            SourceFunctionReturn::Void,
            [],
        )
        .expect("valid standalone interface");
        let context = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            None,
            Some(interface),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );
        assert!(context.abi_model().is_available());
        assert!(!context.abi_model().is_coherent());
    }

    #[test]
    fn stack_base_storage_missing_from_architecture_is_incoherent() {
        let interface = SourceFunctionInterface::new(
            b"missing-stack-base-interface".to_vec(),
            "test-abi",
            [],
            SourceFunctionReturn::Void,
            [SourceStackSlotSpec::new(
                StackAddressBase::StackPointer,
                register_storage(52, 4),
                -16,
                4,
            )],
        )
        .expect("valid standalone stack interface");
        let mut arch = ArchSpec::new("stack-base-mismatch-test");
        arch.addr_size = 4;
        arch.add_register(RegisterDef::new("r0", 0, 4));
        let context = SourceMachineContext::from_blocks_with_interfaces(
            &[],
            Some(&arch),
            Some(interface),
            SourceMachineRoles::default(),
            None,
            Vec::new(),
        );

        assert!(context.abi_model().is_available());
        assert!(!context.abi_model().is_coherent());
    }

    #[test]
    fn missing_architecture_keeps_typed_sites_but_marks_model_unavailable() {
        let mut block = R2ILBlock::new(0x1000, 4);
        block.push(R2ILOp::Load {
            dst: Varnode::unique(0x10, 4),
            space: SpaceId::Custom(7),
            addr: Varnode::register(0, 8),
        });
        let context = SourceMachineContext::from_blocks(&[block], None);

        assert!(!context.memory_model().is_available());
        assert!(!context.memory_model().is_coherent());
        assert_eq!(context.memory_space_at(0x1000, 0), Some(SpaceId::Custom(7)));
    }

    #[test]
    fn architecture_snapshot_applies_per_space_endianness() {
        let mut arch = ArchSpec::new("test-be");
        arch.addr_size = 8;
        arch.alignment = 4;
        arch.set_memory_endianness(Endianness::Big);
        let mut custom = AddressSpace::new(SpaceId::Custom(3), "little-data", 4);
        custom.word_size = 2;
        custom.endianness = Some(Endianness::Little);
        arch.add_space(custom);
        let context = SourceMachineContext::from_blocks(&[], Some(&arch));
        let model = context.memory_model();

        assert!(model.is_available());
        assert!(model.is_coherent());
        assert_eq!(model.default_address_bits(), 64);
        assert_eq!(model.default_endianness(), MachineMemoryEndianness::Big);
        assert_eq!(
            model
                .space(SpaceId::Ram)
                .map(MachineMemorySpace::endianness),
            Some(MachineMemoryEndianness::Big)
        );
        let custom = model.space(SpaceId::Custom(3)).expect("custom space");
        assert_eq!(custom.address_bits(), 32);
        assert_eq!(custom.word_size_bytes(), 2);
        assert_eq!(custom.endianness(), MachineMemoryEndianness::Little);
    }

    #[test]
    fn architecture_snapshot_uses_r2il_effective_address_size_fallback() {
        let mut arch = ArchSpec::new("fallback-address-size");
        arch.addr_size = 1;
        arch.add_register(RegisterDef::new("pc", 0, 8));
        arch.add_space(AddressSpace::new(SpaceId::Custom(9), "fallback", 1));
        let context = SourceMachineContext::from_blocks(&[], Some(&arch));
        let model = context.memory_model();

        assert_eq!(model.default_address_bits(), 64);
        assert_eq!(
            model
                .space(SpaceId::Custom(9))
                .map(MachineMemorySpace::address_bits),
            Some(64)
        );
        assert_eq!(
            model
                .space(SpaceId::Ram)
                .map(MachineMemorySpace::address_bits),
            Some(64)
        );
    }
}
