
MicrocontrollerApplication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad30  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c3c  0800ae70  0800ae70  0001ae70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800baac  0800baac  0001baac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bab4  0800bab4  0001bab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bab8  0800bab8  0001bab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000004  0800babc  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000adc  200001e0  0800bc98  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000cbc  0800bc98  00020cbc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000219a6  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003a80  00000000  00000000  00041bb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b70  00000000  00000000  00045638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001a08  00000000  00000000  000471a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00021ade  00000000  00000000  00048bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d1a7  00000000  00000000  0006a68e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000d21b7  00000000  00000000  00087835  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001599ec  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008708  00000000  00000000  00159a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800ae58 	.word	0x0800ae58

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	0800ae58 	.word	0x0800ae58

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_ldivmod>:
 8000bf8:	b97b      	cbnz	r3, 8000c1a <__aeabi_ldivmod+0x22>
 8000bfa:	b972      	cbnz	r2, 8000c1a <__aeabi_ldivmod+0x22>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bfbe      	ittt	lt
 8000c00:	2000      	movlt	r0, #0
 8000c02:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c06:	e006      	blt.n	8000c16 <__aeabi_ldivmod+0x1e>
 8000c08:	bf08      	it	eq
 8000c0a:	2800      	cmpeq	r0, #0
 8000c0c:	bf1c      	itt	ne
 8000c0e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c12:	f04f 30ff 	movne.w	r0, #4294967295
 8000c16:	f000 b9b9 	b.w	8000f8c <__aeabi_idiv0>
 8000c1a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c1e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c22:	2900      	cmp	r1, #0
 8000c24:	db09      	blt.n	8000c3a <__aeabi_ldivmod+0x42>
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	db1a      	blt.n	8000c60 <__aeabi_ldivmod+0x68>
 8000c2a:	f000 f84d 	bl	8000cc8 <__udivmoddi4>
 8000c2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c36:	b004      	add	sp, #16
 8000c38:	4770      	bx	lr
 8000c3a:	4240      	negs	r0, r0
 8000c3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	db1b      	blt.n	8000c7c <__aeabi_ldivmod+0x84>
 8000c44:	f000 f840 	bl	8000cc8 <__udivmoddi4>
 8000c48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c50:	b004      	add	sp, #16
 8000c52:	4240      	negs	r0, r0
 8000c54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c58:	4252      	negs	r2, r2
 8000c5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c5e:	4770      	bx	lr
 8000c60:	4252      	negs	r2, r2
 8000c62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c66:	f000 f82f 	bl	8000cc8 <__udivmoddi4>
 8000c6a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c72:	b004      	add	sp, #16
 8000c74:	4240      	negs	r0, r0
 8000c76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7a:	4770      	bx	lr
 8000c7c:	4252      	negs	r2, r2
 8000c7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c82:	f000 f821 	bl	8000cc8 <__udivmoddi4>
 8000c86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c8e:	b004      	add	sp, #16
 8000c90:	4252      	negs	r2, r2
 8000c92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96e 	b.w	8000f8c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8083 	bne.w	8000dde <__udivmoddi4+0x116>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d947      	bls.n	8000d6e <__udivmoddi4+0xa6>
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b142      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	f1c2 0020 	rsb	r0, r2, #32
 8000ce8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cec:	4091      	lsls	r1, r2
 8000cee:	4097      	lsls	r7, r2
 8000cf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000d00:	fa1f fe87 	uxth.w	lr, r7
 8000d04:	fb08 c116 	mls	r1, r8, r6, ip
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1a:	f080 8119 	bcs.w	8000f50 <__udivmoddi4+0x288>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8116 	bls.w	8000f50 <__udivmoddi4+0x288>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	193c      	adds	r4, r7, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8105 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f240 8102 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d50:	3802      	subs	r0, #2
 8000d52:	443c      	add	r4, r7
 8000d54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xaa>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d150      	bne.n	8000e1c <__udivmoddi4+0x154>
 8000d7a:	1bcb      	subs	r3, r1, r7
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f f887 	uxth.w	r8, r7
 8000d84:	2601      	movs	r6, #1
 8000d86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8a:	0c21      	lsrs	r1, r4, #16
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb08 f30c 	mul.w	r3, r8, ip
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0xe2>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	f200 80e9 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1ac9      	subs	r1, r1, r3
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x10c>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x10a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80d9 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e7bf      	b.n	8000d5e <__udivmoddi4+0x96>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x12e>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80b1 	beq.w	8000f4a <__udivmoddi4+0x282>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x1cc>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0x140>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80b8 	bhi.w	8000f78 <__udivmoddi4+0x2b0>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	468c      	mov	ip, r1
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0a8      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000e16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f603 	lsr.w	r6, r0, r3
 8000e24:	4097      	lsls	r7, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2e:	40d9      	lsrs	r1, r3
 8000e30:	4330      	orrs	r0, r6
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e38:	fa1f f887 	uxth.w	r8, r7
 8000e3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb06 f108 	mul.w	r1, r6, r8
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x19c>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e56:	f080 808d 	bcs.w	8000f74 <__udivmoddi4+0x2ac>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 808a 	bls.w	8000f74 <__udivmoddi4+0x2ac>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b281      	uxth	r1, r0
 8000e68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e74:	fb00 f308 	mul.w	r3, r0, r8
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x1c4>
 8000e7c:	1879      	adds	r1, r7, r1
 8000e7e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e82:	d273      	bcs.n	8000f6c <__udivmoddi4+0x2a4>
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d971      	bls.n	8000f6c <__udivmoddi4+0x2a4>
 8000e88:	3802      	subs	r0, #2
 8000e8a:	4439      	add	r1, r7
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e92:	e778      	b.n	8000d86 <__udivmoddi4+0xbe>
 8000e94:	f1c6 0c20 	rsb	ip, r6, #32
 8000e98:	fa03 f406 	lsl.w	r4, r3, r6
 8000e9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ea0:	431c      	orrs	r4, r3
 8000ea2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	0c3b      	lsrs	r3, r7, #16
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fa1f f884 	uxth.w	r8, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eca:	458a      	cmp	sl, r1
 8000ecc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x220>
 8000ed6:	1861      	adds	r1, r4, r1
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000edc:	d248      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000ede:	458a      	cmp	sl, r1
 8000ee0:	d946      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4421      	add	r1, r4
 8000ee8:	eba1 010a 	sub.w	r1, r1, sl
 8000eec:	b2bf      	uxth	r7, r7
 8000eee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45b8      	cmp	r8, r7
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x24a>
 8000f02:	19e7      	adds	r7, r4, r7
 8000f04:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f08:	d22e      	bcs.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d92c      	bls.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4427      	add	r7, r4
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba7 0708 	sub.w	r7, r7, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454f      	cmp	r7, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	4649      	mov	r1, r9
 8000f24:	d31a      	bcc.n	8000f5c <__udivmoddi4+0x294>
 8000f26:	d017      	beq.n	8000f58 <__udivmoddi4+0x290>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x27a>
 8000f2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	ea4c 0202 	orr.w	r2, ip, r2
 8000f3c:	40f7      	lsrs	r7, r6
 8000f3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f42:	2600      	movs	r6, #0
 8000f44:	4631      	mov	r1, r6
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e70b      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6fd      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f58:	4543      	cmp	r3, r8
 8000f5a:	d2e5      	bcs.n	8000f28 <__udivmoddi4+0x260>
 8000f5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f60:	eb69 0104 	sbc.w	r1, r9, r4
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7df      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e7d2      	b.n	8000f12 <__udivmoddi4+0x24a>
 8000f6c:	4660      	mov	r0, ip
 8000f6e:	e78d      	b.n	8000e8c <__udivmoddi4+0x1c4>
 8000f70:	4681      	mov	r9, r0
 8000f72:	e7b9      	b.n	8000ee8 <__udivmoddi4+0x220>
 8000f74:	4666      	mov	r6, ip
 8000f76:	e775      	b.n	8000e64 <__udivmoddi4+0x19c>
 8000f78:	4630      	mov	r0, r6
 8000f7a:	e74a      	b.n	8000e12 <__udivmoddi4+0x14a>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	4439      	add	r1, r7
 8000f82:	e713      	b.n	8000dac <__udivmoddi4+0xe4>
 8000f84:	3802      	subs	r0, #2
 8000f86:	443c      	add	r4, r7
 8000f88:	e724      	b.n	8000dd4 <__udivmoddi4+0x10c>
 8000f8a:	bf00      	nop

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <DWT_Init>:
#endif

//#############################################################################################
TIM_HandleTypeDef htim2;
__STATIC_INLINE void DWT_Init(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // allow to use counter
 8000f94:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <DWT_Init+0x28>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	4a07      	ldr	r2, [pc, #28]	; (8000fb8 <DWT_Init+0x28>)
 8000f9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f9e:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // start counter
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <DWT_Init+0x2c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a05      	ldr	r2, [pc, #20]	; (8000fbc <DWT_Init+0x2c>)
 8000fa6:	f043 0301 	orr.w	r3, r3, #1
 8000faa:	6013      	str	r3, [r2, #0]
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	e000edf0 	.word	0xe000edf0
 8000fbc:	e0001000 	.word	0xe0001000

08000fc0 <hx711_delay_us>:
void hx711_delay_us(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
	uint32_t delay = _HX711_DELAY_US_LOOP;
 8000fc6:	2304      	movs	r3, #4
 8000fc8:	607b      	str	r3, [r7, #4]
	  while (delay > 0)
 8000fca:	e006      	b.n	8000fda <hx711_delay_us+0x1a>
	  {
	    delay--;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	607b      	str	r3, [r7, #4]
	    asm("NOP"); asm("NOP"); asm("NOP"); asm("NOP");
 8000fd2:	bf00      	nop
 8000fd4:	bf00      	nop
 8000fd6:	bf00      	nop
 8000fd8:	bf00      	nop
	  while (delay > 0)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1f5      	bne.n	8000fcc <hx711_delay_us+0xc>
	  }

}
 8000fe0:	bf00      	nop
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <hx711_lock>:
//#############################################################################################
void hx711_lock(hx711_t *hx711)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b082      	sub	sp, #8
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
  while (hx711->lock)
 8000ff6:	e002      	b.n	8000ffe <hx711_lock+0x10>
    hx711_delay(1);
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	f001 fd3d 	bl	8002a78 <HAL_Delay>
  while (hx711->lock)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	7d1b      	ldrb	r3, [r3, #20]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1f8      	bne.n	8000ff8 <hx711_lock+0xa>
  hx711->lock = 1;      
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2201      	movs	r2, #1
 800100a:	751a      	strb	r2, [r3, #20]
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <hx711_unlock>:
//#############################################################################################
void hx711_unlock(hx711_t *hx711)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  hx711->lock = 0;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2200      	movs	r2, #0
 8001020:	751a      	strb	r2, [r3, #20]
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <hx711_init>:
//#############################################################################################
void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b08a      	sub	sp, #40	; 0x28
 8001032:	af00      	add	r7, sp, #0
 8001034:	60f8      	str	r0, [r7, #12]
 8001036:	60b9      	str	r1, [r7, #8]
 8001038:	603b      	str	r3, [r7, #0]
 800103a:	4613      	mov	r3, r2
 800103c:	80fb      	strh	r3, [r7, #6]
  DWT_Init();
 800103e:	f7ff ffa7 	bl	8000f90 <DWT_Init>
  hx711_lock(hx711);
 8001042:	68f8      	ldr	r0, [r7, #12]
 8001044:	f7ff ffd3 	bl	8000fee <hx711_lock>
  hx711->clk_gpio = clk_gpio;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	88fa      	ldrh	r2, [r7, #6]
 8001052:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	683a      	ldr	r2, [r7, #0]
 8001058:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800105e:	815a      	strh	r2, [r3, #10]
  
  GPIO_InitTypeDef  gpio = {0};
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 8001070:	2301      	movs	r3, #1
 8001072:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8001078:	2302      	movs	r3, #2
 800107a:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 800107c:	88fb      	ldrh	r3, [r7, #6]
 800107e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	4619      	mov	r1, r3
 8001086:	68b8      	ldr	r0, [r7, #8]
 8001088:	f002 ffdc 	bl	8004044 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 800108c:	2300      	movs	r3, #0
 800108e:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 8001090:	2301      	movs	r3, #1
 8001092:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8001094:	2302      	movs	r3, #2
 8001096:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 8001098:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800109a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	4619      	mov	r1, r3
 80010a2:	6838      	ldr	r0, [r7, #0]
 80010a4:	f002 ffce 	bl	8004044 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	6818      	ldr	r0, [r3, #0]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	891b      	ldrh	r3, [r3, #8]
 80010b0:	2201      	movs	r2, #1
 80010b2:	4619      	mov	r1, r3
 80010b4:	f003 f946 	bl	8004344 <HAL_GPIO_WritePin>
  hx711_delay(10);
 80010b8:	200a      	movs	r0, #10
 80010ba:	f001 fcdd 	bl	8002a78 <HAL_Delay>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	6818      	ldr	r0, [r3, #0]
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	891b      	ldrh	r3, [r3, #8]
 80010c6:	2200      	movs	r2, #0
 80010c8:	4619      	mov	r1, r3
 80010ca:	f003 f93b 	bl	8004344 <HAL_GPIO_WritePin>
  hx711_delay(10);  
 80010ce:	200a      	movs	r0, #10
 80010d0:	f001 fcd2 	bl	8002a78 <HAL_Delay>
  hx711_value(hx711);
 80010d4:	68f8      	ldr	r0, [r7, #12]
 80010d6:	f000 f80a 	bl	80010ee <hx711_value>
  hx711_value(hx711);
 80010da:	68f8      	ldr	r0, [r7, #12]
 80010dc:	f000 f807 	bl	80010ee <hx711_value>
  hx711_unlock(hx711); 
 80010e0:	68f8      	ldr	r0, [r7, #12]
 80010e2:	f7ff ff97 	bl	8001014 <hx711_unlock>
}
 80010e6:	bf00      	nop
 80010e8:	3728      	adds	r7, #40	; 0x28
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <hx711_value>:
//#############################################################################################
int32_t hx711_value(hx711_t *hx711)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b086      	sub	sp, #24
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
  uint32_t data = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	617b      	str	r3, [r7, #20]
  uint32_t  startTime = HAL_GetTick();
 80010fa:	f001 fca5 	bl	8002a48 <HAL_GetTick>
 80010fe:	60f8      	str	r0, [r7, #12]
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 8001100:	e00b      	b.n	800111a <hx711_value+0x2c>
  {
    hx711_delay(1);
 8001102:	2001      	movs	r0, #1
 8001104:	f001 fcb8 	bl	8002a78 <HAL_Delay>
    if(HAL_GetTick() - startTime > 150)
 8001108:	f001 fc9e 	bl	8002a48 <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	2b96      	cmp	r3, #150	; 0x96
 8001114:	d901      	bls.n	800111a <hx711_value+0x2c>
      return 0;
 8001116:	2300      	movs	r3, #0
 8001118:	e055      	b.n	80011c6 <hx711_value+0xd8>
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685a      	ldr	r2, [r3, #4]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	895b      	ldrh	r3, [r3, #10]
 8001122:	4619      	mov	r1, r3
 8001124:	4610      	mov	r0, r2
 8001126:	f003 f8f5 	bl	8004314 <HAL_GPIO_ReadPin>
 800112a:	4603      	mov	r3, r0
 800112c:	2b01      	cmp	r3, #1
 800112e:	d0e8      	beq.n	8001102 <hx711_value+0x14>
  }
  for(int8_t i=0; i<24 ; i++)
 8001130:	2300      	movs	r3, #0
 8001132:	74fb      	strb	r3, [r7, #19]
 8001134:	e02a      	b.n	800118c <hx711_value+0x9e>
  {
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6818      	ldr	r0, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	891b      	ldrh	r3, [r3, #8]
 800113e:	2201      	movs	r2, #1
 8001140:	4619      	mov	r1, r3
 8001142:	f003 f8ff 	bl	8004344 <HAL_GPIO_WritePin>
    hx711_delay_us();
 8001146:	f7ff ff3b 	bl	8000fc0 <hx711_delay_us>
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6818      	ldr	r0, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	891b      	ldrh	r3, [r3, #8]
 8001152:	2200      	movs	r2, #0
 8001154:	4619      	mov	r1, r3
 8001156:	f003 f8f5 	bl	8004344 <HAL_GPIO_WritePin>
    hx711_delay_us();
 800115a:	f7ff ff31 	bl	8000fc0 <hx711_delay_us>
    data = data << 1;    
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	617b      	str	r3, [r7, #20]
    if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685a      	ldr	r2, [r3, #4]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	895b      	ldrh	r3, [r3, #10]
 800116c:	4619      	mov	r1, r3
 800116e:	4610      	mov	r0, r2
 8001170:	f003 f8d0 	bl	8004314 <HAL_GPIO_ReadPin>
 8001174:	4603      	mov	r3, r0
 8001176:	2b01      	cmp	r3, #1
 8001178:	d102      	bne.n	8001180 <hx711_value+0x92>
      data ++;
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	3301      	adds	r3, #1
 800117e:	617b      	str	r3, [r7, #20]
  for(int8_t i=0; i<24 ; i++)
 8001180:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	3301      	adds	r3, #1
 8001188:	b2db      	uxtb	r3, r3
 800118a:	74fb      	strb	r3, [r7, #19]
 800118c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001190:	2b17      	cmp	r3, #23
 8001192:	ddd0      	ble.n	8001136 <hx711_value+0x48>
  }
  data = data ^ 0x800000; 
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 800119a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6818      	ldr	r0, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	891b      	ldrh	r3, [r3, #8]
 80011a4:	2201      	movs	r2, #1
 80011a6:	4619      	mov	r1, r3
 80011a8:	f003 f8cc 	bl	8004344 <HAL_GPIO_WritePin>
  hx711_delay_us();
 80011ac:	f7ff ff08 	bl	8000fc0 <hx711_delay_us>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6818      	ldr	r0, [r3, #0]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	891b      	ldrh	r3, [r3, #8]
 80011b8:	2200      	movs	r2, #0
 80011ba:	4619      	mov	r1, r3
 80011bc:	f003 f8c2 	bl	8004344 <HAL_GPIO_WritePin>
  hx711_delay_us();
 80011c0:	f7ff fefe 	bl	8000fc0 <hx711_delay_us>
  return data;    
 80011c4:	697b      	ldr	r3, [r7, #20]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <hx711_tare>:
  hx711_unlock(hx711);
  return answer;
}
//#############################################################################################
void hx711_tare(hx711_t *hx711, uint16_t sample)
{
 80011ce:	b5b0      	push	{r4, r5, r7, lr}
 80011d0:	b086      	sub	sp, #24
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	460b      	mov	r3, r1
 80011d8:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff ff07 	bl	8000fee <hx711_lock>
  int64_t  ave = 0;
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	f04f 0300 	mov.w	r3, #0
 80011e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
  for(uint16_t i=0 ; i<sample ; i++)
 80011ec:	2300      	movs	r3, #0
 80011ee:	81fb      	strh	r3, [r7, #14]
 80011f0:	e013      	b.n	800121a <hx711_tare+0x4c>
  {
    ave += hx711_value(hx711);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ff7b 	bl	80010ee <hx711_value>
 80011f8:	4603      	mov	r3, r0
 80011fa:	461a      	mov	r2, r3
 80011fc:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001200:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001204:	1884      	adds	r4, r0, r2
 8001206:	eb41 0503 	adc.w	r5, r1, r3
 800120a:	e9c7 4504 	strd	r4, r5, [r7, #16]
    hx711_delay(5);
 800120e:	2005      	movs	r0, #5
 8001210:	f001 fc32 	bl	8002a78 <HAL_Delay>
  for(uint16_t i=0 ; i<sample ; i++)
 8001214:	89fb      	ldrh	r3, [r7, #14]
 8001216:	3301      	adds	r3, #1
 8001218:	81fb      	strh	r3, [r7, #14]
 800121a:	89fa      	ldrh	r2, [r7, #14]
 800121c:	887b      	ldrh	r3, [r7, #2]
 800121e:	429a      	cmp	r2, r3
 8001220:	d3e7      	bcc.n	80011f2 <hx711_tare+0x24>
  }
  hx711->offset = (int32_t)(ave / sample);
 8001222:	887a      	ldrh	r2, [r7, #2]
 8001224:	f04f 0300 	mov.w	r3, #0
 8001228:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800122c:	f7ff fce4 	bl	8000bf8 <__aeabi_ldivmod>
 8001230:	4602      	mov	r2, r0
 8001232:	460b      	mov	r3, r1
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	60da      	str	r2, [r3, #12]
  hx711_unlock(hx711);
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff feeb 	bl	8001014 <hx711_unlock>
}
 800123e:	bf00      	nop
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bdb0      	pop	{r4, r5, r7, pc}

08001246 <hx711_weight>:
  hx711->coef = (load_raw - noload_raw) / scale;  
  hx711_unlock(hx711);
}
//#############################################################################################
float hx711_weight(hx711_t *hx711, uint16_t sample)
{
 8001246:	b5b0      	push	{r4, r5, r7, lr}
 8001248:	b088      	sub	sp, #32
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
 800124e:	460b      	mov	r3, r1
 8001250:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff fecb 	bl	8000fee <hx711_lock>
  int64_t  ave = 0;
 8001258:	f04f 0200 	mov.w	r2, #0
 800125c:	f04f 0300 	mov.w	r3, #0
 8001260:	e9c7 2306 	strd	r2, r3, [r7, #24]
  for(uint16_t i=0 ; i<sample ; i++)
 8001264:	2300      	movs	r3, #0
 8001266:	82fb      	strh	r3, [r7, #22]
 8001268:	e013      	b.n	8001292 <hx711_weight+0x4c>
  {
    ave += hx711_value(hx711);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ff3f 	bl	80010ee <hx711_value>
 8001270:	4603      	mov	r3, r0
 8001272:	461a      	mov	r2, r3
 8001274:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001278:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800127c:	1884      	adds	r4, r0, r2
 800127e:	eb41 0503 	adc.w	r5, r1, r3
 8001282:	e9c7 4506 	strd	r4, r5, [r7, #24]
    hx711_delay(5);
 8001286:	2005      	movs	r0, #5
 8001288:	f001 fbf6 	bl	8002a78 <HAL_Delay>
  for(uint16_t i=0 ; i<sample ; i++)
 800128c:	8afb      	ldrh	r3, [r7, #22]
 800128e:	3301      	adds	r3, #1
 8001290:	82fb      	strh	r3, [r7, #22]
 8001292:	8afa      	ldrh	r2, [r7, #22]
 8001294:	887b      	ldrh	r3, [r7, #2]
 8001296:	429a      	cmp	r2, r3
 8001298:	d3e7      	bcc.n	800126a <hx711_weight+0x24>
  }
  int32_t data = (int32_t)(ave / sample);
 800129a:	887a      	ldrh	r2, [r7, #2]
 800129c:	f04f 0300 	mov.w	r3, #0
 80012a0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80012a4:	f7ff fca8 	bl	8000bf8 <__aeabi_ldivmod>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4613      	mov	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
  float answer =  (data - hx711->offset) / hx711->coef;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	693a      	ldr	r2, [r7, #16]
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	ee07 3a90 	vmov	s15, r3
 80012bc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	ed93 7a04 	vldr	s14, [r3, #16]
 80012c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012ca:	edc7 7a03 	vstr	s15, [r7, #12]
  hx711_unlock(hx711);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff fea0 	bl	8001014 <hx711_unlock>
  return answer;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	ee07 3a90 	vmov	s15, r3
}
 80012da:	eeb0 0a67 	vmov.f32	s0, s15
 80012de:	3720      	adds	r7, #32
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bdb0      	pop	{r4, r5, r7, pc}

080012e4 <hx711_coef_set>:
//#############################################################################################
void hx711_coef_set(hx711_t *hx711, float coef)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	ed87 0a00 	vstr	s0, [r7]
  hx711->coef = coef;  
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	683a      	ldr	r2, [r7, #0]
 80012f4:	611a      	str	r2, [r3, #16]
}
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800130a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800130e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001312:	f023 0218 	bic.w	r2, r3, #24
 8001316:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4313      	orrs	r3, r2
 800131e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr

0800132e <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800132e:	b480      	push	{r7}
 8001330:	b085      	sub	sp, #20
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001336:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800133a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800133c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4313      	orrs	r3, r2
 8001344:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001346:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800134a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4013      	ands	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001352:	68fb      	ldr	r3, [r7, #12]
}
 8001354:	bf00      	nop
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001368:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800136c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800136e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4313      	orrs	r3, r2
 8001376:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001378:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800137c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4013      	ands	r3, r2
 8001382:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001384:	68fb      	ldr	r3, [r7, #12]
}
 8001386:	bf00      	nop
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
	...

08001394 <MPU6050_Init>:
int16_t Gyro_Z_RAW = 0;

float Ax, Ay, Az, Gx, Gy, Gz;

void MPU6050_Init (void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,CHECK_REG,1, &check, 1, 1000);
 800139a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800139e:	9302      	str	r3, [sp, #8]
 80013a0:	2301      	movs	r3, #1
 80013a2:	9301      	str	r3, [sp, #4]
 80013a4:	1dfb      	adds	r3, r7, #7
 80013a6:	9300      	str	r3, [sp, #0]
 80013a8:	2301      	movs	r3, #1
 80013aa:	2275      	movs	r2, #117	; 0x75
 80013ac:	21d0      	movs	r1, #208	; 0xd0
 80013ae:	4823      	ldr	r0, [pc, #140]	; (800143c <MPU6050_Init+0xa8>)
 80013b0:	f003 f984 	bl	80046bc <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	2b68      	cmp	r3, #104	; 0x68
 80013b8:	d13b      	bne.n	8001432 <MPU6050_Init+0x9e>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 80013be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013c2:	9302      	str	r3, [sp, #8]
 80013c4:	2301      	movs	r3, #1
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	1dbb      	adds	r3, r7, #6
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	2301      	movs	r3, #1
 80013ce:	226b      	movs	r2, #107	; 0x6b
 80013d0:	21d0      	movs	r1, #208	; 0xd0
 80013d2:	481a      	ldr	r0, [pc, #104]	; (800143c <MPU6050_Init+0xa8>)
 80013d4:	f003 f85e 	bl	8004494 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 80013d8:	2307      	movs	r3, #7
 80013da:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 80013dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013e0:	9302      	str	r3, [sp, #8]
 80013e2:	2301      	movs	r3, #1
 80013e4:	9301      	str	r3, [sp, #4]
 80013e6:	1dbb      	adds	r3, r7, #6
 80013e8:	9300      	str	r3, [sp, #0]
 80013ea:	2301      	movs	r3, #1
 80013ec:	2219      	movs	r2, #25
 80013ee:	21d0      	movs	r1, #208	; 0xd0
 80013f0:	4812      	ldr	r0, [pc, #72]	; (800143c <MPU6050_Init+0xa8>)
 80013f2:	f003 f84f 	bl	8004494 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
		Data = 0x00;
 80013f6:	2300      	movs	r3, #0
 80013f8:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 80013fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013fe:	9302      	str	r3, [sp, #8]
 8001400:	2301      	movs	r3, #1
 8001402:	9301      	str	r3, [sp, #4]
 8001404:	1dbb      	adds	r3, r7, #6
 8001406:	9300      	str	r3, [sp, #0]
 8001408:	2301      	movs	r3, #1
 800140a:	221c      	movs	r2, #28
 800140c:	21d0      	movs	r1, #208	; 0xd0
 800140e:	480b      	ldr	r0, [pc, #44]	; (800143c <MPU6050_Init+0xa8>)
 8001410:	f003 f840 	bl	8004494 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
		Data = 0x00;
 8001414:	2300      	movs	r3, #0
 8001416:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8001418:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800141c:	9302      	str	r3, [sp, #8]
 800141e:	2301      	movs	r3, #1
 8001420:	9301      	str	r3, [sp, #4]
 8001422:	1dbb      	adds	r3, r7, #6
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	2301      	movs	r3, #1
 8001428:	221b      	movs	r2, #27
 800142a:	21d0      	movs	r1, #208	; 0xd0
 800142c:	4803      	ldr	r0, [pc, #12]	; (800143c <MPU6050_Init+0xa8>)
 800142e:	f003 f831 	bl	8004494 <HAL_I2C_Mem_Write>
	}

}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20000610 	.word	0x20000610

08001440 <MPU6050_Read_Accel>:


void MPU6050_Read_Accel (void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001446:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800144a:	9302      	str	r3, [sp, #8]
 800144c:	2306      	movs	r3, #6
 800144e:	9301      	str	r3, [sp, #4]
 8001450:	463b      	mov	r3, r7
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	2301      	movs	r3, #1
 8001456:	223b      	movs	r2, #59	; 0x3b
 8001458:	21d0      	movs	r1, #208	; 0xd0
 800145a:	482f      	ldr	r0, [pc, #188]	; (8001518 <MPU6050_Read_Accel+0xd8>)
 800145c:	f003 f92e 	bl	80046bc <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001460:	783b      	ldrb	r3, [r7, #0]
 8001462:	021b      	lsls	r3, r3, #8
 8001464:	b21a      	sxth	r2, r3
 8001466:	787b      	ldrb	r3, [r7, #1]
 8001468:	b21b      	sxth	r3, r3
 800146a:	4313      	orrs	r3, r2
 800146c:	b21a      	sxth	r2, r3
 800146e:	4b2b      	ldr	r3, [pc, #172]	; (800151c <MPU6050_Read_Accel+0xdc>)
 8001470:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001472:	78bb      	ldrb	r3, [r7, #2]
 8001474:	021b      	lsls	r3, r3, #8
 8001476:	b21a      	sxth	r2, r3
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	b21b      	sxth	r3, r3
 800147c:	4313      	orrs	r3, r2
 800147e:	b21a      	sxth	r2, r3
 8001480:	4b27      	ldr	r3, [pc, #156]	; (8001520 <MPU6050_Read_Accel+0xe0>)
 8001482:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001484:	793b      	ldrb	r3, [r7, #4]
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	b21a      	sxth	r2, r3
 800148a:	797b      	ldrb	r3, [r7, #5]
 800148c:	b21b      	sxth	r3, r3
 800148e:	4313      	orrs	r3, r2
 8001490:	b21a      	sxth	r2, r3
 8001492:	4b24      	ldr	r3, [pc, #144]	; (8001524 <MPU6050_Read_Accel+0xe4>)
 8001494:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 8001496:	4b21      	ldr	r3, [pc, #132]	; (800151c <MPU6050_Read_Accel+0xdc>)
 8001498:	f9b3 3000 	ldrsh.w	r3, [r3]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f819 	bl	80004d4 <__aeabi_i2d>
 80014a2:	f04f 0200 	mov.w	r2, #0
 80014a6:	4b20      	ldr	r3, [pc, #128]	; (8001528 <MPU6050_Read_Accel+0xe8>)
 80014a8:	f7ff f9a8 	bl	80007fc <__aeabi_ddiv>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4610      	mov	r0, r2
 80014b2:	4619      	mov	r1, r3
 80014b4:	f7ff fb50 	bl	8000b58 <__aeabi_d2f>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a1c      	ldr	r2, [pc, #112]	; (800152c <MPU6050_Read_Accel+0xec>)
 80014bc:	6013      	str	r3, [r2, #0]
	Ay = Accel_Y_RAW/16384.0;
 80014be:	4b18      	ldr	r3, [pc, #96]	; (8001520 <MPU6050_Read_Accel+0xe0>)
 80014c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff f805 	bl	80004d4 <__aeabi_i2d>
 80014ca:	f04f 0200 	mov.w	r2, #0
 80014ce:	4b16      	ldr	r3, [pc, #88]	; (8001528 <MPU6050_Read_Accel+0xe8>)
 80014d0:	f7ff f994 	bl	80007fc <__aeabi_ddiv>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	4610      	mov	r0, r2
 80014da:	4619      	mov	r1, r3
 80014dc:	f7ff fb3c 	bl	8000b58 <__aeabi_d2f>
 80014e0:	4603      	mov	r3, r0
 80014e2:	4a13      	ldr	r2, [pc, #76]	; (8001530 <MPU6050_Read_Accel+0xf0>)
 80014e4:	6013      	str	r3, [r2, #0]
	Az = Accel_Z_RAW/16384.0;
 80014e6:	4b0f      	ldr	r3, [pc, #60]	; (8001524 <MPU6050_Read_Accel+0xe4>)
 80014e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7fe fff1 	bl	80004d4 <__aeabi_i2d>
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <MPU6050_Read_Accel+0xe8>)
 80014f8:	f7ff f980 	bl	80007fc <__aeabi_ddiv>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f7ff fb28 	bl	8000b58 <__aeabi_d2f>
 8001508:	4603      	mov	r3, r0
 800150a:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <MPU6050_Read_Accel+0xf4>)
 800150c:	6013      	str	r3, [r2, #0]
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000610 	.word	0x20000610
 800151c:	200001fc 	.word	0x200001fc
 8001520:	200001fe 	.word	0x200001fe
 8001524:	20000200 	.word	0x20000200
 8001528:	40d00000 	.word	0x40d00000
 800152c:	20000b7c 	.word	0x20000b7c
 8001530:	20000678 	.word	0x20000678
 8001534:	20000b80 	.word	0x20000b80

08001538 <MPU6050_Read_Gyro>:


void MPU6050_Read_Gyro (void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 800153e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001542:	9302      	str	r3, [sp, #8]
 8001544:	2306      	movs	r3, #6
 8001546:	9301      	str	r3, [sp, #4]
 8001548:	463b      	mov	r3, r7
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	2301      	movs	r3, #1
 800154e:	2243      	movs	r2, #67	; 0x43
 8001550:	21d0      	movs	r1, #208	; 0xd0
 8001552:	4831      	ldr	r0, [pc, #196]	; (8001618 <MPU6050_Read_Gyro+0xe0>)
 8001554:	f003 f8b2 	bl	80046bc <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001558:	783b      	ldrb	r3, [r7, #0]
 800155a:	021b      	lsls	r3, r3, #8
 800155c:	b21a      	sxth	r2, r3
 800155e:	787b      	ldrb	r3, [r7, #1]
 8001560:	b21b      	sxth	r3, r3
 8001562:	4313      	orrs	r3, r2
 8001564:	b21a      	sxth	r2, r3
 8001566:	4b2d      	ldr	r3, [pc, #180]	; (800161c <MPU6050_Read_Gyro+0xe4>)
 8001568:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 800156a:	78bb      	ldrb	r3, [r7, #2]
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b21a      	sxth	r2, r3
 8001570:	78fb      	ldrb	r3, [r7, #3]
 8001572:	b21b      	sxth	r3, r3
 8001574:	4313      	orrs	r3, r2
 8001576:	b21a      	sxth	r2, r3
 8001578:	4b29      	ldr	r3, [pc, #164]	; (8001620 <MPU6050_Read_Gyro+0xe8>)
 800157a:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 800157c:	793b      	ldrb	r3, [r7, #4]
 800157e:	021b      	lsls	r3, r3, #8
 8001580:	b21a      	sxth	r2, r3
 8001582:	797b      	ldrb	r3, [r7, #5]
 8001584:	b21b      	sxth	r3, r3
 8001586:	4313      	orrs	r3, r2
 8001588:	b21a      	sxth	r2, r3
 800158a:	4b26      	ldr	r3, [pc, #152]	; (8001624 <MPU6050_Read_Gyro+0xec>)
 800158c:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	Gx = Gyro_X_RAW/131.0;
 800158e:	4b23      	ldr	r3, [pc, #140]	; (800161c <MPU6050_Read_Gyro+0xe4>)
 8001590:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001594:	4618      	mov	r0, r3
 8001596:	f7fe ff9d 	bl	80004d4 <__aeabi_i2d>
 800159a:	a31d      	add	r3, pc, #116	; (adr r3, 8001610 <MPU6050_Read_Gyro+0xd8>)
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7ff f92c 	bl	80007fc <__aeabi_ddiv>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	4610      	mov	r0, r2
 80015aa:	4619      	mov	r1, r3
 80015ac:	f7ff fad4 	bl	8000b58 <__aeabi_d2f>
 80015b0:	4603      	mov	r3, r0
 80015b2:	4a1d      	ldr	r2, [pc, #116]	; (8001628 <MPU6050_Read_Gyro+0xf0>)
 80015b4:	6013      	str	r3, [r2, #0]
	Gy = Gyro_Y_RAW/131.0;
 80015b6:	4b1a      	ldr	r3, [pc, #104]	; (8001620 <MPU6050_Read_Gyro+0xe8>)
 80015b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015bc:	4618      	mov	r0, r3
 80015be:	f7fe ff89 	bl	80004d4 <__aeabi_i2d>
 80015c2:	a313      	add	r3, pc, #76	; (adr r3, 8001610 <MPU6050_Read_Gyro+0xd8>)
 80015c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c8:	f7ff f918 	bl	80007fc <__aeabi_ddiv>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4610      	mov	r0, r2
 80015d2:	4619      	mov	r1, r3
 80015d4:	f7ff fac0 	bl	8000b58 <__aeabi_d2f>
 80015d8:	4603      	mov	r3, r0
 80015da:	4a14      	ldr	r2, [pc, #80]	; (800162c <MPU6050_Read_Gyro+0xf4>)
 80015dc:	6013      	str	r3, [r2, #0]
	Gz = Gyro_Z_RAW/131.0;
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <MPU6050_Read_Gyro+0xec>)
 80015e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7fe ff75 	bl	80004d4 <__aeabi_i2d>
 80015ea:	a309      	add	r3, pc, #36	; (adr r3, 8001610 <MPU6050_Read_Gyro+0xd8>)
 80015ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f0:	f7ff f904 	bl	80007fc <__aeabi_ddiv>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4610      	mov	r0, r2
 80015fa:	4619      	mov	r1, r3
 80015fc:	f7ff faac 	bl	8000b58 <__aeabi_d2f>
 8001600:	4603      	mov	r3, r0
 8001602:	4a0b      	ldr	r2, [pc, #44]	; (8001630 <MPU6050_Read_Gyro+0xf8>)
 8001604:	6013      	str	r3, [r2, #0]
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	00000000 	.word	0x00000000
 8001614:	40606000 	.word	0x40606000
 8001618:	20000610 	.word	0x20000610
 800161c:	20000202 	.word	0x20000202
 8001620:	20000204 	.word	0x20000204
 8001624:	20000206 	.word	0x20000206
 8001628:	20000260 	.word	0x20000260
 800162c:	20000680 	.word	0x20000680
 8001630:	20000c54 	.word	0x20000c54

08001634 <get_RTC_Value>:

void get_RTC_Value(char* buf)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b094      	sub	sp, #80	; 0x50
 8001638:	af02      	add	r7, sp, #8
 800163a:	6078      	str	r0, [r7, #4]
	char _date[20];

	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;
	/* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800163c:	f107 0308 	add.w	r3, r7, #8
 8001640:	2200      	movs	r2, #0
 8001642:	4619      	mov	r1, r3
 8001644:	4819      	ldr	r0, [pc, #100]	; (80016ac <get_RTC_Value+0x78>)
 8001646:	f005 f928 	bl	800689a <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800164a:	f107 031c 	add.w	r3, r7, #28
 800164e:	2200      	movs	r2, #0
 8001650:	4619      	mov	r1, r3
 8001652:	4816      	ldr	r0, [pc, #88]	; (80016ac <get_RTC_Value+0x78>)
 8001654:	f005 fa2b 	bl	8006aae <HAL_RTC_GetDate>
	/* Display time Format: hh:mm:ss */
	sprintf((char*)_time,"%02d:%02d:%02d ",gTime.Hours, gTime.Minutes, gTime.Seconds);
 8001658:	7a3b      	ldrb	r3, [r7, #8]
 800165a:	461a      	mov	r2, r3
 800165c:	7a7b      	ldrb	r3, [r7, #9]
 800165e:	4619      	mov	r1, r3
 8001660:	7abb      	ldrb	r3, [r7, #10]
 8001662:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	460b      	mov	r3, r1
 800166a:	4911      	ldr	r1, [pc, #68]	; (80016b0 <get_RTC_Value+0x7c>)
 800166c:	f007 fa8c 	bl	8008b88 <siprintf>
	strcat(buf,_time);
 8001670:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001674:	4619      	mov	r1, r3
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f007 faa6 	bl	8008bc8 <strcat>
	/* Display date Format: dd-mm-yy */
	sprintf((char*)_date,"%02d-%02d-%2d\n",gDate.Date, gDate.Month, 2000 + gDate.Year);
 800167c:	7fbb      	ldrb	r3, [r7, #30]
 800167e:	461a      	mov	r2, r3
 8001680:	7f7b      	ldrb	r3, [r7, #29]
 8001682:	4619      	mov	r1, r3
 8001684:	7ffb      	ldrb	r3, [r7, #31]
 8001686:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800168a:	f107 0020 	add.w	r0, r7, #32
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	460b      	mov	r3, r1
 8001692:	4908      	ldr	r1, [pc, #32]	; (80016b4 <get_RTC_Value+0x80>)
 8001694:	f007 fa78 	bl	8008b88 <siprintf>
	strcat(buf,_date);
 8001698:	f107 0320 	add.w	r3, r7, #32
 800169c:	4619      	mov	r1, r3
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f007 fa92 	bl	8008bc8 <strcat>
}
 80016a4:	bf00      	nop
 80016a6:	3748      	adds	r7, #72	; 0x48
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000b58 	.word	0x20000b58
 80016b0:	0800ae70 	.word	0x0800ae70
 80016b4:	0800ae80 	.word	0x0800ae80

080016b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b0e0      	sub	sp, #384	; 0x180
 80016bc:	af02      	add	r7, sp, #8
	char buf[4];
	float weight;
	int loadcellCounter;

	//The microcontroller is booting up
	if(set_state(&state, STARTUP) == false)
 80016be:	2101      	movs	r1, #1
 80016c0:	48ce      	ldr	r0, [pc, #824]	; (80019fc <main+0x344>)
 80016c2:	f000 fd79 	bl	80021b8 <set_state>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d101      	bne.n	80016d0 <main+0x18>
	{
		Error_Handler();
 80016cc:	f000 fd58 	bl	8002180 <Error_Handler>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016d0:	f001 f986 	bl	80029e0 <HAL_Init>

  /* USER CODE BEGIN Init */

	//Begin to configure the mcu
	if(set_state(&state, CONFIGURING) == false)
 80016d4:	2102      	movs	r1, #2
 80016d6:	48c9      	ldr	r0, [pc, #804]	; (80019fc <main+0x344>)
 80016d8:	f000 fd6e 	bl	80021b8 <set_state>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d101      	bne.n	80016e6 <main+0x2e>
	{
		Error_Handler();
 80016e2:	f000 fd4d 	bl	8002180 <Error_Handler>
	}
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016e6:	f000 fac1 	bl	8001c6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ea:	f000 fcdd 	bl	80020a8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80016ee:	f000 fb37 	bl	8001d60 <MX_ADC1_Init>
  MX_DMA_Init();
 80016f2:	f000 fcc7 	bl	8002084 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80016f6:	f000 fc79 	bl	8001fec <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80016fa:	f000 fc29 	bl	8001f50 <MX_TIM2_Init>
  MX_I2C1_Init();
 80016fe:	f000 fb8d 	bl	8001e1c <MX_I2C1_Init>
  MX_RTC_Init();
 8001702:	f000 fbc9 	bl	8001e98 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8001706:	2260      	movs	r2, #96	; 0x60
 8001708:	49bd      	ldr	r1, [pc, #756]	; (8001a00 <main+0x348>)
 800170a:	48be      	ldr	r0, [pc, #760]	; (8001a04 <main+0x34c>)
 800170c:	f001 fdea 	bl	80032e4 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 8001710:	48bd      	ldr	r0, [pc, #756]	; (8001a08 <main+0x350>)
 8001712:	f005 fafd 	bl	8006d10 <HAL_TIM_Base_Start>

	hx711_init(&loadcell, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_0);
 8001716:	2301      	movs	r3, #1
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	4bbc      	ldr	r3, [pc, #752]	; (8001a0c <main+0x354>)
 800171c:	2220      	movs	r2, #32
 800171e:	49bb      	ldr	r1, [pc, #748]	; (8001a0c <main+0x354>)
 8001720:	48bb      	ldr	r0, [pc, #748]	; (8001a10 <main+0x358>)
 8001722:	f7ff fc84 	bl	800102e <hx711_init>
	hx711_coef_set(&loadcell, 1000000); // read after calibration
 8001726:	ed9f 0abb 	vldr	s0, [pc, #748]	; 8001a14 <main+0x35c>
 800172a:	48b9      	ldr	r0, [pc, #740]	; (8001a10 <main+0x358>)
 800172c:	f7ff fdda 	bl	80012e4 <hx711_coef_set>
	hx711_tare(&loadcell, 10);
 8001730:	210a      	movs	r1, #10
 8001732:	48b7      	ldr	r0, [pc, #732]	; (8001a10 <main+0x358>)
 8001734:	f7ff fd4b 	bl	80011ce <hx711_tare>

	MPU6050_Init();
 8001738:	f7ff fe2c 	bl	8001394 <MPU6050_Init>
	HAL_Delay (1000);
 800173c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001740:	f001 f99a 	bl	8002a78 <HAL_Delay>

	packet_queue* queue = create_queue();
 8001744:	f000 fd21 	bl	800218a <create_queue>
 8001748:	f8c7 0170 	str.w	r0, [r7, #368]	; 0x170

	if(queue == NULL)
 800174c:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001750:	2b00      	cmp	r3, #0
 8001752:	d109      	bne.n	8001768 <main+0xb0>
	{
		if(set_state(&state, INIT_QUEUE_FAIL) == false)
 8001754:	f06f 0104 	mvn.w	r1, #4
 8001758:	48a8      	ldr	r0, [pc, #672]	; (80019fc <main+0x344>)
 800175a:	f000 fd2d 	bl	80021b8 <set_state>
 800175e:	4603      	mov	r3, r0
 8001760:	2b01      	cmp	r3, #1
 8001762:	d101      	bne.n	8001768 <main+0xb0>
		{
			Error_Handler();
 8001764:	f000 fd0c 	bl	8002180 <Error_Handler>
		}
	}


	//AROUND HERE WOULD BE BLUETOOTH INITIALIZATION
	if(set_state(&state, SEARCHING) == false)
 8001768:	2103      	movs	r1, #3
 800176a:	48a4      	ldr	r0, [pc, #656]	; (80019fc <main+0x344>)
 800176c:	f000 fd24 	bl	80021b8 <set_state>
 8001770:	4603      	mov	r3, r0
 8001772:	2b01      	cmp	r3, #1
 8001774:	d101      	bne.n	800177a <main+0xc2>
	{
		Error_Handler();
 8001776:	f000 fd03 	bl	8002180 <Error_Handler>
	}
	if(set_state(&state, CONNECTING) == false)
 800177a:	2104      	movs	r1, #4
 800177c:	489f      	ldr	r0, [pc, #636]	; (80019fc <main+0x344>)
 800177e:	f000 fd1b 	bl	80021b8 <set_state>
 8001782:	4603      	mov	r3, r0
 8001784:	2b01      	cmp	r3, #1
 8001786:	d101      	bne.n	800178c <main+0xd4>
	{
		Error_Handler();
 8001788:	f000 fcfa 	bl	8002180 <Error_Handler>
	}
	if(set_state(&state, READY) == false)
 800178c:	2105      	movs	r1, #5
 800178e:	489b      	ldr	r0, [pc, #620]	; (80019fc <main+0x344>)
 8001790:	f000 fd12 	bl	80021b8 <set_state>
 8001794:	4603      	mov	r3, r0
 8001796:	2b01      	cmp	r3, #1
 8001798:	d101      	bne.n	800179e <main+0xe6>
	{
		Error_Handler();
 800179a:	f000 fcf1 	bl	8002180 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	loadcellCounter=0;
 800179e:	2300      	movs	r3, #0
 80017a0:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174

	while (1)
	{

		if(set_state(&state, READING) == false)
 80017a4:	2106      	movs	r1, #6
 80017a6:	4895      	ldr	r0, [pc, #596]	; (80019fc <main+0x344>)
 80017a8:	f000 fd06 	bl	80021b8 <set_state>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d101      	bne.n	80017b6 <main+0xfe>
		{
			Error_Handler();
 80017b2:	f000 fce5 	bl	8002180 <Error_Handler>
		}

		char transmitString[340]="";
 80017b6:	463b      	mov	r3, r7
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	3304      	adds	r3, #4
 80017be:	f44f 72a8 	mov.w	r2, #336	; 0x150
 80017c2:	2100      	movs	r1, #0
 80017c4:	4618      	mov	r0, r3
 80017c6:	f006 fcb3 	bl	8008130 <memset>

		get_RTC_Value(msg);
 80017ca:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff ff30 	bl	8001634 <get_RTC_Value>
		strcat(transmitString,msg);
 80017d4:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80017d8:	463b      	mov	r3, r7
 80017da:	4611      	mov	r1, r2
 80017dc:	4618      	mov	r0, r3
 80017de:	f007 f9f3 	bl	8008bc8 <strcat>

		uint32_t time1 = HAL_GetTick();
 80017e2:	f001 f931 	bl	8002a48 <HAL_GetTick>
 80017e6:	f8c7 016c 	str.w	r0, [r7, #364]	; 0x16c
		sprintf(msg, "%i, ", time1);
 80017ea:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80017ee:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 80017f2:	4989      	ldr	r1, [pc, #548]	; (8001a18 <main+0x360>)
 80017f4:	4618      	mov	r0, r3
 80017f6:	f007 f9c7 	bl	8008b88 <siprintf>
		strcat(transmitString,msg);
 80017fa:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80017fe:	463b      	mov	r3, r7
 8001800:	4611      	mov	r1, r2
 8001802:	4618      	mov	r0, r3
 8001804:	f007 f9e0 	bl	8008bc8 <strcat>


		//Get ADC value
		sConfig.Channel= ADC_CHANNEL_9;
 8001808:	4b84      	ldr	r3, [pc, #528]	; (8001a1c <main+0x364>)
 800180a:	4a85      	ldr	r2, [pc, #532]	; (8001a20 <main+0x368>)
 800180c:	601a      	str	r2, [r3, #0]
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800180e:	4983      	ldr	r1, [pc, #524]	; (8001a1c <main+0x364>)
 8001810:	487c      	ldr	r0, [pc, #496]	; (8001a04 <main+0x34c>)
 8001812:	f001 fe09 	bl	8003428 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc1);
 8001816:	487b      	ldr	r0, [pc, #492]	; (8001a04 <main+0x34c>)
 8001818:	f001 fc5e 	bl	80030d8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800181c:	f04f 31ff 	mov.w	r1, #4294967295
 8001820:	4878      	ldr	r0, [pc, #480]	; (8001a04 <main+0x34c>)
 8001822:	f001 fcd2 	bl	80031ca <HAL_ADC_PollForConversion>
		raw_ecg_val = HAL_ADC_GetValue(&hadc1);
 8001826:	4877      	ldr	r0, [pc, #476]	; (8001a04 <main+0x34c>)
 8001828:	f001 fdd2 	bl	80033d0 <HAL_ADC_GetValue>
 800182c:	4603      	mov	r3, r0
 800182e:	f8a7 316a 	strh.w	r3, [r7, #362]	; 0x16a
		HAL_ADC_Stop(&hadc1);
 8001832:	4874      	ldr	r0, [pc, #464]	; (8001a04 <main+0x34c>)
 8001834:	f001 fc96 	bl	8003164 <HAL_ADC_Stop>
		//Convert to string and print
		sprintf(msg, "%hu, ", raw_ecg_val);
 8001838:	f8b7 216a 	ldrh.w	r2, [r7, #362]	; 0x16a
 800183c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001840:	4978      	ldr	r1, [pc, #480]	; (8001a24 <main+0x36c>)
 8001842:	4618      	mov	r0, r3
 8001844:	f007 f9a0 	bl	8008b88 <siprintf>
		strcat(transmitString,msg);
 8001848:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 800184c:	463b      	mov	r3, r7
 800184e:	4611      	mov	r1, r2
 8001850:	4618      	mov	r0, r3
 8001852:	f007 f9b9 	bl	8008bc8 <strcat>

		global_flags.ecg_ready = 0x01;
 8001856:	4a74      	ldr	r2, [pc, #464]	; (8001a28 <main+0x370>)
 8001858:	7853      	ldrb	r3, [r2, #1]
 800185a:	f043 0301 	orr.w	r3, r3, #1
 800185e:	7053      	strb	r3, [r2, #1]
		pl.ecg_s[sample_cnt] = raw_ecg_val;
 8001860:	4b72      	ldr	r3, [pc, #456]	; (8001a2c <main+0x374>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a72      	ldr	r2, [pc, #456]	; (8001a30 <main+0x378>)
 8001866:	f8b7 116a 	ldrh.w	r1, [r7, #362]	; 0x16a
 800186a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		//Get ADC value
		sConfig.Channel= ADC_CHANNEL_5;
 800186e:	4b6b      	ldr	r3, [pc, #428]	; (8001a1c <main+0x364>)
 8001870:	4a70      	ldr	r2, [pc, #448]	; (8001a34 <main+0x37c>)
 8001872:	601a      	str	r2, [r3, #0]
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001874:	4969      	ldr	r1, [pc, #420]	; (8001a1c <main+0x364>)
 8001876:	4863      	ldr	r0, [pc, #396]	; (8001a04 <main+0x34c>)
 8001878:	f001 fdd6 	bl	8003428 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc1);
 800187c:	4861      	ldr	r0, [pc, #388]	; (8001a04 <main+0x34c>)
 800187e:	f001 fc2b 	bl	80030d8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001882:	f04f 31ff 	mov.w	r1, #4294967295
 8001886:	485f      	ldr	r0, [pc, #380]	; (8001a04 <main+0x34c>)
 8001888:	f001 fc9f 	bl	80031ca <HAL_ADC_PollForConversion>
		raw_emg_val = HAL_ADC_GetValue(&hadc1);
 800188c:	485d      	ldr	r0, [pc, #372]	; (8001a04 <main+0x34c>)
 800188e:	f001 fd9f 	bl	80033d0 <HAL_ADC_GetValue>
 8001892:	4603      	mov	r3, r0
 8001894:	f8a7 3168 	strh.w	r3, [r7, #360]	; 0x168
		HAL_ADC_Stop(&hadc1);
 8001898:	485a      	ldr	r0, [pc, #360]	; (8001a04 <main+0x34c>)
 800189a:	f001 fc63 	bl	8003164 <HAL_ADC_Stop>
		//Convert to string and print
		sprintf(msg, "%hu, ", raw_emg_val);
 800189e:	f8b7 2168 	ldrh.w	r2, [r7, #360]	; 0x168
 80018a2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80018a6:	495f      	ldr	r1, [pc, #380]	; (8001a24 <main+0x36c>)
 80018a8:	4618      	mov	r0, r3
 80018aa:	f007 f96d 	bl	8008b88 <siprintf>
		strcat(transmitString,msg);
 80018ae:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80018b2:	463b      	mov	r3, r7
 80018b4:	4611      	mov	r1, r2
 80018b6:	4618      	mov	r0, r3
 80018b8:	f007 f986 	bl	8008bc8 <strcat>

		global_flags.emg_ready = 0x01;
 80018bc:	4a5a      	ldr	r2, [pc, #360]	; (8001a28 <main+0x370>)
 80018be:	7853      	ldrb	r3, [r2, #1]
 80018c0:	f043 0302 	orr.w	r3, r3, #2
 80018c4:	7053      	strb	r3, [r2, #1]
		pl.emg_s[sample_cnt] = raw_emg_val;
 80018c6:	4b59      	ldr	r3, [pc, #356]	; (8001a2c <main+0x374>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a59      	ldr	r2, [pc, #356]	; (8001a30 <main+0x378>)
 80018cc:	3320      	adds	r3, #32
 80018ce:	f8b7 1168 	ldrh.w	r1, [r7, #360]	; 0x168
 80018d2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]


		//Read from the accelerometer and Gyroscope

		// read the Accelerometer and Gyro values
		MPU6050_Read_Accel();
 80018d6:	f7ff fdb3 	bl	8001440 <MPU6050_Read_Accel>
		MPU6050_Read_Gyro();
 80018da:	f7ff fe2d 	bl	8001538 <MPU6050_Read_Gyro>

		sprintf(buf, "%f, ", Ax);
 80018de:	4b56      	ldr	r3, [pc, #344]	; (8001a38 <main+0x380>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7fe fe08 	bl	80004f8 <__aeabi_f2d>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	f507 70aa 	add.w	r0, r7, #340	; 0x154
 80018f0:	4952      	ldr	r1, [pc, #328]	; (8001a3c <main+0x384>)
 80018f2:	f007 f949 	bl	8008b88 <siprintf>
		strcat(transmitString,buf);
 80018f6:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 80018fa:	463b      	mov	r3, r7
 80018fc:	4611      	mov	r1, r2
 80018fe:	4618      	mov	r0, r3
 8001900:	f007 f962 	bl	8008bc8 <strcat>
		sprintf(buf, "%f, ", Ay);
 8001904:	4b4e      	ldr	r3, [pc, #312]	; (8001a40 <main+0x388>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fdf5 	bl	80004f8 <__aeabi_f2d>
 800190e:	4602      	mov	r2, r0
 8001910:	460b      	mov	r3, r1
 8001912:	f507 70aa 	add.w	r0, r7, #340	; 0x154
 8001916:	4949      	ldr	r1, [pc, #292]	; (8001a3c <main+0x384>)
 8001918:	f007 f936 	bl	8008b88 <siprintf>
		strcat(transmitString,buf);
 800191c:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 8001920:	463b      	mov	r3, r7
 8001922:	4611      	mov	r1, r2
 8001924:	4618      	mov	r0, r3
 8001926:	f007 f94f 	bl	8008bc8 <strcat>
		sprintf(buf, "%f, ", Az);
 800192a:	4b46      	ldr	r3, [pc, #280]	; (8001a44 <main+0x38c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fde2 	bl	80004f8 <__aeabi_f2d>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	f507 70aa 	add.w	r0, r7, #340	; 0x154
 800193c:	493f      	ldr	r1, [pc, #252]	; (8001a3c <main+0x384>)
 800193e:	f007 f923 	bl	8008b88 <siprintf>
		strcat(transmitString,buf);
 8001942:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 8001946:	463b      	mov	r3, r7
 8001948:	4611      	mov	r1, r2
 800194a:	4618      	mov	r0, r3
 800194c:	f007 f93c 	bl	8008bc8 <strcat>
		sprintf(buf, "%f, ", Gx);
 8001950:	4b3d      	ldr	r3, [pc, #244]	; (8001a48 <main+0x390>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fdcf 	bl	80004f8 <__aeabi_f2d>
 800195a:	4602      	mov	r2, r0
 800195c:	460b      	mov	r3, r1
 800195e:	f507 70aa 	add.w	r0, r7, #340	; 0x154
 8001962:	4936      	ldr	r1, [pc, #216]	; (8001a3c <main+0x384>)
 8001964:	f007 f910 	bl	8008b88 <siprintf>
		strcat(transmitString,buf);
 8001968:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 800196c:	463b      	mov	r3, r7
 800196e:	4611      	mov	r1, r2
 8001970:	4618      	mov	r0, r3
 8001972:	f007 f929 	bl	8008bc8 <strcat>
		sprintf(buf, "%f, ", Gy);
 8001976:	4b35      	ldr	r3, [pc, #212]	; (8001a4c <main+0x394>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fdbc 	bl	80004f8 <__aeabi_f2d>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	f507 70aa 	add.w	r0, r7, #340	; 0x154
 8001988:	492c      	ldr	r1, [pc, #176]	; (8001a3c <main+0x384>)
 800198a:	f007 f8fd 	bl	8008b88 <siprintf>
		strcat(transmitString,buf);
 800198e:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 8001992:	463b      	mov	r3, r7
 8001994:	4611      	mov	r1, r2
 8001996:	4618      	mov	r0, r3
 8001998:	f007 f916 	bl	8008bc8 <strcat>
		sprintf(buf, "%f, ", Gz);
 800199c:	4b2c      	ldr	r3, [pc, #176]	; (8001a50 <main+0x398>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7fe fda9 	bl	80004f8 <__aeabi_f2d>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	f507 70aa 	add.w	r0, r7, #340	; 0x154
 80019ae:	4923      	ldr	r1, [pc, #140]	; (8001a3c <main+0x384>)
 80019b0:	f007 f8ea 	bl	8008b88 <siprintf>
		strcat(transmitString,buf);
 80019b4:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 80019b8:	463b      	mov	r3, r7
 80019ba:	4611      	mov	r1, r2
 80019bc:	4618      	mov	r0, r3
 80019be:	f007 f903 	bl	8008bc8 <strcat>

		global_flags.accel_ready = 0x01;
 80019c2:	4a19      	ldr	r2, [pc, #100]	; (8001a28 <main+0x370>)
 80019c4:	7853      	ldrb	r3, [r2, #1]
 80019c6:	f043 0308 	orr.w	r3, r3, #8
 80019ca:	7053      	strb	r3, [r2, #1]
		pl.accelx_s[sample_cnt] = Ax;
 80019cc:	4b17      	ldr	r3, [pc, #92]	; (8001a2c <main+0x374>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a19      	ldr	r2, [pc, #100]	; (8001a38 <main+0x380>)
 80019d2:	6811      	ldr	r1, [r2, #0]
 80019d4:	4a16      	ldr	r2, [pc, #88]	; (8001a30 <main+0x378>)
 80019d6:	3320      	adds	r3, #32
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	4413      	add	r3, r2
 80019dc:	460a      	mov	r2, r1
 80019de:	605a      	str	r2, [r3, #4]
		pl.accely_s[sample_cnt] = Ay;
 80019e0:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <main+0x374>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a16      	ldr	r2, [pc, #88]	; (8001a40 <main+0x388>)
 80019e6:	6811      	ldr	r1, [r2, #0]
 80019e8:	4a11      	ldr	r2, [pc, #68]	; (8001a30 <main+0x378>)
 80019ea:	3340      	adds	r3, #64	; 0x40
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	4413      	add	r3, r2
 80019f0:	460a      	mov	r2, r1
 80019f2:	605a      	str	r2, [r3, #4]
		pl.accelz_s[sample_cnt] = Az;
 80019f4:	4b0d      	ldr	r3, [pc, #52]	; (8001a2c <main+0x374>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	e02c      	b.n	8001a54 <main+0x39c>
 80019fa:	bf00      	nop
 80019fc:	20000674 	.word	0x20000674
 8001a00:	20000b94 	.word	0x20000b94
 8001a04:	20000684 	.word	0x20000684
 8001a08:	20000214 	.word	0x20000214
 8001a0c:	48000400 	.word	0x48000400
 8001a10:	2000065c 	.word	0x2000065c
 8001a14:	49742400 	.word	0x49742400
 8001a18:	0800ae90 	.word	0x0800ae90
 8001a1c:	20000b84 	.word	0x20000b84
 8001a20:	24000200 	.word	0x24000200
 8001a24:	0800ae98 	.word	0x0800ae98
 8001a28:	20000264 	.word	0x20000264
 8001a2c:	200006d8 	.word	0x200006d8
 8001a30:	20000770 	.word	0x20000770
 8001a34:	14000020 	.word	0x14000020
 8001a38:	20000b7c 	.word	0x20000b7c
 8001a3c:	0800aea0 	.word	0x0800aea0
 8001a40:	20000678 	.word	0x20000678
 8001a44:	20000b80 	.word	0x20000b80
 8001a48:	20000260 	.word	0x20000260
 8001a4c:	20000680 	.word	0x20000680
 8001a50:	20000c54 	.word	0x20000c54
 8001a54:	4a74      	ldr	r2, [pc, #464]	; (8001c28 <main+0x570>)
 8001a56:	6811      	ldr	r1, [r2, #0]
 8001a58:	4a74      	ldr	r2, [pc, #464]	; (8001c2c <main+0x574>)
 8001a5a:	3360      	adds	r3, #96	; 0x60
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	4413      	add	r3, r2
 8001a60:	460a      	mov	r2, r1
 8001a62:	605a      	str	r2, [r3, #4]

		global_flags.gyro_ready = 0x01;
 8001a64:	4a72      	ldr	r2, [pc, #456]	; (8001c30 <main+0x578>)
 8001a66:	7853      	ldrb	r3, [r2, #1]
 8001a68:	f043 0310 	orr.w	r3, r3, #16
 8001a6c:	7053      	strb	r3, [r2, #1]
		pl.gyrox_s[sample_cnt] = Gx;
 8001a6e:	4b71      	ldr	r3, [pc, #452]	; (8001c34 <main+0x57c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a71      	ldr	r2, [pc, #452]	; (8001c38 <main+0x580>)
 8001a74:	6811      	ldr	r1, [r2, #0]
 8001a76:	4a6d      	ldr	r2, [pc, #436]	; (8001c2c <main+0x574>)
 8001a78:	3380      	adds	r3, #128	; 0x80
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4413      	add	r3, r2
 8001a7e:	460a      	mov	r2, r1
 8001a80:	605a      	str	r2, [r3, #4]
		pl.gyroy_s[sample_cnt] = Gy;
 8001a82:	4b6c      	ldr	r3, [pc, #432]	; (8001c34 <main+0x57c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a6d      	ldr	r2, [pc, #436]	; (8001c3c <main+0x584>)
 8001a88:	6811      	ldr	r1, [r2, #0]
 8001a8a:	4a68      	ldr	r2, [pc, #416]	; (8001c2c <main+0x574>)
 8001a8c:	33a0      	adds	r3, #160	; 0xa0
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	4413      	add	r3, r2
 8001a92:	460a      	mov	r2, r1
 8001a94:	605a      	str	r2, [r3, #4]
		pl.gyroz_s[sample_cnt] = Gz;
 8001a96:	4b67      	ldr	r3, [pc, #412]	; (8001c34 <main+0x57c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a69      	ldr	r2, [pc, #420]	; (8001c40 <main+0x588>)
 8001a9c:	6811      	ldr	r1, [r2, #0]
 8001a9e:	4a63      	ldr	r2, [pc, #396]	; (8001c2c <main+0x574>)
 8001aa0:	33c0      	adds	r3, #192	; 0xc0
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	4413      	add	r3, r2
 8001aa6:	460a      	mov	r2, r1
 8001aa8:	605a      	str	r2, [r3, #4]

		// Get value from the load cell amplifier
		//Only read the load cell value every 10000 samples
		loadcellCounter++;
 8001aaa:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001aae:	3301      	adds	r3, #1
 8001ab0:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
		if(loadcellCounter > 10000){
 8001ab4:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001ab8:	f242 7210 	movw	r2, #10000	; 0x2710
 8001abc:	4293      	cmp	r3, r2
 8001abe:	dd25      	ble.n	8001b0c <main+0x454>
			weight = hx711_weight(&loadcell, 10);
 8001ac0:	210a      	movs	r1, #10
 8001ac2:	4860      	ldr	r0, [pc, #384]	; (8001c44 <main+0x58c>)
 8001ac4:	f7ff fbbf 	bl	8001246 <hx711_weight>
 8001ac8:	ed87 0a59 	vstr	s0, [r7, #356]	; 0x164

			global_flags.force_ready = 0x01;
 8001acc:	4a58      	ldr	r2, [pc, #352]	; (8001c30 <main+0x578>)
 8001ace:	7853      	ldrb	r3, [r2, #1]
 8001ad0:	f043 0304 	orr.w	r3, r3, #4
 8001ad4:	7053      	strb	r3, [r2, #1]
			pl.force_s = weight;
 8001ad6:	4a55      	ldr	r2, [pc, #340]	; (8001c2c <main+0x574>)
 8001ad8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001adc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

			//Convert to string and print
			sprintf(msg, "  %f,", weight);
 8001ae0:	f8d7 0164 	ldr.w	r0, [r7, #356]	; 0x164
 8001ae4:	f7fe fd08 	bl	80004f8 <__aeabi_f2d>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 8001af0:	4955      	ldr	r1, [pc, #340]	; (8001c48 <main+0x590>)
 8001af2:	f007 f849 	bl	8008b88 <siprintf>
			strcat(transmitString,msg);
 8001af6:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8001afa:	463b      	mov	r3, r7
 8001afc:	4611      	mov	r1, r2
 8001afe:	4618      	mov	r0, r3
 8001b00:	f007 f862 	bl	8008bc8 <strcat>
			loadcellCounter = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8001b0a:	e004      	b.n	8001b16 <main+0x45e>
		}
		else
		{
			pl.force_s = 0;
 8001b0c:	4b47      	ldr	r3, [pc, #284]	; (8001c2c <main+0x574>)
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		}

		sprintf(msg, "%\r\n");
 8001b16:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001b1a:	494c      	ldr	r1, [pc, #304]	; (8001c4c <main+0x594>)
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f007 f833 	bl	8008b88 <siprintf>
		strcat(transmitString,msg);
 8001b22:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8001b26:	463b      	mov	r3, r7
 8001b28:	4611      	mov	r1, r2
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f007 f84c 	bl	8008bc8 <strcat>
		//HAL_UART_Transmit(&huart1, (uint8_t*)transmitString, strlen(transmitString), HAL_MAX_DELAY);

		//Simple method to create and add packets to queue
		if(sample_cnt % 32 == 0 && sample_cnt != 0) //32 loops have occurred and at least 1 sensor has 1 value in it
 8001b30:	4b40      	ldr	r3, [pc, #256]	; (8001c34 <main+0x57c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 031f 	and.w	r3, r3, #31
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d16f      	bne.n	8001c1c <main+0x564>
 8001b3c:	4b3d      	ldr	r3, [pc, #244]	; (8001c34 <main+0x57c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d06b      	beq.n	8001c1c <main+0x564>
		{
			if(set_state(&state, STORING) == false)
 8001b44:	2107      	movs	r1, #7
 8001b46:	4842      	ldr	r0, [pc, #264]	; (8001c50 <main+0x598>)
 8001b48:	f000 fb36 	bl	80021b8 <set_state>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d101      	bne.n	8001b56 <main+0x49e>
			{
				Error_Handler();
 8001b52:	f000 fb15 	bl	8002180 <Error_Handler>
			}
			pl.payload_size = global_flags.sensor_contents; //bit mask
 8001b56:	4b36      	ldr	r3, [pc, #216]	; (8001c30 <main+0x578>)
 8001b58:	785a      	ldrb	r2, [r3, #1]
 8001b5a:	4b34      	ldr	r3, [pc, #208]	; (8001c2c <main+0x574>)
 8001b5c:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384

			pkt.start = 0xFFFFFFFF;
 8001b60:	4b3c      	ldr	r3, [pc, #240]	; (8001c54 <main+0x59c>)
 8001b62:	781a      	ldrb	r2, [r3, #0]
 8001b64:	f04f 32ff 	mov.w	r2, #4294967295
 8001b68:	701a      	strb	r2, [r3, #0]
 8001b6a:	785a      	ldrb	r2, [r3, #1]
 8001b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b70:	705a      	strb	r2, [r3, #1]
 8001b72:	789a      	ldrb	r2, [r3, #2]
 8001b74:	f04f 32ff 	mov.w	r2, #4294967295
 8001b78:	709a      	strb	r2, [r3, #2]
 8001b7a:	78da      	ldrb	r2, [r3, #3]
 8001b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b80:	70da      	strb	r2, [r3, #3]
			pkt.payload = pl;
 8001b82:	4b34      	ldr	r3, [pc, #208]	; (8001c54 <main+0x59c>)
 8001b84:	4a29      	ldr	r2, [pc, #164]	; (8001c2c <main+0x574>)
 8001b86:	3309      	adds	r3, #9
 8001b88:	4611      	mov	r1, r2
 8001b8a:	f240 3285 	movw	r2, #901	; 0x385
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f006 fac0 	bl	8008114 <memcpy>
			pkt.state = (uint8_t) state; //save the current state;
 8001b94:	4b2e      	ldr	r3, [pc, #184]	; (8001c50 <main+0x598>)
 8001b96:	f993 3000 	ldrsb.w	r3, [r3]
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	b2d9      	uxtb	r1, r3
 8001ba0:	4a2c      	ldr	r2, [pc, #176]	; (8001c54 <main+0x59c>)
 8001ba2:	7a13      	ldrb	r3, [r2, #8]
 8001ba4:	f361 0303 	bfi	r3, r1, #0, #4
 8001ba8:	7213      	strb	r3, [r2, #8]
			pkt.packet_size = sizeof(packet_t);
 8001baa:	4b2a      	ldr	r3, [pc, #168]	; (8001c54 <main+0x59c>)
 8001bac:	791a      	ldrb	r2, [r3, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f062 0259 	orn	r2, r2, #89	; 0x59
 8001bb4:	711a      	strb	r2, [r3, #4]
 8001bb6:	795a      	ldrb	r2, [r3, #5]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f042 0203 	orr.w	r2, r2, #3
 8001bbe:	715a      	strb	r2, [r3, #5]
			pkt.packet_num = pkt_cnt;
 8001bc0:	4b25      	ldr	r3, [pc, #148]	; (8001c58 <main+0x5a0>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	4b23      	ldr	r3, [pc, #140]	; (8001c54 <main+0x59c>)
 8001bc8:	80da      	strh	r2, [r3, #6]
			get_RTC_Value((char*)pkt.timestamp);
 8001bca:	4824      	ldr	r0, [pc, #144]	; (8001c5c <main+0x5a4>)
 8001bcc:	f7ff fd32 	bl	8001634 <get_RTC_Value>

			HAL_UART_Transmit(&huart1, (uint8_t*)&pkt, pkt.packet_size, HAL_MAX_DELAY);
 8001bd0:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <main+0x59c>)
 8001bd2:	889b      	ldrh	r3, [r3, #4]
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bda:	491e      	ldr	r1, [pc, #120]	; (8001c54 <main+0x59c>)
 8001bdc:	4820      	ldr	r0, [pc, #128]	; (8001c60 <main+0x5a8>)
 8001bde:	f005 fd13 	bl	8007608 <HAL_UART_Transmit>
//				if(HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY) != HAL_OK)
//				{
//					Error_Handler();
//				}
//			}
			pl = null_pl;
 8001be2:	4a12      	ldr	r2, [pc, #72]	; (8001c2c <main+0x574>)
 8001be4:	4b1f      	ldr	r3, [pc, #124]	; (8001c64 <main+0x5ac>)
 8001be6:	4610      	mov	r0, r2
 8001be8:	4619      	mov	r1, r3
 8001bea:	f240 3385 	movw	r3, #901	; 0x385
 8001bee:	461a      	mov	r2, r3
 8001bf0:	f006 fa90 	bl	8008114 <memcpy>
			pkt = null_pkt;
 8001bf4:	4a17      	ldr	r2, [pc, #92]	; (8001c54 <main+0x59c>)
 8001bf6:	4b1c      	ldr	r3, [pc, #112]	; (8001c68 <main+0x5b0>)
 8001bf8:	4610      	mov	r0, r2
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f240 33a6 	movw	r3, #934	; 0x3a6
 8001c00:	461a      	mov	r2, r3
 8001c02:	f006 fa87 	bl	8008114 <memcpy>

			global_flags.sensor_contents = 0x00; //reset all packet ready values
 8001c06:	4b0a      	ldr	r3, [pc, #40]	; (8001c30 <main+0x578>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	705a      	strb	r2, [r3, #1]
			pkt_cnt ++;
 8001c0c:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <main+0x5a0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	3301      	adds	r3, #1
 8001c12:	4a11      	ldr	r2, [pc, #68]	; (8001c58 <main+0x5a0>)
 8001c14:	6013      	str	r3, [r2, #0]
			sample_cnt = 0;
 8001c16:	4b07      	ldr	r3, [pc, #28]	; (8001c34 <main+0x57c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
		}

		sample_cnt ++;
 8001c1c:	4b05      	ldr	r3, [pc, #20]	; (8001c34 <main+0x57c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	3301      	adds	r3, #1
 8001c22:	4a04      	ldr	r2, [pc, #16]	; (8001c34 <main+0x57c>)
 8001c24:	6013      	str	r3, [r2, #0]
	{
 8001c26:	e5bd      	b.n	80017a4 <main+0xec>
 8001c28:	20000b80 	.word	0x20000b80
 8001c2c:	20000770 	.word	0x20000770
 8001c30:	20000264 	.word	0x20000264
 8001c34:	200006d8 	.word	0x200006d8
 8001c38:	20000260 	.word	0x20000260
 8001c3c:	20000680 	.word	0x20000680
 8001c40:	20000c54 	.word	0x20000c54
 8001c44:	2000065c 	.word	0x2000065c
 8001c48:	0800aea8 	.word	0x0800aea8
 8001c4c:	0800aeb0 	.word	0x0800aeb0
 8001c50:	20000674 	.word	0x20000674
 8001c54:	20000268 	.word	0x20000268
 8001c58:	200006dc 	.word	0x200006dc
 8001c5c:	200005f6 	.word	0x200005f6
 8001c60:	200006e0 	.word	0x200006e0
 8001c64:	0800b27c 	.word	0x0800b27c
 8001c68:	0800aed4 	.word	0x0800aed4

08001c6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b0a4      	sub	sp, #144	; 0x90
 8001c70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c72:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c76:	2244      	movs	r2, #68	; 0x44
 8001c78:	2100      	movs	r1, #0
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f006 fa58 	bl	8008130 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c80:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
 8001c90:	615a      	str	r2, [r3, #20]
 8001c92:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c94:	463b      	mov	r3, r7
 8001c96:	2230      	movs	r2, #48	; 0x30
 8001c98:	2100      	movs	r1, #0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f006 fa48 	bl	8008130 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001ca0:	f003 f8ea 	bl	8004e78 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001ca4:	2000      	movs	r0, #0
 8001ca6:	f7ff fb2c 	bl	8001302 <LL_RCC_LSE_SetDriveCapability>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 8001caa:	232f      	movs	r3, #47	; 0x2f
 8001cac:	64fb      	str	r3, [r7, #76]	; 0x4c
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cb2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cbc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cc2:	2340      	movs	r3, #64	; 0x40
 8001cc4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001cca:	2360      	movs	r3, #96	; 0x60
 8001ccc:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001cce:	2305      	movs	r3, #5
 8001cd0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cd6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f003 fc2a 	bl	8005534 <HAL_RCC_OscConfig>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001ce6:	f000 fa4b 	bl	8002180 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001cea:	236f      	movs	r3, #111	; 0x6f
 8001cec:	633b      	str	r3, [r7, #48]	; 0x30
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001d02:	2300      	movs	r3, #0
 8001d04:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d06:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f003 ff5f 	bl	8005bd0 <HAL_RCC_ClockConfig>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001d18:	f000 fa32 	bl	8002180 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RTC
 8001d1c:	f642 4305 	movw	r3, #11269	; 0x2c05
 8001d20:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d22:	2300      	movs	r3, #0
 8001d24:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d26:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001d2a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_HSI;
 8001d2c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001d30:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001d32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d36:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001d3c:	2310      	movs	r3, #16
 8001d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d40:	463b      	mov	r3, r7
 8001d42:	4618      	mov	r0, r3
 8001d44:	f004 fb4b 	bl	80063de <HAL_RCCEx_PeriphCLKConfig>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8001d4e:	f000 fa17 	bl	8002180 <Error_Handler>
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001d52:	f004 fc3a 	bl	80065ca <HAL_RCCEx_EnableMSIPLLMode>
}
 8001d56:	bf00      	nop
 8001d58:	3790      	adds	r7, #144	; 0x90
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d66:	1d3b      	adds	r3, r7, #4
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001d70:	4b27      	ldr	r3, [pc, #156]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001d72:	4a28      	ldr	r2, [pc, #160]	; (8001e14 <MX_ADC1_Init+0xb4>)
 8001d74:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001d76:	4b26      	ldr	r3, [pc, #152]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001d78:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001d7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8001d7e:	4b24      	ldr	r3, [pc, #144]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001d80:	2210      	movs	r2, #16
 8001d82:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d84:	4b22      	ldr	r3, [pc, #136]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001d8a:	4b21      	ldr	r3, [pc, #132]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d90:	4b1f      	ldr	r3, [pc, #124]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001d92:	2204      	movs	r2, #4
 8001d94:	615a      	str	r2, [r3, #20]
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001d96:	4b1e      	ldr	r3, [pc, #120]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001d9c:	4b1c      	ldr	r3, [pc, #112]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001da2:	4b1b      	ldr	r3, [pc, #108]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001da8:	4b19      	ldr	r3, [pc, #100]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001daa:	2201      	movs	r2, #1
 8001dac:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001dae:	4b18      	ldr	r3, [pc, #96]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001db0:	2201      	movs	r2, #1
 8001db2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001db4:	4b16      	ldr	r3, [pc, #88]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dbc:	4b14      	ldr	r3, [pc, #80]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dc2:	4b13      	ldr	r3, [pc, #76]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001dc8:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001dd0:	4b0f      	ldr	r3, [pc, #60]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dd6:	480e      	ldr	r0, [pc, #56]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001dd8:	f000 ffdc 	bl	8002d94 <HAL_ADC_Init>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001de2:	f000 f9cd 	bl	8002180 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001de6:	4b0c      	ldr	r3, [pc, #48]	; (8001e18 <MX_ADC1_Init+0xb8>)
 8001de8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001df2:	1d3b      	adds	r3, r7, #4
 8001df4:	4619      	mov	r1, r3
 8001df6:	4806      	ldr	r0, [pc, #24]	; (8001e10 <MX_ADC1_Init+0xb0>)
 8001df8:	f001 fb16 	bl	8003428 <HAL_ADC_ConfigChannel>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001e02:	f000 f9bd 	bl	8002180 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000684 	.word	0x20000684
 8001e14:	40012400 	.word	0x40012400
 8001e18:	24000200 	.word	0x24000200

08001e1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e20:	4b1b      	ldr	r3, [pc, #108]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e22:	4a1c      	ldr	r2, [pc, #112]	; (8001e94 <MX_I2C1_Init+0x78>)
 8001e24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001e26:	4b1a      	ldr	r3, [pc, #104]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e28:	f640 6214 	movw	r2, #3604	; 0xe14
 8001e2c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001e2e:	4b18      	ldr	r3, [pc, #96]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e34:	4b16      	ldr	r3, [pc, #88]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e36:	2201      	movs	r2, #1
 8001e38:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e3a:	4b15      	ldr	r3, [pc, #84]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001e40:	4b13      	ldr	r3, [pc, #76]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e46:	4b12      	ldr	r3, [pc, #72]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e4c:	4b10      	ldr	r3, [pc, #64]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e52:	4b0f      	ldr	r3, [pc, #60]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e58:	480d      	ldr	r0, [pc, #52]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e5a:	f002 fa8b 	bl	8004374 <HAL_I2C_Init>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e64:	f000 f98c 	bl	8002180 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e68:	2100      	movs	r1, #0
 8001e6a:	4809      	ldr	r0, [pc, #36]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e6c:	f002 ff6c 	bl	8004d48 <HAL_I2CEx_ConfigAnalogFilter>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001e76:	f000 f983 	bl	8002180 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	4804      	ldr	r0, [pc, #16]	; (8001e90 <MX_I2C1_Init+0x74>)
 8001e7e:	f002 ffae 	bl	8004dde <HAL_I2CEx_ConfigDigitalFilter>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001e88:	f000 f97a 	bl	8002180 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000610 	.word	0x20000610
 8001e94:	40005400 	.word	0x40005400

08001e98 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001e9e:	1d3b      	adds	r3, r7, #4
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001eac:	2300      	movs	r3, #0
 8001eae:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001eb0:	4b25      	ldr	r3, [pc, #148]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001eb2:	4a26      	ldr	r2, [pc, #152]	; (8001f4c <MX_RTC_Init+0xb4>)
 8001eb4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001eb6:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001ebc:	4b22      	ldr	r3, [pc, #136]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001ebe:	227f      	movs	r2, #127	; 0x7f
 8001ec0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001ec2:	4b21      	ldr	r3, [pc, #132]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001ec4:	22ff      	movs	r2, #255	; 0xff
 8001ec6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001ec8:	4b1f      	ldr	r3, [pc, #124]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ece:	4b1e      	ldr	r3, [pc, #120]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001ed4:	4b1c      	ldr	r3, [pc, #112]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001eda:	481b      	ldr	r0, [pc, #108]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001edc:	f004 fb7b 	bl	80065d6 <HAL_RTC_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001ee6:	f000 f94b 	bl	8002180 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x20;
 8001eea:	2320      	movs	r3, #32
 8001eec:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x30;
 8001eee:	2330      	movs	r3, #48	; 0x30
 8001ef0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001efe:	2300      	movs	r3, #0
 8001f00:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	2201      	movs	r2, #1
 8001f06:	4619      	mov	r1, r3
 8001f08:	480f      	ldr	r0, [pc, #60]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001f0a:	f004 fc02 	bl	8006712 <HAL_RTC_SetTime>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_RTC_Init+0x80>
  {
    Error_Handler();
 8001f14:	f000 f934 	bl	8002180 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x25;
 8001f20:	2325      	movs	r3, #37	; 0x25
 8001f22:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8001f24:	2322      	movs	r3, #34	; 0x22
 8001f26:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001f28:	463b      	mov	r3, r7
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4806      	ldr	r0, [pc, #24]	; (8001f48 <MX_RTC_Init+0xb0>)
 8001f30:	f004 fd0f 	bl	8006952 <HAL_RTC_SetDate>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 8001f3a:	f000 f921 	bl	8002180 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001f3e:	bf00      	nop
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000b58 	.word	0x20000b58
 8001f4c:	40002800 	.word	0x40002800

08001f50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f56:	f107 0310 	add.w	r3, r7, #16
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
 8001f62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f64:	1d3b      	adds	r3, r7, #4
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f6e:	4b1e      	ldr	r3, [pc, #120]	; (8001fe8 <MX_TIM2_Init+0x98>)
 8001f70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f74:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 8001f76:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <MX_TIM2_Init+0x98>)
 8001f78:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001f7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f7e:	4b1a      	ldr	r3, [pc, #104]	; (8001fe8 <MX_TIM2_Init+0x98>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <MX_TIM2_Init+0x98>)
 8001f86:	f242 720f 	movw	r2, #9999	; 0x270f
 8001f8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f8c:	4b16      	ldr	r3, [pc, #88]	; (8001fe8 <MX_TIM2_Init+0x98>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f92:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <MX_TIM2_Init+0x98>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f98:	4813      	ldr	r0, [pc, #76]	; (8001fe8 <MX_TIM2_Init+0x98>)
 8001f9a:	f004 fe61 	bl	8006c60 <HAL_TIM_Base_Init>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001fa4:	f000 f8ec 	bl	8002180 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fae:	f107 0310 	add.w	r3, r7, #16
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	480c      	ldr	r0, [pc, #48]	; (8001fe8 <MX_TIM2_Init+0x98>)
 8001fb6:	f005 f85e 	bl	8007076 <HAL_TIM_ConfigClockSource>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001fc0:	f000 f8de 	bl	8002180 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fcc:	1d3b      	adds	r3, r7, #4
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4805      	ldr	r0, [pc, #20]	; (8001fe8 <MX_TIM2_Init+0x98>)
 8001fd2:	f005 fa2b 	bl	800742c <HAL_TIMEx_MasterConfigSynchronization>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001fdc:	f000 f8d0 	bl	8002180 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001fe0:	bf00      	nop
 8001fe2:	3720      	adds	r7, #32
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	20000214 	.word	0x20000214

08001fec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ff0:	4b22      	ldr	r3, [pc, #136]	; (800207c <MX_USART1_UART_Init+0x90>)
 8001ff2:	4a23      	ldr	r2, [pc, #140]	; (8002080 <MX_USART1_UART_Init+0x94>)
 8001ff4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ff6:	4b21      	ldr	r3, [pc, #132]	; (800207c <MX_USART1_UART_Init+0x90>)
 8001ff8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ffc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ffe:	4b1f      	ldr	r3, [pc, #124]	; (800207c <MX_USART1_UART_Init+0x90>)
 8002000:	2200      	movs	r2, #0
 8002002:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002004:	4b1d      	ldr	r3, [pc, #116]	; (800207c <MX_USART1_UART_Init+0x90>)
 8002006:	2200      	movs	r2, #0
 8002008:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800200a:	4b1c      	ldr	r3, [pc, #112]	; (800207c <MX_USART1_UART_Init+0x90>)
 800200c:	2200      	movs	r2, #0
 800200e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002010:	4b1a      	ldr	r3, [pc, #104]	; (800207c <MX_USART1_UART_Init+0x90>)
 8002012:	220c      	movs	r2, #12
 8002014:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002016:	4b19      	ldr	r3, [pc, #100]	; (800207c <MX_USART1_UART_Init+0x90>)
 8002018:	2200      	movs	r2, #0
 800201a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800201c:	4b17      	ldr	r3, [pc, #92]	; (800207c <MX_USART1_UART_Init+0x90>)
 800201e:	2200      	movs	r2, #0
 8002020:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002022:	4b16      	ldr	r3, [pc, #88]	; (800207c <MX_USART1_UART_Init+0x90>)
 8002024:	2200      	movs	r2, #0
 8002026:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002028:	4b14      	ldr	r3, [pc, #80]	; (800207c <MX_USART1_UART_Init+0x90>)
 800202a:	2200      	movs	r2, #0
 800202c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800202e:	4b13      	ldr	r3, [pc, #76]	; (800207c <MX_USART1_UART_Init+0x90>)
 8002030:	2200      	movs	r2, #0
 8002032:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002034:	4811      	ldr	r0, [pc, #68]	; (800207c <MX_USART1_UART_Init+0x90>)
 8002036:	f005 fa97 	bl	8007568 <HAL_UART_Init>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002040:	f000 f89e 	bl	8002180 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002044:	2100      	movs	r1, #0
 8002046:	480d      	ldr	r0, [pc, #52]	; (800207c <MX_USART1_UART_Init+0x90>)
 8002048:	f005 ff68 	bl	8007f1c <HAL_UARTEx_SetTxFifoThreshold>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002052:	f000 f895 	bl	8002180 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002056:	2100      	movs	r1, #0
 8002058:	4808      	ldr	r0, [pc, #32]	; (800207c <MX_USART1_UART_Init+0x90>)
 800205a:	f005 ff9d 	bl	8007f98 <HAL_UARTEx_SetRxFifoThreshold>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002064:	f000 f88c 	bl	8002180 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002068:	4804      	ldr	r0, [pc, #16]	; (800207c <MX_USART1_UART_Init+0x90>)
 800206a:	f005 ff1e 	bl	8007eaa <HAL_UARTEx_DisableFifoMode>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002074:	f000 f884 	bl	8002180 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002078:	bf00      	nop
 800207a:	bd80      	pop	{r7, pc}
 800207c:	200006e0 	.word	0x200006e0
 8002080:	40013800 	.word	0x40013800

08002084 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002088:	2004      	movs	r0, #4
 800208a:	f7ff f950 	bl	800132e <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800208e:	2001      	movs	r0, #1
 8002090:	f7ff f94d 	bl	800132e <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002094:	2200      	movs	r2, #0
 8002096:	2100      	movs	r1, #0
 8002098:	200b      	movs	r0, #11
 800209a:	f001 fd65 	bl	8003b68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800209e:	200b      	movs	r0, #11
 80020a0:	f001 fd7c 	bl	8003b9c <HAL_NVIC_EnableIRQ>

}
 80020a4:	bf00      	nop
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020bc:	2004      	movs	r0, #4
 80020be:	f7ff f94f 	bl	8001360 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c2:	2002      	movs	r0, #2
 80020c4:	f7ff f94c 	bl	8001360 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c8:	2001      	movs	r0, #1
 80020ca:	f7ff f949 	bl	8001360 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80020ce:	2200      	movs	r2, #0
 80020d0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80020d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d8:	f002 f934 	bl	8004344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80020dc:	2201      	movs	r2, #1
 80020de:	2120      	movs	r1, #32
 80020e0:	481d      	ldr	r0, [pc, #116]	; (8002158 <MX_GPIO_Init+0xb0>)
 80020e2:	f002 f92f 	bl	8004344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020e6:	2301      	movs	r3, #1
 80020e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ea:	2300      	movs	r3, #0
 80020ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	4619      	mov	r1, r3
 80020f6:	4818      	ldr	r0, [pc, #96]	; (8002158 <MX_GPIO_Init+0xb0>)
 80020f8:	f001 ffa4 	bl	8004044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80020fc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002100:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002102:	2301      	movs	r3, #1
 8002104:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210a:	2300      	movs	r3, #0
 800210c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	4619      	mov	r1, r3
 8002112:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002116:	f001 ff95 	bl	8004044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800211a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800211e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002120:	2300      	movs	r3, #0
 8002122:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002128:	1d3b      	adds	r3, r7, #4
 800212a:	4619      	mov	r1, r3
 800212c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002130:	f001 ff88 	bl	8004044 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002134:	2320      	movs	r3, #32
 8002136:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002138:	2301      	movs	r3, #1
 800213a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002140:	2300      	movs	r3, #0
 8002142:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002144:	1d3b      	adds	r3, r7, #4
 8002146:	4619      	mov	r1, r3
 8002148:	4803      	ldr	r0, [pc, #12]	; (8002158 <MX_GPIO_Init+0xb0>)
 800214a:	f001 ff7b 	bl	8004044 <HAL_GPIO_Init>

}
 800214e:	bf00      	nop
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	48000400 	.word	0x48000400

0800215c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a04      	ldr	r2, [pc, #16]	; (800217c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d101      	bne.n	8002172 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800216e:	f000 fc57 	bl	8002a20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002172:	bf00      	nop
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40012c00 	.word	0x40012c00

08002180 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002184:	b672      	cpsid	i
}
 8002186:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002188:	e7fe      	b.n	8002188 <Error_Handler+0x8>

0800218a <create_queue>:
 * Parameters:
 *
 * Return Value: packet_queue*
 -------------------------------------------*/
packet_queue* create_queue()
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	af00      	add	r7, sp, #0
	packet_queue* new_queue = (packet_queue*)malloc(sizeof(packet_queue));
 8002190:	200c      	movs	r0, #12
 8002192:	f005 ffb7 	bl	8008104 <malloc>
 8002196:	4603      	mov	r3, r0
 8002198:	607b      	str	r3, [r7, #4]
	new_queue->back = NULL;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	605a      	str	r2, [r3, #4]
	new_queue->front = NULL;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	601a      	str	r2, [r3, #0]
	new_queue->size = 0;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	811a      	strh	r2, [r3, #8]

	return new_queue;
 80021ac:	687b      	ldr	r3, [r7, #4]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <set_state>:
 * Parameters: state_machine*, state_machine
 *
 * Return Value: bool
 *-------------------------------------------*/
bool set_state(state_machine* curr_state, state_machine new_state)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	70fb      	strb	r3, [r7, #3]
	switch(*curr_state)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f993 3000 	ldrsb.w	r3, [r3]
 80021ca:	2b08      	cmp	r3, #8
 80021cc:	f200 809e 	bhi.w	800230c <set_state+0x154>
 80021d0:	a201      	add	r2, pc, #4	; (adr r2, 80021d8 <set_state+0x20>)
 80021d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d6:	bf00      	nop
 80021d8:	080021fd 	.word	0x080021fd
 80021dc:	0800221b 	.word	0x0800221b
 80021e0:	08002239 	.word	0x08002239
 80021e4:	08002257 	.word	0x08002257
 80021e8:	08002275 	.word	0x08002275
 80021ec:	08002293 	.word	0x08002293
 80021f0:	080022b1 	.word	0x080022b1
 80021f4:	080022d9 	.word	0x080022d9
 80021f8:	080022f3 	.word	0x080022f3
	{
	case NONE:
		if(new_state == STARTUP || new_state < 0)
 80021fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d003      	beq.n	800220c <set_state+0x54>
 8002204:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002208:	2b00      	cmp	r3, #0
 800220a:	da04      	bge.n	8002216 <set_state+0x5e>
		{
			*curr_state = new_state;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	78fa      	ldrb	r2, [r7, #3]
 8002210:	701a      	strb	r2, [r3, #0]
			return true;
 8002212:	2300      	movs	r3, #0
 8002214:	e07b      	b.n	800230e <set_state+0x156>
		}
		else
		{
			return false;
 8002216:	2301      	movs	r3, #1
 8002218:	e079      	b.n	800230e <set_state+0x156>
		}
	case STARTUP:
		if(new_state == CONFIGURING || new_state < 0)
 800221a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800221e:	2b02      	cmp	r3, #2
 8002220:	d003      	beq.n	800222a <set_state+0x72>
 8002222:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002226:	2b00      	cmp	r3, #0
 8002228:	da04      	bge.n	8002234 <set_state+0x7c>
		{
			*curr_state = new_state;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	78fa      	ldrb	r2, [r7, #3]
 800222e:	701a      	strb	r2, [r3, #0]
			return true;
 8002230:	2300      	movs	r3, #0
 8002232:	e06c      	b.n	800230e <set_state+0x156>
		}
		return false;
 8002234:	2301      	movs	r3, #1
 8002236:	e06a      	b.n	800230e <set_state+0x156>

	case CONFIGURING:
		if(new_state == SEARCHING || new_state < 0)
 8002238:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800223c:	2b03      	cmp	r3, #3
 800223e:	d003      	beq.n	8002248 <set_state+0x90>
 8002240:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002244:	2b00      	cmp	r3, #0
 8002246:	da04      	bge.n	8002252 <set_state+0x9a>
		{
			*curr_state = new_state;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	78fa      	ldrb	r2, [r7, #3]
 800224c:	701a      	strb	r2, [r3, #0]
			return true;
 800224e:	2300      	movs	r3, #0
 8002250:	e05d      	b.n	800230e <set_state+0x156>
		}
		return false;
 8002252:	2301      	movs	r3, #1
 8002254:	e05b      	b.n	800230e <set_state+0x156>

	case SEARCHING:
		if(new_state == CONNECTING || new_state < 0)
 8002256:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800225a:	2b04      	cmp	r3, #4
 800225c:	d003      	beq.n	8002266 <set_state+0xae>
 800225e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002262:	2b00      	cmp	r3, #0
 8002264:	da04      	bge.n	8002270 <set_state+0xb8>
		{
			*curr_state = new_state;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	78fa      	ldrb	r2, [r7, #3]
 800226a:	701a      	strb	r2, [r3, #0]
			return true;
 800226c:	2300      	movs	r3, #0
 800226e:	e04e      	b.n	800230e <set_state+0x156>
		}
		return false;
 8002270:	2301      	movs	r3, #1
 8002272:	e04c      	b.n	800230e <set_state+0x156>

	case CONNECTING:
		if(new_state == READY || new_state < 0)
 8002274:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002278:	2b05      	cmp	r3, #5
 800227a:	d003      	beq.n	8002284 <set_state+0xcc>
 800227c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002280:	2b00      	cmp	r3, #0
 8002282:	da04      	bge.n	800228e <set_state+0xd6>
		{
			*curr_state = new_state;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	78fa      	ldrb	r2, [r7, #3]
 8002288:	701a      	strb	r2, [r3, #0]
			return true;
 800228a:	2300      	movs	r3, #0
 800228c:	e03f      	b.n	800230e <set_state+0x156>
		}
		return false;
 800228e:	2301      	movs	r3, #1
 8002290:	e03d      	b.n	800230e <set_state+0x156>

	case READY:
		if(new_state == READING || new_state < 0)
 8002292:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002296:	2b06      	cmp	r3, #6
 8002298:	d003      	beq.n	80022a2 <set_state+0xea>
 800229a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	da04      	bge.n	80022ac <set_state+0xf4>
		{
			*curr_state = new_state;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	78fa      	ldrb	r2, [r7, #3]
 80022a6:	701a      	strb	r2, [r3, #0]
			return true;
 80022a8:	2300      	movs	r3, #0
 80022aa:	e030      	b.n	800230e <set_state+0x156>
		}
		return false;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e02e      	b.n	800230e <set_state+0x156>

	case READING:
		if(new_state == STORING && global_flags.pkt_ready == true || new_state < 0)
 80022b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022b4:	2b07      	cmp	r3, #7
 80022b6:	d106      	bne.n	80022c6 <set_state+0x10e>
 80022b8:	4b18      	ldr	r3, [pc, #96]	; (800231c <set_state+0x164>)
 80022ba:	785b      	ldrb	r3, [r3, #1]
 80022bc:	f003 0320 	and.w	r3, r3, #32
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <set_state+0x116>
 80022c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	da04      	bge.n	80022d8 <set_state+0x120>
		{
			*curr_state = new_state;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	78fa      	ldrb	r2, [r7, #3]
 80022d2:	701a      	strb	r2, [r3, #0]
			return true;
 80022d4:	2300      	movs	r3, #0
 80022d6:	e01a      	b.n	800230e <set_state+0x156>
		}

	case STORING:
		if(new_state == READING || new_state < 0)
 80022d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022dc:	2b06      	cmp	r3, #6
 80022de:	d003      	beq.n	80022e8 <set_state+0x130>
 80022e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	da04      	bge.n	80022f2 <set_state+0x13a>
		{
			*curr_state = new_state;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	78fa      	ldrb	r2, [r7, #3]
 80022ec:	701a      	strb	r2, [r3, #0]
			return true;
 80022ee:	2300      	movs	r3, #0
 80022f0:	e00d      	b.n	800230e <set_state+0x156>
		}

	case SENDING:
		if(new_state == READING || new_state < 0)
 80022f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022f6:	2b06      	cmp	r3, #6
 80022f8:	d003      	beq.n	8002302 <set_state+0x14a>
 80022fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	da04      	bge.n	800230c <set_state+0x154>
		{
			*curr_state = new_state;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	78fa      	ldrb	r2, [r7, #3]
 8002306:	701a      	strb	r2, [r3, #0]
			return true;
 8002308:	2300      	movs	r3, #0
 800230a:	e000      	b.n	800230e <set_state+0x156>
		}
	default:
		return false;
 800230c:	2301      	movs	r3, #1
	}

	return false;
}
 800230e:	4618      	mov	r0, r3
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	20000264 	.word	0x20000264

08002320 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002324:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002328:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800232c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002330:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002334:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <LL_AHB2_GRP1_EnableClock>:
{
 8002342:	b480      	push	{r7}
 8002344:	b085      	sub	sp, #20
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800234a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800234e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002350:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4313      	orrs	r3, r2
 8002358:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800235a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800235e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4013      	ands	r3, r2
 8002364:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002366:	68fb      	ldr	r3, [r7, #12]
}
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800237c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002380:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002382:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4313      	orrs	r3, r2
 800238a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800238c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002390:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4013      	ands	r3, r2
 8002396:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002398:	68fb      	ldr	r3, [r7, #12]
}
 800239a:	bf00      	nop
 800239c:	3714      	adds	r7, #20
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b085      	sub	sp, #20
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80023ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023b4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80023be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4013      	ands	r3, r2
 80023c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023ca:	68fb      	ldr	r3, [r7, #12]
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
	...

080023e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b088      	sub	sp, #32
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f107 030c 	add.w	r3, r7, #12
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
 80023fe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a22      	ldr	r2, [pc, #136]	; (8002490 <HAL_ADC_MspInit+0xa8>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d13e      	bne.n	8002488 <HAL_ADC_MspInit+0xa0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800240a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800240e:	f7ff ffca 	bl	80023a6 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002412:	2001      	movs	r0, #1
 8002414:	f7ff ff95 	bl	8002342 <LL_AHB2_GRP1_EnableClock>
    PA0     ------> ADC1_IN5
    PA2     ------> ADC1_IN7
    PA3     ------> ADC1_IN8
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8002418:	231d      	movs	r3, #29
 800241a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800241c:	2303      	movs	r3, #3
 800241e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002424:	f107 030c 	add.w	r3, r7, #12
 8002428:	4619      	mov	r1, r3
 800242a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800242e:	f001 fe09 	bl	8004044 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002432:	4b18      	ldr	r3, [pc, #96]	; (8002494 <HAL_ADC_MspInit+0xac>)
 8002434:	4a18      	ldr	r2, [pc, #96]	; (8002498 <HAL_ADC_MspInit+0xb0>)
 8002436:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002438:	4b16      	ldr	r3, [pc, #88]	; (8002494 <HAL_ADC_MspInit+0xac>)
 800243a:	2205      	movs	r2, #5
 800243c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800243e:	4b15      	ldr	r3, [pc, #84]	; (8002494 <HAL_ADC_MspInit+0xac>)
 8002440:	2200      	movs	r2, #0
 8002442:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002444:	4b13      	ldr	r3, [pc, #76]	; (8002494 <HAL_ADC_MspInit+0xac>)
 8002446:	2200      	movs	r2, #0
 8002448:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800244a:	4b12      	ldr	r3, [pc, #72]	; (8002494 <HAL_ADC_MspInit+0xac>)
 800244c:	2280      	movs	r2, #128	; 0x80
 800244e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002450:	4b10      	ldr	r3, [pc, #64]	; (8002494 <HAL_ADC_MspInit+0xac>)
 8002452:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002456:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002458:	4b0e      	ldr	r3, [pc, #56]	; (8002494 <HAL_ADC_MspInit+0xac>)
 800245a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800245e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002460:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <HAL_ADC_MspInit+0xac>)
 8002462:	2220      	movs	r2, #32
 8002464:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002466:	4b0b      	ldr	r3, [pc, #44]	; (8002494 <HAL_ADC_MspInit+0xac>)
 8002468:	2200      	movs	r2, #0
 800246a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800246c:	4809      	ldr	r0, [pc, #36]	; (8002494 <HAL_ADC_MspInit+0xac>)
 800246e:	f001 fba3 	bl	8003bb8 <HAL_DMA_Init>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <HAL_ADC_MspInit+0x94>
    {
      Error_Handler();
 8002478:	f7ff fe82 	bl	8002180 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a05      	ldr	r2, [pc, #20]	; (8002494 <HAL_ADC_MspInit+0xac>)
 8002480:	641a      	str	r2, [r3, #64]	; 0x40
 8002482:	4a04      	ldr	r2, [pc, #16]	; (8002494 <HAL_ADC_MspInit+0xac>)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002488:	bf00      	nop
 800248a:	3720      	adds	r7, #32
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40012400 	.word	0x40012400
 8002494:	20000af8 	.word	0x20000af8
 8002498:	40020008 	.word	0x40020008

0800249c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b088      	sub	sp, #32
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 030c 	add.w	r3, r7, #12
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a0f      	ldr	r2, [pc, #60]	; (80024f8 <HAL_I2C_MspInit+0x5c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d117      	bne.n	80024ee <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024be:	2002      	movs	r0, #2
 80024c0:	f7ff ff3f 	bl	8002342 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024ca:	2312      	movs	r3, #18
 80024cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d2:	2300      	movs	r3, #0
 80024d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024d6:	2304      	movs	r3, #4
 80024d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024da:	f107 030c 	add.w	r3, r7, #12
 80024de:	4619      	mov	r1, r3
 80024e0:	4806      	ldr	r0, [pc, #24]	; (80024fc <HAL_I2C_MspInit+0x60>)
 80024e2:	f001 fdaf 	bl	8004044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024e6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80024ea:	f7ff ff43 	bl	8002374 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80024ee:	bf00      	nop
 80024f0:	3720      	adds	r7, #32
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40005400 	.word	0x40005400
 80024fc:	48000400 	.word	0x48000400

08002500 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a06      	ldr	r2, [pc, #24]	; (8002528 <HAL_RTC_MspInit+0x28>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d105      	bne.n	800251e <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002512:	f7ff ff05 	bl	8002320 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002516:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800251a:	f7ff ff2b 	bl	8002374 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800251e:	bf00      	nop
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40002800 	.word	0x40002800

0800252c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800253c:	d10a      	bne.n	8002554 <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800253e:	2001      	movs	r0, #1
 8002540:	f7ff ff18 	bl	8002374 <LL_APB1_GRP1_EnableClock>
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002544:	2200      	movs	r2, #0
 8002546:	2100      	movs	r1, #0
 8002548:	201c      	movs	r0, #28
 800254a:	f001 fb0d 	bl	8003b68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800254e:	201c      	movs	r0, #28
 8002550:	f001 fb24 	bl	8003b9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002554:	bf00      	nop
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b088      	sub	sp, #32
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002564:	f107 030c 	add.w	r3, r7, #12
 8002568:	2200      	movs	r2, #0
 800256a:	601a      	str	r2, [r3, #0]
 800256c:	605a      	str	r2, [r3, #4]
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	60da      	str	r2, [r3, #12]
 8002572:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a19      	ldr	r2, [pc, #100]	; (80025e0 <HAL_UART_MspInit+0x84>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d12b      	bne.n	80025d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800257e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002582:	f7ff ff10 	bl	80023a6 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002586:	2001      	movs	r0, #1
 8002588:	f7ff fedb 	bl	8002342 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800258c:	2002      	movs	r0, #2
 800258e:	f7ff fed8 	bl	8002342 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002592:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002596:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002598:	2302      	movs	r3, #2
 800259a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259c:	2300      	movs	r3, #0
 800259e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a0:	2300      	movs	r3, #0
 80025a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025a4:	2307      	movs	r3, #7
 80025a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a8:	f107 030c 	add.w	r3, r7, #12
 80025ac:	4619      	mov	r1, r3
 80025ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025b2:	f001 fd47 	bl	8004044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80025b6:	2380      	movs	r3, #128	; 0x80
 80025b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ba:	2302      	movs	r3, #2
 80025bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c2:	2300      	movs	r3, #0
 80025c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025c6:	2307      	movs	r3, #7
 80025c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ca:	f107 030c 	add.w	r3, r7, #12
 80025ce:	4619      	mov	r1, r3
 80025d0:	4804      	ldr	r0, [pc, #16]	; (80025e4 <HAL_UART_MspInit+0x88>)
 80025d2:	f001 fd37 	bl	8004044 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80025d6:	bf00      	nop
 80025d8:	3720      	adds	r7, #32
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40013800 	.word	0x40013800
 80025e4:	48000400 	.word	0x48000400

080025e8 <LL_APB2_GRP1_EnableClock>:
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80025f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025f4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80025f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002600:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002604:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4013      	ands	r3, r2
 800260a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800260c:	68fb      	ldr	r3, [r7, #12]
}
 800260e:	bf00      	nop
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
	...

0800261c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b08c      	sub	sp, #48	; 0x30
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002624:	2300      	movs	r3, #0
 8002626:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 800262c:	2200      	movs	r2, #0
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	2019      	movs	r0, #25
 8002632:	f001 fa99 	bl	8003b68 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002636:	2019      	movs	r0, #25
 8002638:	f001 fab0 	bl	8003b9c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800263c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002640:	f7ff ffd2 	bl	80025e8 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002644:	f107 0208 	add.w	r2, r7, #8
 8002648:	f107 030c 	add.w	r3, r7, #12
 800264c:	4611      	mov	r1, r2
 800264e:	4618      	mov	r0, r3
 8002650:	f003 fcac 	bl	8005fac <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002654:	f003 fc94 	bl	8005f80 <HAL_RCC_GetPCLK2Freq>
 8002658:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800265a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800265c:	4a12      	ldr	r2, [pc, #72]	; (80026a8 <HAL_InitTick+0x8c>)
 800265e:	fba2 2303 	umull	r2, r3, r2, r3
 8002662:	0c9b      	lsrs	r3, r3, #18
 8002664:	3b01      	subs	r3, #1
 8002666:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002668:	4b10      	ldr	r3, [pc, #64]	; (80026ac <HAL_InitTick+0x90>)
 800266a:	4a11      	ldr	r2, [pc, #68]	; (80026b0 <HAL_InitTick+0x94>)
 800266c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800266e:	4b0f      	ldr	r3, [pc, #60]	; (80026ac <HAL_InitTick+0x90>)
 8002670:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002674:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002676:	4a0d      	ldr	r2, [pc, #52]	; (80026ac <HAL_InitTick+0x90>)
 8002678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800267a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800267c:	4b0b      	ldr	r3, [pc, #44]	; (80026ac <HAL_InitTick+0x90>)
 800267e:	2200      	movs	r2, #0
 8002680:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002682:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <HAL_InitTick+0x90>)
 8002684:	2200      	movs	r2, #0
 8002686:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002688:	4808      	ldr	r0, [pc, #32]	; (80026ac <HAL_InitTick+0x90>)
 800268a:	f004 fae9 	bl	8006c60 <HAL_TIM_Base_Init>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d104      	bne.n	800269e <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002694:	4805      	ldr	r0, [pc, #20]	; (80026ac <HAL_InitTick+0x90>)
 8002696:	f004 fb81 	bl	8006d9c <HAL_TIM_Base_Start_IT>
 800269a:	4603      	mov	r3, r0
 800269c:	e000      	b.n	80026a0 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3730      	adds	r7, #48	; 0x30
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	431bde83 	.word	0x431bde83
 80026ac:	20000c5c 	.word	0x20000c5c
 80026b0:	40012c00 	.word	0x40012c00

080026b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026b8:	e7fe      	b.n	80026b8 <NMI_Handler+0x4>

080026ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026ba:	b480      	push	{r7}
 80026bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026be:	e7fe      	b.n	80026be <HardFault_Handler+0x4>

080026c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026c4:	e7fe      	b.n	80026c4 <MemManage_Handler+0x4>

080026c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026c6:	b480      	push	{r7}
 80026c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026ca:	e7fe      	b.n	80026ca <BusFault_Handler+0x4>

080026cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026d0:	e7fe      	b.n	80026d0 <UsageFault_Handler+0x4>

080026d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026d2:	b480      	push	{r7}
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026d6:	bf00      	nop
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026ee:	b480      	push	{r7}
 80026f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002700:	bf00      	nop
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
	...

0800270c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002710:	4802      	ldr	r0, [pc, #8]	; (800271c <DMA1_Channel1_IRQHandler+0x10>)
 8002712:	f001 fb58 	bl	8003dc6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002716:	bf00      	nop
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	20000af8 	.word	0x20000af8

08002720 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002724:	4802      	ldr	r0, [pc, #8]	; (8002730 <TIM1_UP_IRQHandler+0x10>)
 8002726:	f004 fb87 	bl	8006e38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000c5c 	.word	0x20000c5c

08002734 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002738:	4802      	ldr	r0, [pc, #8]	; (8002744 <TIM2_IRQHandler+0x10>)
 800273a:	f004 fb7d 	bl	8006e38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000214 	.word	0x20000214

08002748 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
	return 1;
 800274c:	2301      	movs	r3, #1
}
 800274e:	4618      	mov	r0, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <_kill>:

int _kill(int pid, int sig)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002762:	f005 fca5 	bl	80080b0 <__errno>
 8002766:	4603      	mov	r3, r0
 8002768:	2216      	movs	r2, #22
 800276a:	601a      	str	r2, [r3, #0]
	return -1;
 800276c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002770:	4618      	mov	r0, r3
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <_exit>:

void _exit (int status)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002780:	f04f 31ff 	mov.w	r1, #4294967295
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7ff ffe7 	bl	8002758 <_kill>
	while (1) {}		/* Make sure we hang here */
 800278a:	e7fe      	b.n	800278a <_exit+0x12>

0800278c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	e00a      	b.n	80027b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800279e:	f3af 8000 	nop.w
 80027a2:	4601      	mov	r1, r0
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	1c5a      	adds	r2, r3, #1
 80027a8:	60ba      	str	r2, [r7, #8]
 80027aa:	b2ca      	uxtb	r2, r1
 80027ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	3301      	adds	r3, #1
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	dbf0      	blt.n	800279e <_read+0x12>
	}

return len;
 80027bc:	687b      	ldr	r3, [r7, #4]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b086      	sub	sp, #24
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	60f8      	str	r0, [r7, #12]
 80027ce:	60b9      	str	r1, [r7, #8]
 80027d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]
 80027d6:	e009      	b.n	80027ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	1c5a      	adds	r2, r3, #1
 80027dc:	60ba      	str	r2, [r7, #8]
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	3301      	adds	r3, #1
 80027ea:	617b      	str	r3, [r7, #20]
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	dbf1      	blt.n	80027d8 <_write+0x12>
	}
	return len;
 80027f4:	687b      	ldr	r3, [r7, #4]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3718      	adds	r7, #24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <_close>:

int _close(int file)
{
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
	return -1;
 8002806:	f04f 33ff 	mov.w	r3, #4294967295
}
 800280a:	4618      	mov	r0, r3
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
 800281e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002826:	605a      	str	r2, [r3, #4]
	return 0;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <_isatty>:

int _isatty(int file)
{
 8002836:	b480      	push	{r7}
 8002838:	b083      	sub	sp, #12
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
	return 1;
 800283e:	2301      	movs	r3, #1
}
 8002840:	4618      	mov	r0, r3
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
	return 0;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	3714      	adds	r7, #20
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
	...

08002868 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002870:	4a14      	ldr	r2, [pc, #80]	; (80028c4 <_sbrk+0x5c>)
 8002872:	4b15      	ldr	r3, [pc, #84]	; (80028c8 <_sbrk+0x60>)
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800287c:	4b13      	ldr	r3, [pc, #76]	; (80028cc <_sbrk+0x64>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d102      	bne.n	800288a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002884:	4b11      	ldr	r3, [pc, #68]	; (80028cc <_sbrk+0x64>)
 8002886:	4a12      	ldr	r2, [pc, #72]	; (80028d0 <_sbrk+0x68>)
 8002888:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800288a:	4b10      	ldr	r3, [pc, #64]	; (80028cc <_sbrk+0x64>)
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4413      	add	r3, r2
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	429a      	cmp	r2, r3
 8002896:	d207      	bcs.n	80028a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002898:	f005 fc0a 	bl	80080b0 <__errno>
 800289c:	4603      	mov	r3, r0
 800289e:	220c      	movs	r2, #12
 80028a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028a2:	f04f 33ff 	mov.w	r3, #4294967295
 80028a6:	e009      	b.n	80028bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028a8:	4b08      	ldr	r3, [pc, #32]	; (80028cc <_sbrk+0x64>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028ae:	4b07      	ldr	r3, [pc, #28]	; (80028cc <_sbrk+0x64>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4413      	add	r3, r2
 80028b6:	4a05      	ldr	r2, [pc, #20]	; (80028cc <_sbrk+0x64>)
 80028b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ba:	68fb      	ldr	r3, [r7, #12]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20003000 	.word	0x20003000
 80028c8:	00000400 	.word	0x00000400
 80028cc:	20000208 	.word	0x20000208
 80028d0:	20000cc0 	.word	0x20000cc0

080028d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 80028d8:	4b22      	ldr	r3, [pc, #136]	; (8002964 <SystemInit+0x90>)
 80028da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028de:	4a21      	ldr	r2, [pc, #132]	; (8002964 <SystemInit+0x90>)
 80028e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80028e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028f2:	f043 0301 	orr.w	r3, r3, #1
 80028f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80028f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028fc:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002900:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002902:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800290c:	4b16      	ldr	r3, [pc, #88]	; (8002968 <SystemInit+0x94>)
 800290e:	4013      	ands	r3, r2
 8002910:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002912:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002916:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800291a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800291e:	f023 0305 	bic.w	r3, r3, #5
 8002922:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002926:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800292a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800292e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002932:	f023 0301 	bic.w	r3, r3, #1
 8002936:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800293a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800293e:	4a0b      	ldr	r2, [pc, #44]	; (800296c <SystemInit+0x98>)
 8002940:	60da      	str	r2, [r3, #12]
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002942:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800294c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002950:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002952:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002956:	2200      	movs	r2, #0
 8002958:	619a      	str	r2, [r3, #24]
}
 800295a:	bf00      	nop
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	e000ed00 	.word	0xe000ed00
 8002968:	faf6fefb 	.word	0xfaf6fefb
 800296c:	22041000 	.word	0x22041000

08002970 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002970:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002972:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002974:	3304      	adds	r3, #4

08002976 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002976:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002978:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800297a:	d3f9      	bcc.n	8002970 <CopyDataInit>
  bx lr
 800297c:	4770      	bx	lr

0800297e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800297e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002980:	3004      	adds	r0, #4

08002982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002982:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002984:	d3fb      	bcc.n	800297e <FillZerobss>
  bx lr
 8002986:	4770      	bx	lr

08002988 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002988:	480c      	ldr	r0, [pc, #48]	; (80029bc <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 800298a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800298c:	f7ff ffa2 	bl	80028d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002990:	480b      	ldr	r0, [pc, #44]	; (80029c0 <LoopForever+0x8>)
 8002992:	490c      	ldr	r1, [pc, #48]	; (80029c4 <LoopForever+0xc>)
 8002994:	4a0c      	ldr	r2, [pc, #48]	; (80029c8 <LoopForever+0x10>)
 8002996:	2300      	movs	r3, #0
 8002998:	f7ff ffed 	bl	8002976 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800299c:	480b      	ldr	r0, [pc, #44]	; (80029cc <LoopForever+0x14>)
 800299e:	490c      	ldr	r1, [pc, #48]	; (80029d0 <LoopForever+0x18>)
 80029a0:	2300      	movs	r3, #0
 80029a2:	f7ff ffee 	bl	8002982 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80029a6:	480b      	ldr	r0, [pc, #44]	; (80029d4 <LoopForever+0x1c>)
 80029a8:	490b      	ldr	r1, [pc, #44]	; (80029d8 <LoopForever+0x20>)
 80029aa:	2300      	movs	r3, #0
 80029ac:	f7ff ffe9 	bl	8002982 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80029b0:	f005 fb84 	bl	80080bc <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80029b4:	f7fe fe80 	bl	80016b8 <main>

080029b8 <LoopForever>:

LoopForever:
  b LoopForever
 80029b8:	e7fe      	b.n	80029b8 <LoopForever>
 80029ba:	0000      	.short	0x0000
  ldr   r0, =_estack
 80029bc:	20003000 	.word	0x20003000
  INIT_DATA _sdata, _edata, _sidata
 80029c0:	20000004 	.word	0x20000004
 80029c4:	200001e0 	.word	0x200001e0
 80029c8:	0800babc 	.word	0x0800babc
  INIT_BSS _sbss, _ebss
 80029cc:	200001e0 	.word	0x200001e0
 80029d0:	20000cbc 	.word	0x20000cbc
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80029d4:	20030000 	.word	0x20030000
 80029d8:	20030000 	.word	0x20030000

080029dc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80029dc:	e7fe      	b.n	80029dc <ADC1_IRQHandler>
	...

080029e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029ea:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <HAL_Init+0x3c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a0b      	ldr	r2, [pc, #44]	; (8002a1c <HAL_Init+0x3c>)
 80029f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029f6:	2003      	movs	r0, #3
 80029f8:	f001 f8ab 	bl	8003b52 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029fc:	200f      	movs	r0, #15
 80029fe:	f7ff fe0d 	bl	800261c <HAL_InitTick>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d002      	beq.n	8002a0e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	71fb      	strb	r3, [r7, #7]
 8002a0c:	e001      	b.n	8002a12 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a0e:	f7ff fce3 	bl	80023d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a12:	79fb      	ldrb	r3, [r7, #7]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	58004000 	.word	0x58004000

08002a20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a24:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <HAL_IncTick+0x20>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <HAL_IncTick+0x24>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4413      	add	r3, r2
 8002a30:	4a04      	ldr	r2, [pc, #16]	; (8002a44 <HAL_IncTick+0x24>)
 8002a32:	6013      	str	r3, [r2, #0]
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	2000000c 	.word	0x2000000c
 8002a44:	20000ca8 	.word	0x20000ca8

08002a48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a4c:	4b03      	ldr	r3, [pc, #12]	; (8002a5c <HAL_GetTick+0x14>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	20000ca8 	.word	0x20000ca8

08002a60 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002a64:	4b03      	ldr	r3, [pc, #12]	; (8002a74 <HAL_GetTickPrio+0x14>)
 8002a66:	681b      	ldr	r3, [r3, #0]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	20000008 	.word	0x20000008

08002a78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
  __weak void HAL_Delay(uint32_t Delay)
  {
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = HAL_GetTick();
 8002a80:	f7ff ffe2 	bl	8002a48 <HAL_GetTick>
 8002a84:	60b8      	str	r0, [r7, #8]
    uint32_t wait = Delay;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	60fb      	str	r3, [r7, #12]
  
    /* Add a freq to guarantee minimum wait */
    if (wait < HAL_MAX_DELAY)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a90:	d005      	beq.n	8002a9e <HAL_Delay+0x26>
    {
      wait += (uint32_t)(uwTickFreq);
 8002a92:	4b0a      	ldr	r3, [pc, #40]	; (8002abc <HAL_Delay+0x44>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	461a      	mov	r2, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	60fb      	str	r3, [r7, #12]
    }
  
    while ((HAL_GetTick() - tickstart) < wait)
 8002a9e:	bf00      	nop
 8002aa0:	f7ff ffd2 	bl	8002a48 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d8f7      	bhi.n	8002aa0 <HAL_Delay+0x28>
    {
    }
  }
 8002ab0:	bf00      	nop
 8002ab2:	bf00      	nop
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	2000000c 	.word	0x2000000c

08002ac0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	609a      	str	r2, [r3, #8]
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY, uint32_t SamplingTime)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b085      	sub	sp, #20
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	60f8      	str	r0, [r7, #12]
 8002b0a:	60b9      	str	r1, [r7, #8]
 8002b0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	695a      	ldr	r2, [r3, #20]
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	f003 0304 	and.w	r3, r3, #4
 8002b18:	2107      	movs	r1, #7
 8002b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1e:	43db      	mvns	r3, r3
 8002b20:	401a      	ands	r2, r3
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	f003 0304 	and.w	r3, r3, #4
 8002b28:	6879      	ldr	r1, [r7, #4]
 8002b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002b34:	bf00      	nop
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
#if defined (ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002b54:	2301      	movs	r3, #1
 8002b56:	e000      	b.n	8002b5a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002b58:	2300      	movs	r3, #0
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
#endif
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b085      	sub	sp, #20
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	60f8      	str	r0, [r7, #12]
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	607a      	str	r2, [r7, #4]
#if defined (ADC_SUPPORT_2_5_MSPS)
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	f003 031f 	and.w	r3, r3, #31
 8002b7c:	210f      	movs	r1, #15
 8002b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	401a      	ands	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	0e9b      	lsrs	r3, r3, #26
 8002b8a:	f003 010f 	and.w	r1, r3, #15
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	fa01 f303 	lsl.w	r3, r1, r3
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	629a      	str	r2, [r3, #40]	; 0x28

  MODIFY_REG(*preg,
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif
}
 8002b9e:	bf00      	nop
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <LL_ADC_REG_SetSequencerChAdd>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b083      	sub	sp, #12
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
 8002bb2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002bc4:	bf00      	nop
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <LL_ADC_REG_SetSequencerChRem>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be4:	43db      	mvns	r3, r3
 8002be6:	401a      	ands	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	695a      	ldr	r2, [r3, #20]
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	021b      	lsls	r3, r3, #8
 8002c0c:	43db      	mvns	r3, r3
 8002c0e:	401a      	ands	r2, r3
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	0219      	lsls	r1, r3, #8
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	400b      	ands	r3, r1
 8002c18:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002c1c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c20:	431a      	orrs	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002c26:	bf00      	nop
 8002c28:	3714      	adds	r7, #20
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002c42:	f023 0317 	bic.w	r3, r3, #23
 8002c46:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002c6e:	d101      	bne.n	8002c74 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c92:	f023 0317 	bic.w	r3, r3, #23
 8002c96:	f043 0201 	orr.w	r2, r3, #1
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cba:	f023 0317 	bic.w	r3, r3, #23
 8002cbe:	f043 0202 	orr.w	r2, r3, #2
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b083      	sub	sp, #12
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d101      	bne.n	8002cea <LL_ADC_IsEnabled+0x18>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <LL_ADC_IsEnabled+0x1a>
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d101      	bne.n	8002d10 <LL_ADC_IsDisableOngoing+0x18>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e000      	b.n	8002d12 <LL_ADC_IsDisableOngoing+0x1a>
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d2e:	f023 0317 	bic.w	r3, r3, #23
 8002d32:	f043 0204 	orr.w	r2, r3, #4
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d56:	f023 0317 	bic.w	r3, r3, #23
 8002d5a:	f043 0210 	orr.w	r2, r3, #16
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 0304 	and.w	r3, r3, #4
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	d101      	bne.n	8002d86 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b088      	sub	sp, #32
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002da0:	2300      	movs	r3, #0
 8002da2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002da4:	2300      	movs	r3, #0
 8002da6:	60bb      	str	r3, [r7, #8]
#if defined (ADC_SUPPORT_2_5_MSPS)
  uint32_t tmpCFGR2 = 0UL;
 8002da8:	2300      	movs	r3, #0
 8002daa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif

  /* Check ADC handle */
  if (hadc == NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e189      	b.n	80030ca <HAL_ADC_Init+0x336>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon1));
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d109      	bne.n	8002dd8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff fb0f 	bl	80023e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff ff3c 	bl	8002c5a <LL_ADC_IsInternalRegulatorEnabled>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d115      	bne.n	8002e14 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff ff20 	bl	8002c32 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002df2:	4b91      	ldr	r3, [pc, #580]	; (8003038 <HAL_ADC_Init+0x2a4>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	099b      	lsrs	r3, r3, #6
 8002df8:	4a90      	ldr	r2, [pc, #576]	; (800303c <HAL_ADC_Init+0x2a8>)
 8002dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfe:	099b      	lsrs	r3, r3, #6
 8002e00:	3301      	adds	r3, #1
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e06:	e002      	b.n	8002e0e <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1f9      	bne.n	8002e08 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff ff1e 	bl	8002c5a <LL_ADC_IsInternalRegulatorEnabled>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10d      	bne.n	8002e40 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e28:	f043 0210 	orr.w	r2, r3, #16
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	649a      	str	r2, [r3, #72]	; 0x48

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e34:	f043 0201 	orr.w	r2, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	64da      	str	r2, [r3, #76]	; 0x4c

    tmp_hal_status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff ff92 	bl	8002d6e <LL_ADC_REG_IsConversionOngoing>
 8002e4a:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e50:	f003 0310 	and.w	r3, r3, #16
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f040 812f 	bne.w	80030b8 <HAL_ADC_Init+0x324>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f040 812b 	bne.w	80030b8 <HAL_ADC_Init+0x324>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e66:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002e6a:	f043 0202 	orr.w	r2, r3, #2
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	649a      	str	r2, [r3, #72]	; 0x48
    /*  - Clock configuration                                                 */
    /*  - ADC resolution                                                      */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff ff2b 	bl	8002cd2 <LL_ADC_IsEnabled>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d138      	bne.n	8002ef4 <HAL_ADC_Init+0x160>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
      
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	f023 0118 	bic.w	r1, r3, #24
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	430a      	orrs	r2, r1
 8002e96:	60da      	str	r2, [r3, #12]
      /*  - oversampling enable                                               */
      /*  - oversampling ratio                                                */
      /*  - oversampling shift                                                */
      /*  - oversampling discontinuous mode (triggered mode)                  */
      /*  - trigger frequency mode                                            */
      tmpCFGR2 |= ( (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                    hadc->Init.TriggerFrequencyMode
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR2 |= ( (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	613b      	str	r3, [r7, #16]
                    );
      
      MODIFY_REG(hadc->Instance->CFGR2,
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_LFTRIG     ,
                 tmpCFGR2              );
      
      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002ec8:	d014      	beq.n	8002ef4 <HAL_ADC_Init+0x160>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002ece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ed2:	d00f      	beq.n	8002ef4 <HAL_ADC_Init+0x160>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002ed8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002edc:	d00a      	beq.n	8002ef4 <HAL_ADC_Init+0x160>
      {
        MODIFY_REG(ADC1_COMMON->CCR                         ,
 8002ede:	4b58      	ldr	r3, [pc, #352]	; (8003040 <HAL_ADC_Init+0x2ac>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002eee:	4954      	ldr	r1, [pc, #336]	; (8003040 <HAL_ADC_Init+0x2ac>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	7e1b      	ldrb	r3, [r3, #24]
 8002ef8:	039a      	lsls	r2, r3, #14
                ADC_CFGR_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	7e5b      	ldrb	r3, [r3, #25]
 8002efe:	03db      	lsls	r3, r3, #15
    tmpCFGR |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f00:	431a      	orrs	r2, r3
                ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	7e9b      	ldrb	r3, [r3, #26]
 8002f06:	035b      	lsls	r3, r3, #13
                ADC_CFGR_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002f08:	4313      	orrs	r3, r2
                ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f0e:	2a00      	cmp	r2, #0
 8002f10:	d002      	beq.n	8002f18 <HAL_ADC_Init+0x184>
 8002f12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f16:	e000      	b.n	8002f1a <HAL_ADC_Init+0x186>
 8002f18:	2200      	movs	r2, #0
                ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002f1a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                            |
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	68db      	ldr	r3, [r3, #12]
                ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8002f20:	431a      	orrs	r2, r3
                ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	da04      	bge.n	8002f34 <HAL_ADC_Init+0x1a0>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f32:	e001      	b.n	8002f38 <HAL_ADC_Init+0x1a4>
 8002f34:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                hadc->Init.DataAlign                                            |
 8002f38:	431a      	orrs	r2, r3
                ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002f40:	005b      	lsls	r3, r3, #1
                ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002f42:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
    
    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d114      	bne.n	8002f7e <HAL_ADC_Init+0x1ea>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	7e9b      	ldrb	r3, [r3, #26]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d104      	bne.n	8002f66 <HAL_ADC_Init+0x1d2>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR |= ADC_CFGR1_DISCEN;
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f62:	61bb      	str	r3, [r7, #24]
 8002f64:	e00b      	b.n	8002f7e <HAL_ADC_Init+0x1ea>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f6a:	f043 0220 	orr.w	r2, r3, #32
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	649a      	str	r2, [r3, #72]	; 0x48
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f76:	f043 0201 	orr.w	r2, r3, #1
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d009      	beq.n	8002f9a <HAL_ADC_Init+0x206>
    {
      tmpCFGR |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8a:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge );
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002f92:	4313      	orrs	r3, r2
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8002fa4:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8002fa8:	687a      	ldr	r2, [r7, #4]
 8002faa:	6812      	ldr	r2, [r2, #0]
 8002fac:	69b9      	ldr	r1, [r7, #24]
 8002fae:	430b      	orrs	r3, r1
 8002fb0:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG     ,
               tmpCFGR              );
    
    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6818      	ldr	r0, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fba:	461a      	mov	r2, r3
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	f7ff fda0 	bl	8002b02 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6818      	ldr	r0, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fca:	461a      	mov	r2, r3
 8002fcc:	491d      	ldr	r1, [pc, #116]	; (8003044 <HAL_ADC_Init+0x2b0>)
 8002fce:	f7ff fd98 	bl	8002b02 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if(hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d108      	bne.n	8002fec <HAL_ADC_Init+0x258>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f062 020f 	orn	r2, r2, #15
 8002fe8:	629a      	str	r2, [r3, #40]	; 0x28
 8002fea:	e040      	b.n	800306e <HAL_ADC_Init+0x2da>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if(hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ff4:	d13b      	bne.n	800306e <HAL_ADC_Init+0x2da>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;
      
      /* Parse all ranks from 1 to 8 */
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	617b      	str	r3, [r7, #20]
 8002ffa:	e00c      	b.n	8003016 <HAL_ADC_Init+0x282>
      {
        /* Check each sequencer rank until value of end of sequence */
        if(((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) == ADC_CHSELR_SQ1)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	fa22 f303 	lsr.w	r3, r2, r3
 8003008:	f003 030f 	and.w	r3, r3, #15
 800300c:	2b0f      	cmp	r3, #15
 800300e:	d006      	beq.n	800301e <HAL_ADC_Init+0x28a>
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	3301      	adds	r3, #1
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2b07      	cmp	r3, #7
 800301a:	d9ef      	bls.n	8002ffc <HAL_ADC_Init+0x268>
 800301c:	e000      	b.n	8003020 <HAL_ADC_Init+0x28c>
        {
          break;
 800301e:	bf00      	nop
        }
      }
      
      if(ADCGroupRegularSequencerRanksCount == 1UL)
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d110      	bne.n	8003048 <HAL_ADC_Init+0x2b4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f062 020f 	orn	r2, r2, #15
 8003034:	629a      	str	r2, [r3, #40]	; 0x28
 8003036:	e01a      	b.n	800306e <HAL_ADC_Init+0x2da>
 8003038:	20000004 	.word	0x20000004
 800303c:	053e2d63 	.word	0x053e2d63
 8003040:	40012700 	.word	0x40012700
 8003044:	07ffff04 	.word	0x07ffff04
        /*          therefore afer the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	3b01      	subs	r3, #1
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	f003 031c 	and.w	r3, r3, #28
 800305a:	f06f 020f 	mvn.w	r2, #15
 800305e:	fa02 f103 	lsl.w	r1, r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR').                                  */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68da      	ldr	r2, [r3, #12]
 8003074:	4b17      	ldr	r3, [pc, #92]	; (80030d4 <HAL_ADC_Init+0x340>)
 8003076:	4013      	ands	r3, r2
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	429a      	cmp	r2, r3
 800307c:	d10b      	bne.n	8003096 <HAL_ADC_Init+0x302>
         == tmpCFGR)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003088:	f023 0303 	bic.w	r3, r3, #3
 800308c:	f043 0201 	orr.w	r2, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	649a      	str	r2, [r3, #72]	; 0x48
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003094:	e018      	b.n	80030c8 <HAL_ADC_Init+0x334>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800309a:	f023 0312 	bic.w	r3, r3, #18
 800309e:	f043 0210 	orr.w	r2, r3, #16
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	649a      	str	r2, [r3, #72]	; 0x48
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030aa:	f043 0201 	orr.w	r2, r3, #1
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	64da      	str	r2, [r3, #76]	; 0x4c
      
      tmp_hal_status = HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80030b6:	e007      	b.n	80030c8 <HAL_ADC_Init+0x334>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030bc:	f043 0210 	orr.w	r2, r3, #16
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	649a      	str	r2, [r3, #72]	; 0x48

    tmp_hal_status = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80030c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3720      	adds	r7, #32
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	833fffe7 	.word	0x833fffe7

080030d8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff fe42 	bl	8002d6e <LL_ADC_REG_IsConversionOngoing>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d132      	bne.n	8003156 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d101      	bne.n	80030fe <HAL_ADC_Start+0x26>
 80030fa:	2302      	movs	r3, #2
 80030fc:	e02e      	b.n	800315c <HAL_ADC_Start+0x84>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 fb0c 	bl	8003724 <ADC_Enable>
 800310c:	4603      	mov	r3, r0
 800310e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003110:	7bfb      	ldrb	r3, [r7, #15]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d11a      	bne.n	800314c <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800311a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800311e:	f023 0301 	bic.w	r3, r3, #1
 8003122:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	649a      	str	r2, [r3, #72]	; 0x48
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
#if defined (ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	64da      	str	r2, [r3, #76]	; 0x4c
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	221c      	movs	r2, #28
 8003136:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff fdea 	bl	8002d1e <LL_ADC_REG_StartConversion>
 800314a:	e006      	b.n	800315a <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003154:	e001      	b.n	800315a <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003156:	2302      	movs	r3, #2
 8003158:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800315a:	7bfb      	ldrb	r3, [r7, #15]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003172:	2b01      	cmp	r3, #1
 8003174:	d101      	bne.n	800317a <HAL_ADC_Stop+0x16>
 8003176:	2302      	movs	r3, #2
 8003178:	e023      	b.n	80031c2 <HAL_ADC_Stop+0x5e>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

#if defined (ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
 8003182:	2101      	movs	r1, #1
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f000 fa8d 	bl	80036a4 <ADC_ConversionStop>
 800318a:	4603      	mov	r3, r0
 800318c:	73fb      	strb	r3, [r7, #15]
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800318e:	7bfb      	ldrb	r3, [r7, #15]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d111      	bne.n	80031b8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f000 fb43 	bl	8003820 <ADC_Disable>
 800319a:	4603      	mov	r3, r0
 800319c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d109      	bne.n	80031b8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
#if defined (ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031ac:	f023 0301 	bic.w	r3, r3, #1
 80031b0:	f043 0201 	orr.w	r2, r3, #1
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return tmp_hal_status;
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b084      	sub	sp, #16
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
 80031d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	2b08      	cmp	r3, #8
 80031da:	d102      	bne.n	80031e2 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80031dc:	2308      	movs	r3, #8
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	e010      	b.n	8003204 <HAL_ADC_PollForConversion+0x3a>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d007      	beq.n	8003200 <HAL_ADC_PollForConversion+0x36>
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
#endif
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031f4:	f043 0220 	orr.w	r2, r3, #32
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	649a      	str	r2, [r3, #72]	; 0x48

      return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e06d      	b.n	80032dc <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003200:	2304      	movs	r3, #4
 8003202:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003204:	f7ff fc20 	bl	8002a48 <HAL_GetTick>
 8003208:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800320a:	e021      	b.n	8003250 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003212:	d01d      	beq.n	8003250 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003214:	f7ff fc18 	bl	8002a48 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	429a      	cmp	r2, r3
 8003222:	d302      	bcc.n	800322a <HAL_ADC_PollForConversion+0x60>
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d112      	bne.n	8003250 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	4013      	ands	r3, r2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10b      	bne.n	8003250 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800323c:	f043 0204 	orr.w	r2, r3, #4
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	649a      	str	r2, [r3, #72]	; 0x48

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

          return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e045      	b.n	80032dc <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4013      	ands	r3, r2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d0d6      	beq.n	800320c <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003262:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	649a      	str	r2, [r3, #72]	; 0x48

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff fc66 	bl	8002b40 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d01c      	beq.n	80032b4 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	7e9b      	ldrb	r3, [r3, #26]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d118      	bne.n	80032b4 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0308 	and.w	r3, r3, #8
 800328c:	2b08      	cmp	r3, #8
 800328e:	d111      	bne.n	80032b4 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003294:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	649a      	str	r2, [r3, #72]	; 0x48

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d105      	bne.n	80032b4 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032ac:	f043 0201 	orr.w	r2, r3, #1
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	649a      	str	r2, [r3, #72]	; 0x48
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2b08      	cmp	r3, #8
 80032b8:	d104      	bne.n	80032c4 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2208      	movs	r2, #8
 80032c0:	601a      	str	r2, [r3, #0]
 80032c2:	e00a      	b.n	80032da <HAL_ADC_PollForConversion+0x110>
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d103      	bne.n	80032da <HAL_ADC_PollForConversion+0x110>
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
#endif
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	220c      	movs	r2, #12
 80032d8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff fd3a 	bl	8002d6e <LL_ADC_REG_IsConversionOngoing>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d15a      	bne.n	80033b6 <HAL_ADC_Start_DMA+0xd2>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_ADC_Start_DMA+0x2a>
 800330a:	2302      	movs	r3, #2
 800330c:	e056      	b.n	80033bc <HAL_ADC_Start_DMA+0xd8>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 fa04 	bl	8003724 <ADC_Enable>
 800331c:	4603      	mov	r3, r0
 800331e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003320:	7dfb      	ldrb	r3, [r7, #23]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d142      	bne.n	80033ac <HAL_ADC_Start_DMA+0xc8>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800332a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800332e:	f023 0301 	bic.w	r3, r3, #1
 8003332:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	649a      	str	r2, [r3, #72]	; 0x48
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

#if defined (ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	64da      	str	r2, [r3, #76]	; 0x4c
          ADC_CLEAR_ERRORCODE(hadc);
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003344:	4a1f      	ldr	r2, [pc, #124]	; (80033c4 <HAL_ADC_Start_DMA+0xe0>)
 8003346:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334c:	4a1e      	ldr	r2, [pc, #120]	; (80033c8 <HAL_ADC_Start_DMA+0xe4>)
 800334e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003354:	4a1d      	ldr	r2, [pc, #116]	; (80033cc <HAL_ADC_Start_DMA+0xe8>)
 8003356:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	221c      	movs	r2, #28
 800335e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0210 	orr.w	r2, r2, #16
 8003376:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if defined (ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68da      	ldr	r2, [r3, #12]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f042 0201 	orr.w	r2, r2, #1
 8003386:	60da      	str	r2, [r3, #12]
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
#endif

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	3340      	adds	r3, #64	; 0x40
 8003392:	4619      	mov	r1, r3
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f000 fc9a 	bl	8003cd0 <HAL_DMA_Start_IT>
 800339c:	4603      	mov	r3, r0
 800339e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff fcba 	bl	8002d1e <LL_ADC_REG_StartConversion>
 80033aa:	e006      	b.n	80033ba <HAL_ADC_Start_DMA+0xd6>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033b4:	e001      	b.n	80033ba <HAL_ADC_Start_DMA+0xd6>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033b6:	2302      	movs	r3, #2
 80033b8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80033ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3718      	adds	r7, #24
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	080038df 	.word	0x080038df
 80033c8:	080039a7 	.word	0x080039a7
 80033cc:	080039c3 	.word	0x080039c3

080033d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80033de:	4618      	mov	r0, r3
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80033f2:	bf00      	nop
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003412:	b480      	push	{r7}
 8003414:	b083      	sub	sp, #12
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800341a:	bf00      	nop
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
	...

08003428 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b088      	sub	sp, #32
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
#if defined (ADC_SUPPORT_2_5_MSPS)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003432:	2300      	movs	r3, #0
 8003434:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003436:	2300      	movs	r3, #0
 8003438:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(hadc, sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));
  
  if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    
    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003448:	2b01      	cmp	r3, #1
 800344a:	d101      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x28>
 800344c:	2302      	movs	r3, #2
 800344e:	e114      	b.n	800367a <HAL_ADC_ConfigChannel+0x252>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fc86 	bl	8002d6e <LL_ADC_REG_IsConversionOngoing>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	f040 80fb 	bne.w	8003660 <HAL_ADC_ConfigChannel+0x238>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if(sConfig->Rank != ADC_RANK_NONE)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2b02      	cmp	r3, #2
 8003470:	f000 80b3 	beq.w	80035da <HAL_ADC_ConfigChannel+0x1b2>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800347c:	d004      	beq.n	8003488 <HAL_ADC_ConfigChannel+0x60>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003482:	4a80      	ldr	r2, [pc, #512]	; (8003684 <HAL_ADC_ConfigChannel+0x25c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d108      	bne.n	800349a <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4619      	mov	r1, r3
 8003492:	4610      	mov	r0, r2
 8003494:	f7ff fb89 	bl	8002baa <LL_ADC_REG_SetSequencerChAdd>
 8003498:	e041      	b.n	800351e <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */
        
        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f003 031f 	and.w	r3, r3, #31
 80034a6:	210f      	movs	r1, #15
 80034a8:	fa01 f303 	lsl.w	r3, r1, r3
 80034ac:	43db      	mvns	r3, r3
 80034ae:	401a      	ands	r2, r3
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d105      	bne.n	80034c8 <HAL_ADC_ConfigChannel+0xa0>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	0e9b      	lsrs	r3, r3, #26
 80034c2:	f003 031f 	and.w	r3, r3, #31
 80034c6:	e011      	b.n	80034ec <HAL_ADC_ConfigChannel+0xc4>
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	fa93 f3a3 	rbit	r3, r3
 80034d4:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d101      	bne.n	80034e4 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80034e0:	2320      	movs	r3, #32
 80034e2:	e003      	b.n	80034ec <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	fab3 f383 	clz	r3, r3
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	6839      	ldr	r1, [r7, #0]
 80034ee:	6849      	ldr	r1, [r1, #4]
 80034f0:	f001 011f 	and.w	r1, r1, #31
 80034f4:	408b      	lsls	r3, r1
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	651a      	str	r2, [r3, #80]	; 0x50
        
        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */        
        if(((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	089b      	lsrs	r3, r3, #2
 8003502:	1c5a      	adds	r2, r3, #1
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	429a      	cmp	r2, r3
 800350a:	d808      	bhi.n	800351e <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6818      	ldr	r0, [r3, #0]
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	6859      	ldr	r1, [r3, #4]
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	461a      	mov	r2, r3
 800351a:	f7ff fb24 	bl	8002b66 <LL_ADC_REG_SetSequencerRanks>
        }
      }
      
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6818      	ldr	r0, [r3, #0]
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	6819      	ldr	r1, [r3, #0]
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	461a      	mov	r2, r3
 800352c:	f7ff fb64 	bl	8002bf8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	4b54      	ldr	r3, [pc, #336]	; (8003688 <HAL_ADC_ConfigChannel+0x260>)
 8003536:	4013      	ands	r3, r2
 8003538:	2b00      	cmp	r3, #0
 800353a:	f000 8099 	beq.w	8003670 <HAL_ADC_ConfigChannel+0x248>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800353e:	4853      	ldr	r0, [pc, #332]	; (800368c <HAL_ADC_ConfigChannel+0x264>)
 8003540:	f7ff fad1 	bl	8002ae6 <LL_ADC_GetCommonPathInternalCh>
 8003544:	61b8      	str	r0, [r7, #24]
        
        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a51      	ldr	r2, [pc, #324]	; (8003690 <HAL_ADC_ConfigChannel+0x268>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d120      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x16a>
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d11b      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x16a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003560:	4619      	mov	r1, r3
 8003562:	484a      	ldr	r0, [pc, #296]	; (800368c <HAL_ADC_ConfigChannel+0x264>)
 8003564:	f7ff faac 	bl	8002ac0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003568:	4b4a      	ldr	r3, [pc, #296]	; (8003694 <HAL_ADC_ConfigChannel+0x26c>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	099b      	lsrs	r3, r3, #6
 800356e:	4a4a      	ldr	r2, [pc, #296]	; (8003698 <HAL_ADC_ConfigChannel+0x270>)
 8003570:	fba2 2303 	umull	r2, r3, r2, r3
 8003574:	099b      	lsrs	r3, r3, #6
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	4613      	mov	r3, r2
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	4413      	add	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0UL)
 8003582:	e002      	b.n	800358a <HAL_ADC_ConfigChannel+0x162>
          {
            wait_loop_index--;
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	3b01      	subs	r3, #1
 8003588:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0UL)
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1f9      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x15c>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003590:	e06e      	b.n	8003670 <HAL_ADC_ConfigChannel+0x248>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a41      	ldr	r2, [pc, #260]	; (800369c <HAL_ADC_ConfigChannel+0x274>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d10c      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x18e>
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d107      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035ac:	4619      	mov	r1, r3
 80035ae:	4837      	ldr	r0, [pc, #220]	; (800368c <HAL_ADC_ConfigChannel+0x264>)
 80035b0:	f7ff fa86 	bl	8002ac0 <LL_ADC_SetCommonPathInternalCh>
 80035b4:	e05c      	b.n	8003670 <HAL_ADC_ConfigChannel+0x248>
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a39      	ldr	r2, [pc, #228]	; (80036a0 <HAL_ADC_ConfigChannel+0x278>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d157      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x248>
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d152      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x248>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80035d0:	4619      	mov	r1, r3
 80035d2:	482e      	ldr	r0, [pc, #184]	; (800368c <HAL_ADC_ConfigChannel+0x264>)
 80035d4:	f7ff fa74 	bl	8002ac0 <LL_ADC_SetCommonPathInternalCh>
 80035d8:	e04a      	b.n	8003670 <HAL_ADC_ConfigChannel+0x248>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035e2:	d004      	beq.n	80035ee <HAL_ADC_ConfigChannel+0x1c6>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80035e8:	4a26      	ldr	r2, [pc, #152]	; (8003684 <HAL_ADC_ConfigChannel+0x25c>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d107      	bne.n	80035fe <HAL_ADC_ConfigChannel+0x1d6>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4619      	mov	r1, r3
 80035f8:	4610      	mov	r0, r2
 80035fa:	f7ff fae9 	bl	8002bd0 <LL_ADC_REG_SetSequencerChRem>
      }
      
      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	4b21      	ldr	r3, [pc, #132]	; (8003688 <HAL_ADC_ConfigChannel+0x260>)
 8003604:	4013      	ands	r3, r2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d032      	beq.n	8003670 <HAL_ADC_ConfigChannel+0x248>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800360a:	4820      	ldr	r0, [pc, #128]	; (800368c <HAL_ADC_ConfigChannel+0x264>)
 800360c:	f7ff fa6b 	bl	8002ae6 <LL_ADC_GetCommonPathInternalCh>
 8003610:	61b8      	str	r0, [r7, #24]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a1e      	ldr	r2, [pc, #120]	; (8003690 <HAL_ADC_ConfigChannel+0x268>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d107      	bne.n	800362c <HAL_ADC_ConfigChannel+0x204>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003622:	4619      	mov	r1, r3
 8003624:	4819      	ldr	r0, [pc, #100]	; (800368c <HAL_ADC_ConfigChannel+0x264>)
 8003626:	f7ff fa4b 	bl	8002ac0 <LL_ADC_SetCommonPathInternalCh>
 800362a:	e021      	b.n	8003670 <HAL_ADC_ConfigChannel+0x248>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1a      	ldr	r2, [pc, #104]	; (800369c <HAL_ADC_ConfigChannel+0x274>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d107      	bne.n	8003646 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800363c:	4619      	mov	r1, r3
 800363e:	4813      	ldr	r0, [pc, #76]	; (800368c <HAL_ADC_ConfigChannel+0x264>)
 8003640:	f7ff fa3e 	bl	8002ac0 <LL_ADC_SetCommonPathInternalCh>
 8003644:	e014      	b.n	8003670 <HAL_ADC_ConfigChannel+0x248>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a15      	ldr	r2, [pc, #84]	; (80036a0 <HAL_ADC_ConfigChannel+0x278>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d10f      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x248>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003656:	4619      	mov	r1, r3
 8003658:	480c      	ldr	r0, [pc, #48]	; (800368c <HAL_ADC_ConfigChannel+0x264>)
 800365a:	f7ff fa31 	bl	8002ac0 <LL_ADC_SetCommonPathInternalCh>
 800365e:	e007      	b.n	8003670 <HAL_ADC_ConfigChannel+0x248>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003664:	f043 0220 	orr.w	r2, r3, #32
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	649a      	str	r2, [r3, #72]	; 0x48
    
    tmp_hal_status = HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8003678:	7ffb      	ldrb	r3, [r7, #31]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3720      	adds	r7, #32
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	80000004 	.word	0x80000004
 8003688:	80080000 	.word	0x80080000
 800368c:	40012700 	.word	0x40012700
 8003690:	b0001000 	.word	0xb0001000
 8003694:	20000004 	.word	0x20000004
 8003698:	053e2d63 	.word	0x053e2d63
 800369c:	b8004000 	.word	0xb8004000
 80036a0:	b4002000 	.word	0xb4002000

080036a4 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB serie, parameter not available on devices: STM32WB10xx, STM32WB15xx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7ff fb5b 	bl	8002d6e <LL_ADC_REG_IsConversionOngoing>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d02c      	beq.n	8003718 <ADC_ConversionStop+0x74>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7ff fb18 	bl	8002cf8 <LL_ADC_IsDisableOngoing>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d104      	bne.n	80036d8 <ADC_ConversionStop+0x34>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff fb37 	bl	8002d46 <LL_ADC_REG_StopConversion>
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80036d8:	f7ff f9b6 	bl	8002a48 <HAL_GetTick>
 80036dc:	60f8      	str	r0, [r7, #12]
    
    while((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80036de:	e014      	b.n	800370a <ADC_ConversionStop+0x66>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80036e0:	f7ff f9b2 	bl	8002a48 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b05      	cmp	r3, #5
 80036ec:	d90d      	bls.n	800370a <ADC_ConversionStop+0x66>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036f2:	f043 0210 	orr.w	r2, r3, #16
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	649a      	str	r2, [r3, #72]	; 0x48
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036fe:	f043 0201 	orr.w	r2, r3, #1
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	64da      	str	r2, [r3, #76]	; 0x4c
        
        return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e007      	b.n	800371a <ADC_ConversionStop+0x76>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 0304 	and.w	r3, r3, #4
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1e3      	bne.n	80036e0 <ADC_ConversionStop+0x3c>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
	...

08003724 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800372c:	2300      	movs	r3, #0
 800372e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f7ff facc 	bl	8002cd2 <LL_ADC_IsEnabled>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d162      	bne.n	8003806 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689a      	ldr	r2, [r3, #8]
 8003746:	4b32      	ldr	r3, [pc, #200]	; (8003810 <ADC_Enable+0xec>)
 8003748:	4013      	ands	r3, r2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00d      	beq.n	800376a <ADC_Enable+0x46>
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#endif
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003752:	f043 0210 	orr.w	r2, r3, #16
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	649a      	str	r2, [r3, #72]	; 0x48

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800375e:	f043 0201 	orr.w	r2, r3, #1
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	64da      	str	r2, [r3, #76]	; 0x4c

      return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e04e      	b.n	8003808 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff fa87 	bl	8002c82 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003774:	4827      	ldr	r0, [pc, #156]	; (8003814 <ADC_Enable+0xf0>)
 8003776:	f7ff f9b6 	bl	8002ae6 <LL_ADC_GetCommonPathInternalCh>
 800377a:	4603      	mov	r3, r0
 800377c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00f      	beq.n	80037a4 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003784:	4b24      	ldr	r3, [pc, #144]	; (8003818 <ADC_Enable+0xf4>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	099b      	lsrs	r3, r3, #6
 800378a:	4a24      	ldr	r2, [pc, #144]	; (800381c <ADC_Enable+0xf8>)
 800378c:	fba2 2303 	umull	r2, r3, r2, r3
 8003790:	099b      	lsrs	r3, r3, #6
 8003792:	3301      	adds	r3, #1
 8003794:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003796:	e002      	b.n	800379e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	3b01      	subs	r3, #1
 800379c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1f9      	bne.n	8003798 <ADC_Enable+0x74>
    }

#if defined (ADC_SUPPORT_2_5_MSPS)
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	7e5b      	ldrb	r3, [r3, #25]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d02c      	beq.n	8003806 <ADC_Enable+0xe2>
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80037ac:	f7ff f94c 	bl	8002a48 <HAL_GetTick>
 80037b0:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037b2:	e021      	b.n	80037f8 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7ff fa8a 	bl	8002cd2 <LL_ADC_IsEnabled>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d104      	bne.n	80037ce <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff fa5a 	bl	8002c82 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80037ce:	f7ff f93b 	bl	8002a48 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d90d      	bls.n	80037f8 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e0:	f043 0210 	orr.w	r2, r3, #16
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	649a      	str	r2, [r3, #72]	; 0x48
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ec:	f043 0201 	orr.w	r2, r3, #1
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	64da      	str	r2, [r3, #76]	; 0x4c
          
          return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e007      	b.n	8003808 <ADC_Enable+0xe4>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b01      	cmp	r3, #1
 8003804:	d1d6      	bne.n	80037b4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	80000017 	.word	0x80000017
 8003814:	40012700 	.word	0x40012700
 8003818:	20000004 	.word	0x20000004
 800381c:	053e2d63 	.word	0x053e2d63

08003820 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4618      	mov	r0, r3
 800382e:	f7ff fa63 	bl	8002cf8 <LL_ADC_IsDisableOngoing>
 8003832:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4618      	mov	r0, r3
 800383a:	f7ff fa4a 	bl	8002cd2 <LL_ADC_IsEnabled>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d047      	beq.n	80038d4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d144      	bne.n	80038d4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f003 0305 	and.w	r3, r3, #5
 8003854:	2b01      	cmp	r3, #1
 8003856:	d10c      	bne.n	8003872 <ADC_Disable+0x52>
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#endif
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4618      	mov	r0, r3
 800385e:	f7ff fa24 	bl	8002caa <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2203      	movs	r2, #3
 8003868:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800386a:	f7ff f8ed 	bl	8002a48 <HAL_GetTick>
 800386e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003870:	e029      	b.n	80038c6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003876:	f043 0210 	orr.w	r2, r3, #16
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	649a      	str	r2, [r3, #72]	; 0x48
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003882:	f043 0201 	orr.w	r2, r3, #1
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	64da      	str	r2, [r3, #76]	; 0x4c
      return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e023      	b.n	80038d6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800388e:	f7ff f8db 	bl	8002a48 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d914      	bls.n	80038c6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00d      	beq.n	80038c6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038ae:	f043 0210 	orr.w	r2, r3, #16
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	649a      	str	r2, [r3, #72]	; 0x48

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ba:	f043 0201 	orr.w	r2, r3, #1
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	64da      	str	r2, [r3, #76]	; 0x4c

          return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e007      	b.n	80038d6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1dc      	bne.n	800388e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}

080038de <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80038de:	b580      	push	{r7, lr}
 80038e0:	b084      	sub	sp, #16
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ea:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038f0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d143      	bne.n	8003980 <ADC_DMAConvCplt+0xa2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038fc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	649a      	str	r2, [r3, #72]	; 0x48
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if(   (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff f919 	bl	8002b40 <LL_ADC_REG_IsTriggerSourceSWStart>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d031      	beq.n	8003978 <ADC_DMAConvCplt+0x9a>
       && (hadc->Init.ContinuousConvMode == DISABLE)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	7e9b      	ldrb	r3, [r3, #26]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d12d      	bne.n	8003978 <ADC_DMAConvCplt+0x9a>
      )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0308 	and.w	r3, r3, #8
 8003926:	2b08      	cmp	r3, #8
 8003928:	d126      	bne.n	8003978 <ADC_DMAConvCplt+0x9a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4618      	mov	r0, r3
 8003930:	f7ff fa1d 	bl	8002d6e <LL_ADC_REG_IsConversionOngoing>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d112      	bne.n	8003960 <ADC_DMAConvCplt+0x82>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 020c 	bic.w	r2, r2, #12
 8003948:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800394e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003952:	f023 0301 	bic.w	r3, r3, #1
 8003956:	f043 0201 	orr.w	r2, r3, #1
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	649a      	str	r2, [r3, #72]	; 0x48
 800395e:	e00b      	b.n	8003978 <ADC_DMAConvCplt+0x9a>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003964:	f043 0220 	orr.w	r2, r3, #32
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	649a      	str	r2, [r3, #72]	; 0x48
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003970:	f043 0201 	orr.w	r2, r3, #1
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f7ff fd36 	bl	80033ea <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800397e:	e00e      	b.n	800399e <ADC_DMAConvCplt+0xc0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003984:	f003 0310 	and.w	r3, r3, #16
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <ADC_DMAConvCplt+0xb6>
      HAL_ADC_ErrorCallback(hadc);
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f7ff fd40 	bl	8003412 <HAL_ADC_ErrorCallback>
}
 8003992:	e004      	b.n	800399e <ADC_DMAConvCplt+0xc0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	4798      	blx	r3
}
 800399e:	bf00      	nop
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80039a6:	b580      	push	{r7, lr}
 80039a8:	b084      	sub	sp, #16
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f7ff fd22 	bl	80033fe <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039ba:	bf00      	nop
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b084      	sub	sp, #16
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ce:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039d4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039e0:	f043 0204 	orr.w	r2, r3, #4
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f7ff fd12 	bl	8003412 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039ee:	bf00      	nop
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
	...

080039f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a08:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <__NVIC_SetPriorityGrouping+0x44>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a0e:	68ba      	ldr	r2, [r7, #8]
 8003a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a14:	4013      	ands	r3, r2
 8003a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a2a:	4a04      	ldr	r2, [pc, #16]	; (8003a3c <__NVIC_SetPriorityGrouping+0x44>)
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	60d3      	str	r3, [r2, #12]
}
 8003a30:	bf00      	nop
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	e000ed00 	.word	0xe000ed00

08003a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a44:	4b04      	ldr	r3, [pc, #16]	; (8003a58 <__NVIC_GetPriorityGrouping+0x18>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	0a1b      	lsrs	r3, r3, #8
 8003a4a:	f003 0307 	and.w	r3, r3, #7
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000ed00 	.word	0xe000ed00

08003a5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	db0b      	blt.n	8003a86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a6e:	79fb      	ldrb	r3, [r7, #7]
 8003a70:	f003 021f 	and.w	r2, r3, #31
 8003a74:	4907      	ldr	r1, [pc, #28]	; (8003a94 <__NVIC_EnableIRQ+0x38>)
 8003a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7a:	095b      	lsrs	r3, r3, #5
 8003a7c:	2001      	movs	r0, #1
 8003a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	e000e100 	.word	0xe000e100

08003a98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	6039      	str	r1, [r7, #0]
 8003aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	db0a      	blt.n	8003ac2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	490c      	ldr	r1, [pc, #48]	; (8003ae4 <__NVIC_SetPriority+0x4c>)
 8003ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab6:	0112      	lsls	r2, r2, #4
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	440b      	add	r3, r1
 8003abc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ac0:	e00a      	b.n	8003ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	4908      	ldr	r1, [pc, #32]	; (8003ae8 <__NVIC_SetPriority+0x50>)
 8003ac8:	79fb      	ldrb	r3, [r7, #7]
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	3b04      	subs	r3, #4
 8003ad0:	0112      	lsls	r2, r2, #4
 8003ad2:	b2d2      	uxtb	r2, r2
 8003ad4:	440b      	add	r3, r1
 8003ad6:	761a      	strb	r2, [r3, #24]
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	e000e100 	.word	0xe000e100
 8003ae8:	e000ed00 	.word	0xe000ed00

08003aec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b089      	sub	sp, #36	; 0x24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	f1c3 0307 	rsb	r3, r3, #7
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	bf28      	it	cs
 8003b0a:	2304      	movcs	r3, #4
 8003b0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	3304      	adds	r3, #4
 8003b12:	2b06      	cmp	r3, #6
 8003b14:	d902      	bls.n	8003b1c <NVIC_EncodePriority+0x30>
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	3b03      	subs	r3, #3
 8003b1a:	e000      	b.n	8003b1e <NVIC_EncodePriority+0x32>
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b20:	f04f 32ff 	mov.w	r2, #4294967295
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	43da      	mvns	r2, r3
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	401a      	ands	r2, r3
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b34:	f04f 31ff 	mov.w	r1, #4294967295
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3e:	43d9      	mvns	r1, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b44:	4313      	orrs	r3, r2
         );
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3724      	adds	r7, #36	; 0x24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr

08003b52 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b082      	sub	sp, #8
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7ff ff4c 	bl	80039f8 <__NVIC_SetPriorityGrouping>
}
 8003b60:	bf00      	nop
 8003b62:	3708      	adds	r7, #8
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
 8003b74:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b76:	f7ff ff63 	bl	8003a40 <__NVIC_GetPriorityGrouping>
 8003b7a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	68b9      	ldr	r1, [r7, #8]
 8003b80:	6978      	ldr	r0, [r7, #20]
 8003b82:	f7ff ffb3 	bl	8003aec <NVIC_EncodePriority>
 8003b86:	4602      	mov	r2, r0
 8003b88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b8c:	4611      	mov	r1, r2
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7ff ff82 	bl	8003a98 <__NVIC_SetPriority>
}
 8003b94:	bf00      	nop
 8003b96:	3718      	adds	r7, #24
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff ff56 	bl	8003a5c <__NVIC_EnableIRQ>
}
 8003bb0:	bf00      	nop
 8003bb2:	3708      	adds	r7, #8
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e078      	b.n	8003cbc <HAL_DMA_Init+0x104>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	461a      	mov	r2, r3
 8003bd0:	4b3c      	ldr	r3, [pc, #240]	; (8003cc4 <HAL_DMA_Init+0x10c>)
 8003bd2:	4413      	add	r3, r2
 8003bd4:	4a3c      	ldr	r2, [pc, #240]	; (8003cc8 <HAL_DMA_Init+0x110>)
 8003bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bda:	091b      	lsrs	r3, r3, #4
 8003bdc:	009a      	lsls	r2, r3, #2
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a39      	ldr	r2, [pc, #228]	; (8003ccc <HAL_DMA_Init+0x114>)
 8003be6:	641a      	str	r2, [r3, #64]	; 0x40
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2202      	movs	r2, #2
 8003bec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c02:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003c0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 f9b0 	bl	8003fa0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c48:	d102      	bne.n	8003c50 <HAL_DMA_Init+0x98>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c58:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003c5c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c66:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d010      	beq.n	8003c92 <HAL_DMA_Init+0xda>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	2b04      	cmp	r3, #4
 8003c76:	d80c      	bhi.n	8003c92 <HAL_DMA_Init+0xda>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 f9bd 	bl	8003ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c82:	2200      	movs	r2, #0
 8003c84:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003c8e:	605a      	str	r2, [r3, #4]
 8003c90:	e008      	b.n	8003ca4 <HAL_DMA_Init+0xec>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3710      	adds	r7, #16
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	bffdfff8 	.word	0xbffdfff8
 8003cc8:	cccccccd 	.word	0xcccccccd
 8003ccc:	40020000 	.word	0x40020000

08003cd0 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b086      	sub	sp, #24
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
 8003cdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d101      	bne.n	8003cf0 <HAL_DMA_Start_IT+0x20>
 8003cec:	2302      	movs	r3, #2
 8003cee:	e066      	b.n	8003dbe <HAL_DMA_Start_IT+0xee>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d155      	bne.n	8003db0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2202      	movs	r2, #2
 8003d08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 0201 	bic.w	r2, r2, #1
 8003d20:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	68b9      	ldr	r1, [r7, #8]
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f000 f8fb 	bl	8003f24 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d008      	beq.n	8003d48 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f042 020e 	orr.w	r2, r2, #14
 8003d44:	601a      	str	r2, [r3, #0]
 8003d46:	e00f      	b.n	8003d68 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 0204 	bic.w	r2, r2, #4
 8003d56:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 020a 	orr.w	r2, r2, #10
 8003d66:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d007      	beq.n	8003d86 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d84:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d007      	beq.n	8003d9e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d9c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f042 0201 	orr.w	r2, r2, #1
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	e005      	b.n	8003dbc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003db8:	2302      	movs	r3, #2
 8003dba:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b084      	sub	sp, #16
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de2:	f003 031c 	and.w	r3, r3, #28
 8003de6:	2204      	movs	r2, #4
 8003de8:	409a      	lsls	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	4013      	ands	r3, r2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d026      	beq.n	8003e40 <HAL_DMA_IRQHandler+0x7a>
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d021      	beq.n	8003e40 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0320 	and.w	r3, r3, #32
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d107      	bne.n	8003e1a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f022 0204 	bic.w	r2, r2, #4
 8003e18:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1e:	f003 021c 	and.w	r2, r3, #28
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	2104      	movs	r1, #4
 8003e28:	fa01 f202 	lsl.w	r2, r1, r2
 8003e2c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d071      	beq.n	8003f1a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003e3e:	e06c      	b.n	8003f1a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e44:	f003 031c 	and.w	r3, r3, #28
 8003e48:	2202      	movs	r2, #2
 8003e4a:	409a      	lsls	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d02e      	beq.n	8003eb2 <HAL_DMA_IRQHandler+0xec>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d029      	beq.n	8003eb2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0320 	and.w	r3, r3, #32
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10b      	bne.n	8003e84 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 020a 	bic.w	r2, r2, #10
 8003e7a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e88:	f003 021c 	and.w	r2, r3, #28
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e90:	2102      	movs	r1, #2
 8003e92:	fa01 f202 	lsl.w	r2, r1, r2
 8003e96:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d038      	beq.n	8003f1a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003eb0:	e033      	b.n	8003f1a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb6:	f003 031c 	and.w	r3, r3, #28
 8003eba:	2208      	movs	r2, #8
 8003ebc:	409a      	lsls	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d02a      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x156>
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	f003 0308 	and.w	r3, r3, #8
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d025      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 020e 	bic.w	r2, r2, #14
 8003ede:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee4:	f003 021c 	and.w	r2, r3, #28
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eec:	2101      	movs	r1, #1
 8003eee:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d004      	beq.n	8003f1c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003f1a:	bf00      	nop
 8003f1c:	bf00      	nop
}
 8003f1e:	3710      	adds	r7, #16
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
 8003f30:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003f3a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d004      	beq.n	8003f4e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003f4c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f52:	f003 021c 	and.w	r2, r3, #28
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	2101      	movs	r1, #1
 8003f5c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f60:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	2b10      	cmp	r3, #16
 8003f70:	d108      	bne.n	8003f84 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68ba      	ldr	r2, [r7, #8]
 8003f80:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f82:	e007      	b.n	8003f94 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68ba      	ldr	r2, [r7, #8]
 8003f8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	60da      	str	r2, [r3, #12]
}
 8003f94:	bf00      	nop
 8003f96:	3714      	adds	r7, #20
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b085      	sub	sp, #20
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fac:	089b      	lsrs	r3, r3, #2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003fb4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6493      	str	r3, [r2, #72]	; 0x48
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	3b08      	subs	r3, #8
 8003fc4:	4a0a      	ldr	r2, [pc, #40]	; (8003ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fca:	091b      	lsrs	r3, r3, #4
 8003fcc:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a08      	ldr	r2, [pc, #32]	; (8003ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003fd2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f003 031f 	and.w	r3, r3, #31
 8003fda:	2201      	movs	r2, #1
 8003fdc:	409a      	lsls	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003fe2:	bf00      	nop
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	cccccccd 	.word	0xcccccccd
 8003ff4:	40020880 	.word	0x40020880

08003ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b085      	sub	sp, #20
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004008:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	4b0b      	ldr	r3, [pc, #44]	; (800403c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800400e:	4413      	add	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	461a      	mov	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a09      	ldr	r2, [pc, #36]	; (8004040 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800401c:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	3b01      	subs	r3, #1
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	2201      	movs	r2, #1
 8004028:	409a      	lsls	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800402e:	bf00      	nop
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	1000823f 	.word	0x1000823f
 8004040:	40020940 	.word	0x40020940

08004044 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004044:	b480      	push	{r7}
 8004046:	b087      	sub	sp, #28
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800404e:	2300      	movs	r3, #0
 8004050:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004052:	e146      	b.n	80042e2 <HAL_GPIO_Init+0x29e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	2101      	movs	r1, #1
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	fa01 f303 	lsl.w	r3, r1, r3
 8004060:	4013      	ands	r3, r2
 8004062:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2b00      	cmp	r3, #0
 8004068:	f000 8138 	beq.w	80042dc <HAL_GPIO_Init+0x298>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f003 0303 	and.w	r3, r3, #3
 8004074:	2b01      	cmp	r3, #1
 8004076:	d005      	beq.n	8004084 <HAL_GPIO_Init+0x40>
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f003 0303 	and.w	r3, r3, #3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d130      	bne.n	80040e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	2203      	movs	r2, #3
 8004090:	fa02 f303 	lsl.w	r3, r2, r3
 8004094:	43db      	mvns	r3, r3
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4013      	ands	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	68da      	ldr	r2, [r3, #12]
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	fa02 f303 	lsl.w	r3, r2, r3
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	693a      	ldr	r2, [r7, #16]
 80040b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80040ba:	2201      	movs	r2, #1
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	43db      	mvns	r3, r3
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4013      	ands	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	091b      	lsrs	r3, r3, #4
 80040d0:	f003 0201 	and.w	r2, r3, #1
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	2b03      	cmp	r3, #3
 80040f0:	d017      	beq.n	8004122 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	2203      	movs	r2, #3
 80040fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004102:	43db      	mvns	r3, r3
 8004104:	693a      	ldr	r2, [r7, #16]
 8004106:	4013      	ands	r3, r2
 8004108:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	689a      	ldr	r2, [r3, #8]
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	4313      	orrs	r3, r2
 800411a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f003 0303 	and.w	r3, r3, #3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d123      	bne.n	8004176 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	08da      	lsrs	r2, r3, #3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	3208      	adds	r2, #8
 8004136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800413a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f003 0307 	and.w	r3, r3, #7
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	220f      	movs	r2, #15
 8004146:	fa02 f303 	lsl.w	r3, r2, r3
 800414a:	43db      	mvns	r3, r3
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	4013      	ands	r3, r2
 8004150:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	691a      	ldr	r2, [r3, #16]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	fa02 f303 	lsl.w	r3, r2, r3
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	4313      	orrs	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	08da      	lsrs	r2, r3, #3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	3208      	adds	r2, #8
 8004170:	6939      	ldr	r1, [r7, #16]
 8004172:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	005b      	lsls	r3, r3, #1
 8004180:	2203      	movs	r2, #3
 8004182:	fa02 f303 	lsl.w	r3, r2, r3
 8004186:	43db      	mvns	r3, r3
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	4013      	ands	r3, r2
 800418c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	f003 0203 	and.w	r2, r3, #3
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	005b      	lsls	r3, r3, #1
 800419a:	fa02 f303 	lsl.w	r3, r2, r3
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 8092 	beq.w	80042dc <HAL_GPIO_Init+0x298>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80041b8:	4a51      	ldr	r2, [pc, #324]	; (8004300 <HAL_GPIO_Init+0x2bc>)
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	089b      	lsrs	r3, r3, #2
 80041be:	3302      	adds	r3, #2
 80041c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	f003 0303 	and.w	r3, r3, #3
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	220f      	movs	r2, #15
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	43db      	mvns	r3, r3
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	4013      	ands	r3, r2
 80041da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80041e2:	d013      	beq.n	800420c <HAL_GPIO_Init+0x1c8>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a47      	ldr	r2, [pc, #284]	; (8004304 <HAL_GPIO_Init+0x2c0>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d00d      	beq.n	8004208 <HAL_GPIO_Init+0x1c4>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a46      	ldr	r2, [pc, #280]	; (8004308 <HAL_GPIO_Init+0x2c4>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d007      	beq.n	8004204 <HAL_GPIO_Init+0x1c0>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a45      	ldr	r2, [pc, #276]	; (800430c <HAL_GPIO_Init+0x2c8>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d101      	bne.n	8004200 <HAL_GPIO_Init+0x1bc>
 80041fc:	2304      	movs	r3, #4
 80041fe:	e006      	b.n	800420e <HAL_GPIO_Init+0x1ca>
 8004200:	2307      	movs	r3, #7
 8004202:	e004      	b.n	800420e <HAL_GPIO_Init+0x1ca>
 8004204:	2302      	movs	r3, #2
 8004206:	e002      	b.n	800420e <HAL_GPIO_Init+0x1ca>
 8004208:	2301      	movs	r3, #1
 800420a:	e000      	b.n	800420e <HAL_GPIO_Init+0x1ca>
 800420c:	2300      	movs	r3, #0
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	f002 0203 	and.w	r2, r2, #3
 8004214:	0092      	lsls	r2, r2, #2
 8004216:	4093      	lsls	r3, r2
 8004218:	693a      	ldr	r2, [r7, #16]
 800421a:	4313      	orrs	r3, r2
 800421c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800421e:	4938      	ldr	r1, [pc, #224]	; (8004300 <HAL_GPIO_Init+0x2bc>)
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	089b      	lsrs	r3, r3, #2
 8004224:	3302      	adds	r3, #2
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800422c:	4b38      	ldr	r3, [pc, #224]	; (8004310 <HAL_GPIO_Init+0x2cc>)
 800422e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004232:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	43db      	mvns	r3, r3
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4013      	ands	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	4313      	orrs	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004252:	4a2f      	ldr	r2, [pc, #188]	; (8004310 <HAL_GPIO_Init+0x2cc>)
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800425a:	4b2d      	ldr	r3, [pc, #180]	; (8004310 <HAL_GPIO_Init+0x2cc>)
 800425c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	43db      	mvns	r3, r3
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4013      	ands	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d003      	beq.n	8004280 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	4313      	orrs	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004280:	4a23      	ldr	r2, [pc, #140]	; (8004310 <HAL_GPIO_Init+0x2cc>)
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004288:	4b21      	ldr	r3, [pc, #132]	; (8004310 <HAL_GPIO_Init+0x2cc>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	43db      	mvns	r3, r3
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	4013      	ands	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d003      	beq.n	80042ac <HAL_GPIO_Init+0x268>
        {
          temp |= iocurrent;
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042ac:	4a18      	ldr	r2, [pc, #96]	; (8004310 <HAL_GPIO_Init+0x2cc>)
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80042b2:	4b17      	ldr	r3, [pc, #92]	; (8004310 <HAL_GPIO_Init+0x2cc>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	43db      	mvns	r3, r3
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	4013      	ands	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80042d6:	4a0e      	ldr	r2, [pc, #56]	; (8004310 <HAL_GPIO_Init+0x2cc>)
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	3301      	adds	r3, #1
 80042e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	fa22 f303 	lsr.w	r3, r2, r3
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f47f aeb1 	bne.w	8004054 <HAL_GPIO_Init+0x10>
  }
}
 80042f2:	bf00      	nop
 80042f4:	bf00      	nop
 80042f6:	371c      	adds	r7, #28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr
 8004300:	40010000 	.word	0x40010000
 8004304:	48000400 	.word	0x48000400
 8004308:	48000800 	.word	0x48000800
 800430c:	48001000 	.word	0x48001000
 8004310:	58000800 	.word	0x58000800

08004314 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	460b      	mov	r3, r1
 800431e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	887b      	ldrh	r3, [r7, #2]
 8004326:	4013      	ands	r3, r2
 8004328:	2b00      	cmp	r3, #0
 800432a:	d002      	beq.n	8004332 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800432c:	2301      	movs	r3, #1
 800432e:	73fb      	strb	r3, [r7, #15]
 8004330:	e001      	b.n	8004336 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004332:	2300      	movs	r3, #0
 8004334:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004336:	7bfb      	ldrb	r3, [r7, #15]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3714      	adds	r7, #20
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	460b      	mov	r3, r1
 800434e:	807b      	strh	r3, [r7, #2]
 8004350:	4613      	mov	r3, r2
 8004352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004354:	787b      	ldrb	r3, [r7, #1]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d003      	beq.n	8004362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800435a:	887a      	ldrh	r2, [r7, #2]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004360:	e002      	b.n	8004368 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004362:	887a      	ldrh	r2, [r7, #2]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e081      	b.n	800448a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d106      	bne.n	80043a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7fe f87e 	bl	800249c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2224      	movs	r2, #36	; 0x24
 80043a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0201 	bic.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80043d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d107      	bne.n	80043ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	689a      	ldr	r2, [r3, #8]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043ea:	609a      	str	r2, [r3, #8]
 80043ec:	e006      	b.n	80043fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689a      	ldr	r2, [r3, #8]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80043fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	2b02      	cmp	r3, #2
 8004402:	d104      	bne.n	800440e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800440c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6812      	ldr	r2, [r2, #0]
 8004418:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800441c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004420:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68da      	ldr	r2, [r3, #12]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004430:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	691a      	ldr	r2, [r3, #16]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	69d9      	ldr	r1, [r3, #28]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a1a      	ldr	r2, [r3, #32]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	430a      	orrs	r2, r1
 800445a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f042 0201 	orr.w	r2, r2, #1
 800446a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2220      	movs	r2, #32
 8004476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3708      	adds	r7, #8
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
	...

08004494 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b088      	sub	sp, #32
 8004498:	af02      	add	r7, sp, #8
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	4608      	mov	r0, r1
 800449e:	4611      	mov	r1, r2
 80044a0:	461a      	mov	r2, r3
 80044a2:	4603      	mov	r3, r0
 80044a4:	817b      	strh	r3, [r7, #10]
 80044a6:	460b      	mov	r3, r1
 80044a8:	813b      	strh	r3, [r7, #8]
 80044aa:	4613      	mov	r3, r2
 80044ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b20      	cmp	r3, #32
 80044b8:	f040 80f9 	bne.w	80046ae <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80044bc:	6a3b      	ldr	r3, [r7, #32]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d002      	beq.n	80044c8 <HAL_I2C_Mem_Write+0x34>
 80044c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d105      	bne.n	80044d4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044ce:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e0ed      	b.n	80046b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d101      	bne.n	80044e2 <HAL_I2C_Mem_Write+0x4e>
 80044de:	2302      	movs	r3, #2
 80044e0:	e0e6      	b.n	80046b0 <HAL_I2C_Mem_Write+0x21c>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2201      	movs	r2, #1
 80044e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044ea:	f7fe faad 	bl	8002a48 <HAL_GetTick>
 80044ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	2319      	movs	r3, #25
 80044f6:	2201      	movs	r2, #1
 80044f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f000 fac3 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d001      	beq.n	800450c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0d1      	b.n	80046b0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2221      	movs	r2, #33	; 0x21
 8004510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2240      	movs	r2, #64	; 0x40
 8004518:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6a3a      	ldr	r2, [r7, #32]
 8004526:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800452c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004534:	88f8      	ldrh	r0, [r7, #6]
 8004536:	893a      	ldrh	r2, [r7, #8]
 8004538:	8979      	ldrh	r1, [r7, #10]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	9301      	str	r3, [sp, #4]
 800453e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	4603      	mov	r3, r0
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 f9d3 	bl	80048f0 <I2C_RequestMemoryWrite>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d005      	beq.n	800455c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e0a9      	b.n	80046b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004560:	b29b      	uxth	r3, r3
 8004562:	2bff      	cmp	r3, #255	; 0xff
 8004564:	d90e      	bls.n	8004584 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	22ff      	movs	r2, #255	; 0xff
 800456a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004570:	b2da      	uxtb	r2, r3
 8004572:	8979      	ldrh	r1, [r7, #10]
 8004574:	2300      	movs	r3, #0
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f000 fbb5 	bl	8004cec <I2C_TransferConfig>
 8004582:	e00f      	b.n	80045a4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004588:	b29a      	uxth	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004592:	b2da      	uxtb	r2, r3
 8004594:	8979      	ldrh	r1, [r7, #10]
 8004596:	2300      	movs	r3, #0
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f000 fba4 	bl	8004cec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045a4:	697a      	ldr	r2, [r7, #20]
 80045a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 faad 	bl	8004b08 <I2C_WaitOnTXISFlagUntilTimeout>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e07b      	b.n	80046b0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	781a      	ldrb	r2, [r3, #0]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c8:	1c5a      	adds	r2, r3, #1
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	3b01      	subs	r3, #1
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045e0:	3b01      	subs	r3, #1
 80045e2:	b29a      	uxth	r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d034      	beq.n	800465c <HAL_I2C_Mem_Write+0x1c8>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d130      	bne.n	800465c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004600:	2200      	movs	r2, #0
 8004602:	2180      	movs	r1, #128	; 0x80
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fa3f 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e04d      	b.n	80046b0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004618:	b29b      	uxth	r3, r3
 800461a:	2bff      	cmp	r3, #255	; 0xff
 800461c:	d90e      	bls.n	800463c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	22ff      	movs	r2, #255	; 0xff
 8004622:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004628:	b2da      	uxtb	r2, r3
 800462a:	8979      	ldrh	r1, [r7, #10]
 800462c:	2300      	movs	r3, #0
 800462e:	9300      	str	r3, [sp, #0]
 8004630:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 fb59 	bl	8004cec <I2C_TransferConfig>
 800463a:	e00f      	b.n	800465c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004640:	b29a      	uxth	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800464a:	b2da      	uxtb	r2, r3
 800464c:	8979      	ldrh	r1, [r7, #10]
 800464e:	2300      	movs	r3, #0
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 fb48 	bl	8004cec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004660:	b29b      	uxth	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d19e      	bne.n	80045a4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f000 fa8c 	bl	8004b88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e01a      	b.n	80046b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2220      	movs	r2, #32
 8004680:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	6859      	ldr	r1, [r3, #4]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	4b0a      	ldr	r3, [pc, #40]	; (80046b8 <HAL_I2C_Mem_Write+0x224>)
 800468e:	400b      	ands	r3, r1
 8004690:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2220      	movs	r2, #32
 8004696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80046aa:	2300      	movs	r3, #0
 80046ac:	e000      	b.n	80046b0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80046ae:	2302      	movs	r3, #2
  }
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3718      	adds	r7, #24
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	fe00e800 	.word	0xfe00e800

080046bc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b088      	sub	sp, #32
 80046c0:	af02      	add	r7, sp, #8
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	4608      	mov	r0, r1
 80046c6:	4611      	mov	r1, r2
 80046c8:	461a      	mov	r2, r3
 80046ca:	4603      	mov	r3, r0
 80046cc:	817b      	strh	r3, [r7, #10]
 80046ce:	460b      	mov	r3, r1
 80046d0:	813b      	strh	r3, [r7, #8]
 80046d2:	4613      	mov	r3, r2
 80046d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b20      	cmp	r3, #32
 80046e0:	f040 80fd 	bne.w	80048de <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80046e4:	6a3b      	ldr	r3, [r7, #32]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d002      	beq.n	80046f0 <HAL_I2C_Mem_Read+0x34>
 80046ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d105      	bne.n	80046fc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046f6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e0f1      	b.n	80048e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004702:	2b01      	cmp	r3, #1
 8004704:	d101      	bne.n	800470a <HAL_I2C_Mem_Read+0x4e>
 8004706:	2302      	movs	r3, #2
 8004708:	e0ea      	b.n	80048e0 <HAL_I2C_Mem_Read+0x224>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004712:	f7fe f999 	bl	8002a48 <HAL_GetTick>
 8004716:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	2319      	movs	r3, #25
 800471e:	2201      	movs	r2, #1
 8004720:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f000 f9af 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e0d5      	b.n	80048e0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2222      	movs	r2, #34	; 0x22
 8004738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2240      	movs	r2, #64	; 0x40
 8004740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6a3a      	ldr	r2, [r7, #32]
 800474e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004754:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800475c:	88f8      	ldrh	r0, [r7, #6]
 800475e:	893a      	ldrh	r2, [r7, #8]
 8004760:	8979      	ldrh	r1, [r7, #10]
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	9301      	str	r3, [sp, #4]
 8004766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	4603      	mov	r3, r0
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	f000 f913 	bl	8004998 <I2C_RequestMemoryRead>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d005      	beq.n	8004784 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e0ad      	b.n	80048e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004788:	b29b      	uxth	r3, r3
 800478a:	2bff      	cmp	r3, #255	; 0xff
 800478c:	d90e      	bls.n	80047ac <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	22ff      	movs	r2, #255	; 0xff
 8004792:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004798:	b2da      	uxtb	r2, r3
 800479a:	8979      	ldrh	r1, [r7, #10]
 800479c:	4b52      	ldr	r3, [pc, #328]	; (80048e8 <HAL_I2C_Mem_Read+0x22c>)
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047a4:	68f8      	ldr	r0, [r7, #12]
 80047a6:	f000 faa1 	bl	8004cec <I2C_TransferConfig>
 80047aa:	e00f      	b.n	80047cc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ba:	b2da      	uxtb	r2, r3
 80047bc:	8979      	ldrh	r1, [r7, #10]
 80047be:	4b4a      	ldr	r3, [pc, #296]	; (80048e8 <HAL_I2C_Mem_Read+0x22c>)
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	f000 fa90 	bl	8004cec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d2:	2200      	movs	r2, #0
 80047d4:	2104      	movs	r1, #4
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 f956 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d001      	beq.n	80047e6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e07c      	b.n	80048e0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f0:	b2d2      	uxtb	r2, r2
 80047f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f8:	1c5a      	adds	r2, r3, #1
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004802:	3b01      	subs	r3, #1
 8004804:	b29a      	uxth	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800480e:	b29b      	uxth	r3, r3
 8004810:	3b01      	subs	r3, #1
 8004812:	b29a      	uxth	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800481c:	b29b      	uxth	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d034      	beq.n	800488c <HAL_I2C_Mem_Read+0x1d0>
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004826:	2b00      	cmp	r3, #0
 8004828:	d130      	bne.n	800488c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004830:	2200      	movs	r2, #0
 8004832:	2180      	movs	r1, #128	; 0x80
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 f927 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e04d      	b.n	80048e0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004848:	b29b      	uxth	r3, r3
 800484a:	2bff      	cmp	r3, #255	; 0xff
 800484c:	d90e      	bls.n	800486c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	22ff      	movs	r2, #255	; 0xff
 8004852:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004858:	b2da      	uxtb	r2, r3
 800485a:	8979      	ldrh	r1, [r7, #10]
 800485c:	2300      	movs	r3, #0
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 fa41 	bl	8004cec <I2C_TransferConfig>
 800486a:	e00f      	b.n	800488c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004870:	b29a      	uxth	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800487a:	b2da      	uxtb	r2, r3
 800487c:	8979      	ldrh	r1, [r7, #10]
 800487e:	2300      	movs	r3, #0
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 fa30 	bl	8004cec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d19a      	bne.n	80047cc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 f974 	bl	8004b88 <I2C_WaitOnSTOPFlagUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e01a      	b.n	80048e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2220      	movs	r2, #32
 80048b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6859      	ldr	r1, [r3, #4]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	4b0b      	ldr	r3, [pc, #44]	; (80048ec <HAL_I2C_Mem_Read+0x230>)
 80048be:	400b      	ands	r3, r1
 80048c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048da:	2300      	movs	r3, #0
 80048dc:	e000      	b.n	80048e0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80048de:	2302      	movs	r3, #2
  }
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3718      	adds	r7, #24
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	80002400 	.word	0x80002400
 80048ec:	fe00e800 	.word	0xfe00e800

080048f0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b086      	sub	sp, #24
 80048f4:	af02      	add	r7, sp, #8
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	4608      	mov	r0, r1
 80048fa:	4611      	mov	r1, r2
 80048fc:	461a      	mov	r2, r3
 80048fe:	4603      	mov	r3, r0
 8004900:	817b      	strh	r3, [r7, #10]
 8004902:	460b      	mov	r3, r1
 8004904:	813b      	strh	r3, [r7, #8]
 8004906:	4613      	mov	r3, r2
 8004908:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800490a:	88fb      	ldrh	r3, [r7, #6]
 800490c:	b2da      	uxtb	r2, r3
 800490e:	8979      	ldrh	r1, [r7, #10]
 8004910:	4b20      	ldr	r3, [pc, #128]	; (8004994 <I2C_RequestMemoryWrite+0xa4>)
 8004912:	9300      	str	r3, [sp, #0]
 8004914:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f000 f9e7 	bl	8004cec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800491e:	69fa      	ldr	r2, [r7, #28]
 8004920:	69b9      	ldr	r1, [r7, #24]
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 f8f0 	bl	8004b08 <I2C_WaitOnTXISFlagUntilTimeout>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e02c      	b.n	800498c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004932:	88fb      	ldrh	r3, [r7, #6]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d105      	bne.n	8004944 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004938:	893b      	ldrh	r3, [r7, #8]
 800493a:	b2da      	uxtb	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	629a      	str	r2, [r3, #40]	; 0x28
 8004942:	e015      	b.n	8004970 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004944:	893b      	ldrh	r3, [r7, #8]
 8004946:	0a1b      	lsrs	r3, r3, #8
 8004948:	b29b      	uxth	r3, r3
 800494a:	b2da      	uxtb	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004952:	69fa      	ldr	r2, [r7, #28]
 8004954:	69b9      	ldr	r1, [r7, #24]
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 f8d6 	bl	8004b08 <I2C_WaitOnTXISFlagUntilTimeout>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d001      	beq.n	8004966 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e012      	b.n	800498c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004966:	893b      	ldrh	r3, [r7, #8]
 8004968:	b2da      	uxtb	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	9300      	str	r3, [sp, #0]
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	2200      	movs	r2, #0
 8004978:	2180      	movs	r1, #128	; 0x80
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 f884 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e000      	b.n	800498c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	80002000 	.word	0x80002000

08004998 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af02      	add	r7, sp, #8
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	4608      	mov	r0, r1
 80049a2:	4611      	mov	r1, r2
 80049a4:	461a      	mov	r2, r3
 80049a6:	4603      	mov	r3, r0
 80049a8:	817b      	strh	r3, [r7, #10]
 80049aa:	460b      	mov	r3, r1
 80049ac:	813b      	strh	r3, [r7, #8]
 80049ae:	4613      	mov	r3, r2
 80049b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80049b2:	88fb      	ldrh	r3, [r7, #6]
 80049b4:	b2da      	uxtb	r2, r3
 80049b6:	8979      	ldrh	r1, [r7, #10]
 80049b8:	4b20      	ldr	r3, [pc, #128]	; (8004a3c <I2C_RequestMemoryRead+0xa4>)
 80049ba:	9300      	str	r3, [sp, #0]
 80049bc:	2300      	movs	r3, #0
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f000 f994 	bl	8004cec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049c4:	69fa      	ldr	r2, [r7, #28]
 80049c6:	69b9      	ldr	r1, [r7, #24]
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f89d 	bl	8004b08 <I2C_WaitOnTXISFlagUntilTimeout>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d001      	beq.n	80049d8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e02c      	b.n	8004a32 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049d8:	88fb      	ldrh	r3, [r7, #6]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d105      	bne.n	80049ea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049de:	893b      	ldrh	r3, [r7, #8]
 80049e0:	b2da      	uxtb	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	629a      	str	r2, [r3, #40]	; 0x28
 80049e8:	e015      	b.n	8004a16 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80049ea:	893b      	ldrh	r3, [r7, #8]
 80049ec:	0a1b      	lsrs	r3, r3, #8
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049f8:	69fa      	ldr	r2, [r7, #28]
 80049fa:	69b9      	ldr	r1, [r7, #24]
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	f000 f883 	bl	8004b08 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e012      	b.n	8004a32 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a0c:	893b      	ldrh	r3, [r7, #8]
 8004a0e:	b2da      	uxtb	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	69bb      	ldr	r3, [r7, #24]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	2140      	movs	r1, #64	; 0x40
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 f831 	bl	8004a88 <I2C_WaitOnFlagUntilTimeout>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d001      	beq.n	8004a30 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e000      	b.n	8004a32 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	80002000 	.word	0x80002000

08004a40 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d103      	bne.n	8004a5e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d007      	beq.n	8004a7c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	699a      	ldr	r2, [r3, #24]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	619a      	str	r2, [r3, #24]
  }
}
 8004a7c:	bf00      	nop
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	603b      	str	r3, [r7, #0]
 8004a94:	4613      	mov	r3, r2
 8004a96:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a98:	e022      	b.n	8004ae0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa0:	d01e      	beq.n	8004ae0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aa2:	f7fd ffd1 	bl	8002a48 <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d302      	bcc.n	8004ab8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d113      	bne.n	8004ae0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004abc:	f043 0220 	orr.w	r2, r3, #32
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2220      	movs	r2, #32
 8004ac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e00f      	b.n	8004b00 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	699a      	ldr	r2, [r3, #24]
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	bf0c      	ite	eq
 8004af0:	2301      	moveq	r3, #1
 8004af2:	2300      	movne	r3, #0
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	461a      	mov	r2, r3
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d0cd      	beq.n	8004a9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b14:	e02c      	b.n	8004b70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	68b9      	ldr	r1, [r7, #8]
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f000 f870 	bl	8004c00 <I2C_IsAcknowledgeFailed>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e02a      	b.n	8004b80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b30:	d01e      	beq.n	8004b70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b32:	f7fd ff89 	bl	8002a48 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d302      	bcc.n	8004b48 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d113      	bne.n	8004b70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4c:	f043 0220 	orr.w	r2, r3, #32
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2220      	movs	r2, #32
 8004b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e007      	b.n	8004b80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d1cb      	bne.n	8004b16 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3710      	adds	r7, #16
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b94:	e028      	b.n	8004be8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	68b9      	ldr	r1, [r7, #8]
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f000 f830 	bl	8004c00 <I2C_IsAcknowledgeFailed>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e026      	b.n	8004bf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004baa:	f7fd ff4d 	bl	8002a48 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	68ba      	ldr	r2, [r7, #8]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d302      	bcc.n	8004bc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d113      	bne.n	8004be8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc4:	f043 0220 	orr.w	r2, r3, #32
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e007      	b.n	8004bf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f003 0320 	and.w	r3, r3, #32
 8004bf2:	2b20      	cmp	r3, #32
 8004bf4:	d1cf      	bne.n	8004b96 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	f003 0310 	and.w	r3, r3, #16
 8004c16:	2b10      	cmp	r3, #16
 8004c18:	d161      	bne.n	8004cde <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c28:	d02b      	beq.n	8004c82 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c38:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c3a:	e022      	b.n	8004c82 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c42:	d01e      	beq.n	8004c82 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c44:	f7fd ff00 	bl	8002a48 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	68ba      	ldr	r2, [r7, #8]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d302      	bcc.n	8004c5a <I2C_IsAcknowledgeFailed+0x5a>
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d113      	bne.n	8004c82 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5e:	f043 0220 	orr.w	r2, r3, #32
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e02e      	b.n	8004ce0 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	f003 0320 	and.w	r3, r3, #32
 8004c8c:	2b20      	cmp	r3, #32
 8004c8e:	d1d5      	bne.n	8004c3c <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2210      	movs	r2, #16
 8004c96:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2220      	movs	r2, #32
 8004c9e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f7ff fecd 	bl	8004a40 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6859      	ldr	r1, [r3, #4]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	4b0d      	ldr	r3, [pc, #52]	; (8004ce8 <I2C_IsAcknowledgeFailed+0xe8>)
 8004cb2:	400b      	ands	r3, r1
 8004cb4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cba:	f043 0204 	orr.w	r2, r3, #4
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e000      	b.n	8004ce0 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	fe00e800 	.word	0xfe00e800

08004cec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	607b      	str	r3, [r7, #4]
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	817b      	strh	r3, [r7, #10]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	685a      	ldr	r2, [r3, #4]
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	0d5b      	lsrs	r3, r3, #21
 8004d08:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004d0c:	4b0d      	ldr	r3, [pc, #52]	; (8004d44 <I2C_TransferConfig+0x58>)
 8004d0e:	430b      	orrs	r3, r1
 8004d10:	43db      	mvns	r3, r3
 8004d12:	ea02 0103 	and.w	r1, r2, r3
 8004d16:	897b      	ldrh	r3, [r7, #10]
 8004d18:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004d1c:	7a7b      	ldrb	r3, [r7, #9]
 8004d1e:	041b      	lsls	r3, r3, #16
 8004d20:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004d24:	431a      	orrs	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	431a      	orrs	r2, r3
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8004d36:	bf00      	nop
 8004d38:	3714      	adds	r7, #20
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	03ff63ff 	.word	0x03ff63ff

08004d48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	2b20      	cmp	r3, #32
 8004d5c:	d138      	bne.n	8004dd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e032      	b.n	8004dd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2224      	movs	r2, #36	; 0x24
 8004d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f022 0201 	bic.w	r2, r2, #1
 8004d8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004d9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6819      	ldr	r1, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	683a      	ldr	r2, [r7, #0]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f042 0201 	orr.w	r2, r2, #1
 8004dba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2220      	movs	r2, #32
 8004dc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	e000      	b.n	8004dd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004dd0:	2302      	movs	r3, #2
  }
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b085      	sub	sp, #20
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
 8004de6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b20      	cmp	r3, #32
 8004df2:	d139      	bne.n	8004e68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d101      	bne.n	8004e02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004dfe:	2302      	movs	r3, #2
 8004e00:	e033      	b.n	8004e6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2224      	movs	r2, #36	; 0x24
 8004e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0201 	bic.w	r2, r2, #1
 8004e20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004e30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	021b      	lsls	r3, r3, #8
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0201 	orr.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2220      	movs	r2, #32
 8004e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004e64:	2300      	movs	r3, #0
 8004e66:	e000      	b.n	8004e6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004e68:	2302      	movs	r3, #2
  }
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3714      	adds	r7, #20
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
	...

08004e78 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e7c:	4b05      	ldr	r3, [pc, #20]	; (8004e94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a04      	ldr	r2, [pc, #16]	; (8004e94 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e86:	6013      	str	r3, [r2, #0]
}
 8004e88:	bf00      	nop
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	58000400 	.word	0x58000400

08004e98 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004e98:	b480      	push	{r7}
 8004e9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004e9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ea6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004eaa:	d101      	bne.n	8004eb0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004eac:	2301      	movs	r3, #1
 8004eae:	e000      	b.n	8004eb2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <LL_RCC_HSE_Enable>:
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004ec0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004eca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ece:	6013      	str	r3, [r2, #0]
}
 8004ed0:	bf00      	nop
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <LL_RCC_HSE_Disable>:
{
 8004eda:	b480      	push	{r7}
 8004edc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004ede:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eec:	6013      	str	r3, [r2, #0]
}
 8004eee:	bf00      	nop
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <LL_RCC_HSE_IsReady>:
{
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004efc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f06:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004f0a:	d101      	bne.n	8004f10 <LL_RCC_HSE_IsReady+0x18>
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e000      	b.n	8004f12 <LL_RCC_HSE_IsReady+0x1a>
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <LL_RCC_HSI_Enable>:
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004f20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f2e:	6013      	str	r3, [r2, #0]
}
 8004f30:	bf00      	nop
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <LL_RCC_HSI_Disable>:
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004f3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f4c:	6013      	str	r3, [r2, #0]
}
 8004f4e:	bf00      	nop
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <LL_RCC_HSI_IsReady>:
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f6a:	d101      	bne.n	8004f70 <LL_RCC_HSI_IsReady+0x18>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e000      	b.n	8004f72 <LL_RCC_HSI_IsReady+0x1a>
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <LL_RCC_HSI_SetCalibTrimming>:
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004f84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	061b      	lsls	r3, r3, #24
 8004f92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f96:	4313      	orrs	r3, r2
 8004f98:	604b      	str	r3, [r1, #4]
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <LL_RCC_LSE_Enable>:
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004faa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004fb6:	f043 0301 	orr.w	r3, r3, #1
 8004fba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004fbe:	bf00      	nop
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <LL_RCC_LSE_Disable>:
{
 8004fc8:	b480      	push	{r7}
 8004fca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004fcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004fd8:	f023 0301 	bic.w	r3, r3, #1
 8004fdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004fe0:	bf00      	nop
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr

08004fea <LL_RCC_LSE_EnableBypass>:
{
 8004fea:	b480      	push	{r7}
 8004fec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004fee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ffa:	f043 0304 	orr.w	r3, r3, #4
 8004ffe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005002:	bf00      	nop
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <LL_RCC_LSE_DisableBypass>:
{
 800500c:	b480      	push	{r7}
 800500e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005010:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005014:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005018:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800501c:	f023 0304 	bic.w	r3, r3, #4
 8005020:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005024:	bf00      	nop
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr

0800502e <LL_RCC_LSE_IsReady>:
{
 800502e:	b480      	push	{r7}
 8005030:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005032:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800503a:	f003 0302 	and.w	r3, r3, #2
 800503e:	2b02      	cmp	r3, #2
 8005040:	d101      	bne.n	8005046 <LL_RCC_LSE_IsReady+0x18>
 8005042:	2301      	movs	r3, #1
 8005044:	e000      	b.n	8005048 <LL_RCC_LSE_IsReady+0x1a>
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <LL_RCC_LSI1_Enable>:
{
 8005052:	b480      	push	{r7}
 8005054:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005056:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800505a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800505e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005062:	f043 0301 	orr.w	r3, r3, #1
 8005066:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800506a:	bf00      	nop
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <LL_RCC_LSI1_Disable>:
{
 8005074:	b480      	push	{r7}
 8005076:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800507c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005080:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005084:	f023 0301 	bic.w	r3, r3, #1
 8005088:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800508c:	bf00      	nop
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr

08005096 <LL_RCC_LSI1_IsReady>:
{
 8005096:	b480      	push	{r7}
 8005098:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800509a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800509e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	d101      	bne.n	80050ae <LL_RCC_LSI1_IsReady+0x18>
 80050aa:	2301      	movs	r3, #1
 80050ac:	e000      	b.n	80050b0 <LL_RCC_LSI1_IsReady+0x1a>
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr

080050ba <LL_RCC_LSI2_Enable>:
{
 80050ba:	b480      	push	{r7}
 80050bc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80050be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050ca:	f043 0304 	orr.w	r3, r3, #4
 80050ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80050d2:	bf00      	nop
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <LL_RCC_LSI2_Disable>:
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80050e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050ec:	f023 0304 	bic.w	r3, r3, #4
 80050f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80050f4:	bf00      	nop
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr

080050fe <LL_RCC_LSI2_IsReady>:
{
 80050fe:	b480      	push	{r7}
 8005100:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005102:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005106:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800510a:	f003 0308 	and.w	r3, r3, #8
 800510e:	2b08      	cmp	r3, #8
 8005110:	d101      	bne.n	8005116 <LL_RCC_LSI2_IsReady+0x18>
 8005112:	2301      	movs	r3, #1
 8005114:	e000      	b.n	8005118 <LL_RCC_LSI2_IsReady+0x1a>
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <LL_RCC_LSI2_SetTrimming>:
{
 8005122:	b480      	push	{r7}
 8005124:	b083      	sub	sp, #12
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800512a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800512e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005132:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	021b      	lsls	r3, r3, #8
 800513a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800513e:	4313      	orrs	r3, r2
 8005140:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <LL_RCC_MSI_Enable>:
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005154:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800515e:	f043 0301 	orr.w	r3, r3, #1
 8005162:	6013      	str	r3, [r2, #0]
}
 8005164:	bf00      	nop
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr

0800516e <LL_RCC_MSI_Disable>:
{
 800516e:	b480      	push	{r7}
 8005170:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005172:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800517c:	f023 0301 	bic.w	r3, r3, #1
 8005180:	6013      	str	r3, [r2, #0]
}
 8005182:	bf00      	nop
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <LL_RCC_MSI_IsReady>:
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b02      	cmp	r3, #2
 800519c:	d101      	bne.n	80051a2 <LL_RCC_MSI_IsReady+0x16>
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <LL_RCC_MSI_IsReady+0x18>
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr

080051ae <LL_RCC_MSI_SetRange>:
{
 80051ae:	b480      	push	{r7}
 80051b0:	b083      	sub	sp, #12
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80051b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051c0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	600b      	str	r3, [r1, #0]
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr

080051d6 <LL_RCC_MSI_GetRange>:
{
 80051d6:	b480      	push	{r7}
 80051d8:	b083      	sub	sp, #12
 80051da:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80051dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051e6:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2bb0      	cmp	r3, #176	; 0xb0
 80051ec:	d901      	bls.n	80051f2 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80051ee:	23b0      	movs	r3, #176	; 0xb0
 80051f0:	607b      	str	r3, [r7, #4]
  return msiRange;
 80051f2:	687b      	ldr	r3, [r7, #4]
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005208:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	021b      	lsls	r3, r3, #8
 8005216:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800521a:	4313      	orrs	r3, r2
 800521c:	604b      	str	r3, [r1, #4]
}
 800521e:	bf00      	nop
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <LL_RCC_SetSysClkSource>:
{
 800522a:	b480      	push	{r7}
 800522c:	b083      	sub	sp, #12
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005232:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	f023 0203 	bic.w	r2, r3, #3
 800523c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4313      	orrs	r3, r2
 8005244:	608b      	str	r3, [r1, #8]
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <LL_RCC_GetSysClkSource>:
{
 8005252:	b480      	push	{r7}
 8005254:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005256:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 030c 	and.w	r3, r3, #12
}
 8005260:	4618      	mov	r0, r3
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <LL_RCC_SetAHBPrescaler>:
{
 800526a:	b480      	push	{r7}
 800526c:	b083      	sub	sp, #12
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005272:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800527c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4313      	orrs	r3, r2
 8005284:	608b      	str	r3, [r1, #8]
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr

08005292 <LL_C2_RCC_SetAHBPrescaler>:
{
 8005292:	b480      	push	{r7}
 8005294:	b083      	sub	sp, #12
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800529a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800529e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80052a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80052b2:	bf00      	nop
 80052b4:	370c      	adds	r7, #12
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <LL_RCC_SetAHB4Prescaler>:
{
 80052be:	b480      	push	{r7}
 80052c0:	b083      	sub	sp, #12
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80052c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80052ce:	f023 020f 	bic.w	r2, r3, #15
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	091b      	lsrs	r3, r3, #4
 80052d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80052da:	4313      	orrs	r3, r2
 80052dc:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <LL_RCC_SetAPB1Prescaler>:
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80052f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4313      	orrs	r3, r2
 8005306:	608b      	str	r3, [r1, #8]
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <LL_RCC_SetAPB2Prescaler>:
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800531c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005326:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4313      	orrs	r3, r2
 800532e:	608b      	str	r3, [r1, #8]
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <LL_RCC_GetAHBPrescaler>:
{
 800533c:	b480      	push	{r7}
 800533e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005340:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800534a:	4618      	mov	r0, r3
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr

08005354 <LL_C2_RCC_GetAHBPrescaler>:
{
 8005354:	b480      	push	{r7}
 8005356:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8005358:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800535c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005360:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005364:	4618      	mov	r0, r3
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <LL_RCC_GetAHB4Prescaler>:
{
 800536e:	b480      	push	{r7}
 8005370:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005372:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005376:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800537a:	011b      	lsls	r3, r3, #4
 800537c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005380:	4618      	mov	r0, r3
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <LL_RCC_GetAPB1Prescaler>:
{
 800538a:	b480      	push	{r7}
 800538c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800538e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005398:	4618      	mov	r0, r3
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <LL_RCC_GetAPB2Prescaler>:
{
 80053a2:	b480      	push	{r7}
 80053a4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80053a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr

080053ba <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80053ba:	b480      	push	{r7}
 80053bc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80053be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053cc:	6013      	str	r3, [r2, #0]
}
 80053ce:	bf00      	nop
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80053dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053ea:	6013      	str	r3, [r2, #0]
}
 80053ec:	bf00      	nop
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80053f6:	b480      	push	{r7}
 80053f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80053fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005404:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005408:	d101      	bne.n	800540e <LL_RCC_PLL_IsReady+0x18>
 800540a:	2301      	movs	r3, #1
 800540c:	e000      	b.n	8005410 <LL_RCC_PLL_IsReady+0x1a>
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr

0800541a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800541a:	b480      	push	{r7}
 800541c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800541e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	0a1b      	lsrs	r3, r3, #8
 8005426:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800542a:	4618      	mov	r0, r3
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005434:	b480      	push	{r7}
 8005436:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005438:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8005442:	4618      	mov	r0, r3
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr

0800544c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005450:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800545a:	4618      	mov	r0, r3
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005464:	b480      	push	{r7}
 8005466:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005468:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	f003 0303 	and.w	r3, r3, #3
}
 8005472:	4618      	mov	r0, r3
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800547c:	b480      	push	{r7}
 800547e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005480:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800548a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800548e:	d101      	bne.n	8005494 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005490:	2301      	movs	r3, #1
 8005492:	e000      	b.n	8005496 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80054a0:	b480      	push	{r7}
 80054a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80054a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054a8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80054ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80054b4:	d101      	bne.n	80054ba <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80054b6:	2301      	movs	r3, #1
 80054b8:	e000      	b.n	80054bc <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80054c6:	b480      	push	{r7}
 80054c8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80054ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80054d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054da:	d101      	bne.n	80054e0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80054dc:	2301      	movs	r3, #1
 80054de:	e000      	b.n	80054e2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80054f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80054fe:	d101      	bne.n	8005504 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005500:	2301      	movs	r3, #1
 8005502:	e000      	b.n	8005506 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005510:	b480      	push	{r7}
 8005512:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005514:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800551e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005522:	d101      	bne.n	8005528 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005524:	2301      	movs	r3, #1
 8005526:	e000      	b.n	800552a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005528:	2300      	movs	r3, #0
}
 800552a:	4618      	mov	r0, r3
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005534:	b590      	push	{r4, r7, lr}
 8005536:	b08d      	sub	sp, #52	; 0x34
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e33b      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0320 	and.w	r3, r3, #32
 800554e:	2b00      	cmp	r3, #0
 8005550:	f000 8092 	beq.w	8005678 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005554:	f7ff fe7d 	bl	8005252 <LL_RCC_GetSysClkSource>
 8005558:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800555a:	f7ff ff83 	bl	8005464 <LL_RCC_PLL_GetMainSource>
 800555e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005562:	2b00      	cmp	r3, #0
 8005564:	d005      	beq.n	8005572 <HAL_RCC_OscConfig+0x3e>
 8005566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005568:	2b0c      	cmp	r3, #12
 800556a:	d14c      	bne.n	8005606 <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800556c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556e:	2b01      	cmp	r3, #1
 8005570:	d149      	bne.n	8005606 <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005572:	f7ff fe0b 	bl	800518c <LL_RCC_MSI_IsReady>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d005      	beq.n	8005588 <HAL_RCC_OscConfig+0x54>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	69db      	ldr	r3, [r3, #28]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d101      	bne.n	8005588 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e31a      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800558c:	f7ff fe23 	bl	80051d6 <LL_RCC_MSI_GetRange>
 8005590:	4603      	mov	r3, r0
 8005592:	429c      	cmp	r4, r3
 8005594:	d914      	bls.n	80055c0 <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559a:	4618      	mov	r0, r3
 800559c:	f000 fd38 	bl	8006010 <RCC_SetFlashLatencyFromMSIRange>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e309      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7ff fdfd 	bl	80051ae <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff fe21 	bl	8005200 <LL_RCC_MSI_SetCalibTrimming>
 80055be:	e013      	b.n	80055e8 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff fdf2 	bl	80051ae <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7ff fe16 	bl	8005200 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	4618      	mov	r0, r3
 80055da:	f000 fd19 	bl	8006010 <RCC_SetFlashLatencyFromMSIRange>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d001      	beq.n	80055e8 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e2ea      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80055e8:	f000 fca0 	bl	8005f2c <HAL_RCC_GetHCLKFreq>
 80055ec:	4603      	mov	r3, r0
 80055ee:	4ab3      	ldr	r2, [pc, #716]	; (80058bc <HAL_RCC_OscConfig+0x388>)
 80055f0:	6013      	str	r3, [r2, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80055f2:	4bb3      	ldr	r3, [pc, #716]	; (80058c0 <HAL_RCC_OscConfig+0x38c>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7fd f810 	bl	800261c <HAL_InitTick>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d039      	beq.n	8005676 <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e2db      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d01e      	beq.n	800564c <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800560e:	f7ff fd9f 	bl	8005150 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005612:	f7fd fa19 	bl	8002a48 <HAL_GetTick>
 8005616:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005618:	e008      	b.n	800562c <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800561a:	f7fd fa15 	bl	8002a48 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	2b02      	cmp	r3, #2
 8005626:	d901      	bls.n	800562c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e2c8      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_MSI_IsReady() == 0U)
 800562c:	f7ff fdae 	bl	800518c <LL_RCC_MSI_IsReady>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d0f1      	beq.n	800561a <HAL_RCC_OscConfig+0xe6>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563a:	4618      	mov	r0, r3
 800563c:	f7ff fdb7 	bl	80051ae <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a1b      	ldr	r3, [r3, #32]
 8005644:	4618      	mov	r0, r3
 8005646:	f7ff fddb 	bl	8005200 <LL_RCC_MSI_SetCalibTrimming>
 800564a:	e015      	b.n	8005678 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800564c:	f7ff fd8f 	bl	800516e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005650:	f7fd f9fa 	bl	8002a48 <HAL_GetTick>
 8005654:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005656:	e008      	b.n	800566a <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005658:	f7fd f9f6 	bl	8002a48 <HAL_GetTick>
 800565c:	4602      	mov	r2, r0
 800565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	2b02      	cmp	r3, #2
 8005664:	d901      	bls.n	800566a <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e2a9      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_MSI_IsReady() != 0U)
 800566a:	f7ff fd8f 	bl	800518c <LL_RCC_MSI_IsReady>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1f1      	bne.n	8005658 <HAL_RCC_OscConfig+0x124>
 8005674:	e000      	b.n	8005678 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005676:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0301 	and.w	r3, r3, #1
 8005680:	2b00      	cmp	r3, #0
 8005682:	d04e      	beq.n	8005722 <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005684:	f7ff fde5 	bl	8005252 <LL_RCC_GetSysClkSource>
 8005688:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800568a:	f7ff feeb 	bl	8005464 <LL_RCC_PLL_GetMainSource>
 800568e:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005690:	6a3b      	ldr	r3, [r7, #32]
 8005692:	2b08      	cmp	r3, #8
 8005694:	d005      	beq.n	80056a2 <HAL_RCC_OscConfig+0x16e>
 8005696:	6a3b      	ldr	r3, [r7, #32]
 8005698:	2b0c      	cmp	r3, #12
 800569a:	d10d      	bne.n	80056b8 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	2b03      	cmp	r3, #3
 80056a0:	d10a      	bne.n	80056b8 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056a2:	f7ff fc29 	bl	8004ef8 <LL_RCC_HSE_IsReady>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d039      	beq.n	8005720 <HAL_RCC_OscConfig+0x1ec>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d135      	bne.n	8005720 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e282      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056c0:	d102      	bne.n	80056c8 <HAL_RCC_OscConfig+0x194>
 80056c2:	f7ff fbfb 	bl	8004ebc <LL_RCC_HSE_Enable>
 80056c6:	e001      	b.n	80056cc <HAL_RCC_OscConfig+0x198>
 80056c8:	f7ff fc07 	bl	8004eda <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d012      	beq.n	80056fa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d4:	f7fd f9b8 	bl	8002a48 <HAL_GetTick>
 80056d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80056da:	e008      	b.n	80056ee <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056dc:	f7fd f9b4 	bl	8002a48 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	2b64      	cmp	r3, #100	; 0x64
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e267      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSE_IsReady() == 0U)
 80056ee:	f7ff fc03 	bl	8004ef8 <LL_RCC_HSE_IsReady>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d0f1      	beq.n	80056dc <HAL_RCC_OscConfig+0x1a8>
 80056f8:	e013      	b.n	8005722 <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056fa:	f7fd f9a5 	bl	8002a48 <HAL_GetTick>
 80056fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005700:	e008      	b.n	8005714 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005702:	f7fd f9a1 	bl	8002a48 <HAL_GetTick>
 8005706:	4602      	mov	r2, r0
 8005708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	2b64      	cmp	r3, #100	; 0x64
 800570e:	d901      	bls.n	8005714 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	e254      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005714:	f7ff fbf0 	bl	8004ef8 <LL_RCC_HSE_IsReady>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1f1      	bne.n	8005702 <HAL_RCC_OscConfig+0x1ce>
 800571e:	e000      	b.n	8005722 <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005720:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b00      	cmp	r3, #0
 800572c:	d051      	beq.n	80057d2 <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800572e:	f7ff fd90 	bl	8005252 <LL_RCC_GetSysClkSource>
 8005732:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005734:	f7ff fe96 	bl	8005464 <LL_RCC_PLL_GetMainSource>
 8005738:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	2b04      	cmp	r3, #4
 800573e:	d005      	beq.n	800574c <HAL_RCC_OscConfig+0x218>
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	2b0c      	cmp	r3, #12
 8005744:	d113      	bne.n	800576e <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	2b02      	cmp	r3, #2
 800574a:	d110      	bne.n	800576e <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800574c:	f7ff fc04 	bl	8004f58 <LL_RCC_HSI_IsReady>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d005      	beq.n	8005762 <HAL_RCC_OscConfig+0x22e>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e22d      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	4618      	mov	r0, r3
 8005768:	f7ff fc08 	bl	8004f7c <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800576c:	e031      	b.n	80057d2 <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d019      	beq.n	80057aa <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005776:	f7ff fbd1 	bl	8004f1c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800577a:	f7fd f965 	bl	8002a48 <HAL_GetTick>
 800577e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005780:	e008      	b.n	8005794 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005782:	f7fd f961 	bl	8002a48 <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	2b02      	cmp	r3, #2
 800578e:	d901      	bls.n	8005794 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 8005790:	2303      	movs	r3, #3
 8005792:	e214      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005794:	f7ff fbe0 	bl	8004f58 <LL_RCC_HSI_IsReady>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0f1      	beq.n	8005782 <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7ff fbea 	bl	8004f7c <LL_RCC_HSI_SetCalibTrimming>
 80057a8:	e013      	b.n	80057d2 <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057aa:	f7ff fbc6 	bl	8004f3a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ae:	f7fd f94b 	bl	8002a48 <HAL_GetTick>
 80057b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80057b4:	e008      	b.n	80057c8 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057b6:	f7fd f947 	bl	8002a48 <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d901      	bls.n	80057c8 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e1fa      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSI_IsReady() != 0U)
 80057c8:	f7ff fbc6 	bl	8004f58 <LL_RCC_HSI_IsReady>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1f1      	bne.n	80057b6 <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0308 	and.w	r3, r3, #8
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d106      	bne.n	80057ec <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	f000 80a3 	beq.w	8005932 <HAL_RCC_OscConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d076      	beq.n	80058e2 <HAL_RCC_OscConfig+0x3ae>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0310 	and.w	r3, r3, #16
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d046      	beq.n	800588e <HAL_RCC_OscConfig+0x35a>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8005800:	f7ff fc49 	bl	8005096 <LL_RCC_LSI1_IsReady>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d113      	bne.n	8005832 <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800580a:	f7ff fc22 	bl	8005052 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800580e:	f7fd f91b 	bl	8002a48 <HAL_GetTick>
 8005812:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8005814:	e008      	b.n	8005828 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005816:	f7fd f917 	bl	8002a48 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	2b02      	cmp	r3, #2
 8005822:	d901      	bls.n	8005828 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	e1ca      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8005828:	f7ff fc35 	bl	8005096 <LL_RCC_LSI1_IsReady>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d0f1      	beq.n	8005816 <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8005832:	f7ff fc42 	bl	80050ba <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005836:	f7fd f907 	bl	8002a48 <HAL_GetTick>
 800583a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800583c:	e008      	b.n	8005850 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800583e:	f7fd f903 	bl	8002a48 <HAL_GetTick>
 8005842:	4602      	mov	r2, r0
 8005844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	2b03      	cmp	r3, #3
 800584a:	d901      	bls.n	8005850 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e1b6      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005850:	f7ff fc55 	bl	80050fe <LL_RCC_LSI2_IsReady>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0f1      	beq.n	800583e <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	4618      	mov	r0, r3
 8005860:	f7ff fc5f 	bl	8005122 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8005864:	f7ff fc06 	bl	8005074 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005868:	f7fd f8ee 	bl	8002a48 <HAL_GetTick>
 800586c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800586e:	e008      	b.n	8005882 <HAL_RCC_OscConfig+0x34e>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005870:	f7fd f8ea 	bl	8002a48 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b02      	cmp	r3, #2
 800587c:	d901      	bls.n	8005882 <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e19d      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005882:	f7ff fc08 	bl	8005096 <LL_RCC_LSI1_IsReady>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d1f1      	bne.n	8005870 <HAL_RCC_OscConfig+0x33c>
 800588c:	e051      	b.n	8005932 <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800588e:	f7ff fbe0 	bl	8005052 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005892:	f7fd f8d9 	bl	8002a48 <HAL_GetTick>
 8005896:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8005898:	e008      	b.n	80058ac <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800589a:	f7fd f8d5 	bl	8002a48 <HAL_GetTick>
 800589e:	4602      	mov	r2, r0
 80058a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d901      	bls.n	80058ac <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 80058a8:	2303      	movs	r3, #3
 80058aa:	e188      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80058ac:	f7ff fbf3 	bl	8005096 <LL_RCC_LSI1_IsReady>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d0f1      	beq.n	800589a <HAL_RCC_OscConfig+0x366>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80058b6:	f7ff fc11 	bl	80050dc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80058ba:	e00c      	b.n	80058d6 <HAL_RCC_OscConfig+0x3a2>
 80058bc:	20000004 	.word	0x20000004
 80058c0:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80058c4:	f7fd f8c0 	bl	8002a48 <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	2b03      	cmp	r3, #3
 80058d0:	d901      	bls.n	80058d6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e173      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80058d6:	f7ff fc12 	bl	80050fe <LL_RCC_LSI2_IsReady>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1f1      	bne.n	80058c4 <HAL_RCC_OscConfig+0x390>
 80058e0:	e027      	b.n	8005932 <HAL_RCC_OscConfig+0x3fe>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80058e2:	f7ff fbfb 	bl	80050dc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058e6:	f7fd f8af 	bl	8002a48 <HAL_GetTick>
 80058ea:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x3cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80058ee:	f7fd f8ab 	bl	8002a48 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b03      	cmp	r3, #3
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e15e      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005900:	f7ff fbfd 	bl	80050fe <LL_RCC_LSI2_IsReady>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1f1      	bne.n	80058ee <HAL_RCC_OscConfig+0x3ba>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800590a:	f7ff fbb3 	bl	8005074 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800590e:	f7fd f89b 	bl	8002a48 <HAL_GetTick>
 8005912:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8005914:	e008      	b.n	8005928 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005916:	f7fd f897 	bl	8002a48 <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	2b02      	cmp	r3, #2
 8005922:	d901      	bls.n	8005928 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e14a      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8005928:	f7ff fbb5 	bl	8005096 <LL_RCC_LSI1_IsReady>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d1f1      	bne.n	8005916 <HAL_RCC_OscConfig+0x3e2>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0304 	and.w	r3, r3, #4
 800593a:	2b00      	cmp	r3, #0
 800593c:	d05b      	beq.n	80059f6 <HAL_RCC_OscConfig+0x4c2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800593e:	4ba2      	ldr	r3, [pc, #648]	; (8005bc8 <HAL_RCC_OscConfig+0x694>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005946:	2b00      	cmp	r3, #0
 8005948:	d114      	bne.n	8005974 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800594a:	f7ff fa95 	bl	8004e78 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800594e:	f7fd f87b 	bl	8002a48 <HAL_GetTick>
 8005952:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005954:	e008      	b.n	8005968 <HAL_RCC_OscConfig+0x434>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005956:	f7fd f877 	bl	8002a48 <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	2b02      	cmp	r3, #2
 8005962:	d901      	bls.n	8005968 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e12a      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005968:	4b97      	ldr	r3, [pc, #604]	; (8005bc8 <HAL_RCC_OscConfig+0x694>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005970:	2b00      	cmp	r3, #0
 8005972:	d0f0      	beq.n	8005956 <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d102      	bne.n	8005982 <HAL_RCC_OscConfig+0x44e>
 800597c:	f7ff fb13 	bl	8004fa6 <LL_RCC_LSE_Enable>
 8005980:	e00c      	b.n	800599c <HAL_RCC_OscConfig+0x468>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	2b05      	cmp	r3, #5
 8005988:	d104      	bne.n	8005994 <HAL_RCC_OscConfig+0x460>
 800598a:	f7ff fb2e 	bl	8004fea <LL_RCC_LSE_EnableBypass>
 800598e:	f7ff fb0a 	bl	8004fa6 <LL_RCC_LSE_Enable>
 8005992:	e003      	b.n	800599c <HAL_RCC_OscConfig+0x468>
 8005994:	f7ff fb18 	bl	8004fc8 <LL_RCC_LSE_Disable>
 8005998:	f7ff fb38 	bl	800500c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d014      	beq.n	80059ce <HAL_RCC_OscConfig+0x49a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a4:	f7fd f850 	bl	8002a48 <HAL_GetTick>
 80059a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80059aa:	e00a      	b.n	80059c2 <HAL_RCC_OscConfig+0x48e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ac:	f7fd f84c 	bl	8002a48 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e0fd      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSE_IsReady() == 0U)
 80059c2:	f7ff fb34 	bl	800502e <LL_RCC_LSE_IsReady>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d0ef      	beq.n	80059ac <HAL_RCC_OscConfig+0x478>
 80059cc:	e013      	b.n	80059f6 <HAL_RCC_OscConfig+0x4c2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ce:	f7fd f83b 	bl	8002a48 <HAL_GetTick>
 80059d2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80059d4:	e00a      	b.n	80059ec <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059d6:	f7fd f837 	bl	8002a48 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d901      	bls.n	80059ec <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e0e8      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSE_IsReady() != 0U)
 80059ec:	f7ff fb1f 	bl	800502e <LL_RCC_LSE_IsReady>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1ef      	bne.n	80059d6 <HAL_RCC_OscConfig+0x4a2>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f000 80de 	beq.w	8005bbc <HAL_RCC_OscConfig+0x688>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a00:	f7ff fc27 	bl	8005252 <LL_RCC_GetSysClkSource>
 8005a04:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8005a06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	f040 80a6 	bne.w	8005b64 <HAL_RCC_OscConfig+0x630>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f003 0203 	and.w	r2, r3, #3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d123      	bne.n	8005a6e <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d11c      	bne.n	8005a6e <HAL_RCC_OscConfig+0x53a>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	0a1b      	lsrs	r3, r3, #8
 8005a38:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d114      	bne.n	8005a6e <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d10d      	bne.n	8005a6e <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d106      	bne.n	8005a6e <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d054      	beq.n	8005b18 <HAL_RCC_OscConfig+0x5e4>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	2b0c      	cmp	r3, #12
 8005a72:	d04f      	beq.n	8005b14 <HAL_RCC_OscConfig+0x5e0>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005a74:	f7ff fcb0 	bl	80053d8 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005a78:	f7fc ffe6 	bl	8002a48 <HAL_GetTick>
 8005a7c:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a7e:	e008      	b.n	8005a92 <HAL_RCC_OscConfig+0x55e>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a80:	f7fc ffe2 	bl	8002a48 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d901      	bls.n	8005a92 <HAL_RCC_OscConfig+0x55e>
              {
                return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e095      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1ef      	bne.n	8005a80 <HAL_RCC_OscConfig+0x54c>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005aa0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aa4:	68da      	ldr	r2, [r3, #12]
 8005aa6:	4b49      	ldr	r3, [pc, #292]	; (8005bcc <HAL_RCC_OscConfig+0x698>)
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005ab2:	4311      	orrs	r1, r2
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ab8:	0212      	lsls	r2, r2, #8
 8005aba:	4311      	orrs	r1, r2
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ac0:	4311      	orrs	r1, r2
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005ac6:	4311      	orrs	r1, r2
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005acc:	430a      	orrs	r2, r1
 8005ace:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005ad6:	f7ff fc70 	bl	80053ba <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ada:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ae8:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005aea:	f7fc ffad 	bl	8002a48 <HAL_GetTick>
 8005aee:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005af0:	e008      	b.n	8005b04 <HAL_RCC_OscConfig+0x5d0>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005af2:	f7fc ffa9 	bl	8002a48 <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d901      	bls.n	8005b04 <HAL_RCC_OscConfig+0x5d0>
              {
                return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e05c      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d0ef      	beq.n	8005af2 <HAL_RCC_OscConfig+0x5be>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b12:	e053      	b.n	8005bbc <HAL_RCC_OscConfig+0x688>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e052      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d14a      	bne.n	8005bbc <HAL_RCC_OscConfig+0x688>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005b26:	f7ff fc48 	bl	80053ba <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b38:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b3a:	f7fc ff85 	bl	8002a48 <HAL_GetTick>
 8005b3e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b40:	e008      	b.n	8005b54 <HAL_RCC_OscConfig+0x620>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b42:	f7fc ff81 	bl	8002a48 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d901      	bls.n	8005b54 <HAL_RCC_OscConfig+0x620>
            {
              return HAL_TIMEOUT;
 8005b50:	2303      	movs	r3, #3
 8005b52:	e034      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d0ef      	beq.n	8005b42 <HAL_RCC_OscConfig+0x60e>
 8005b62:	e02b      	b.n	8005bbc <HAL_RCC_OscConfig+0x688>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	2b0c      	cmp	r3, #12
 8005b68:	d026      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x684>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b6a:	f7ff fc35 	bl	80053d8 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8005b6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b78:	f023 0303 	bic.w	r3, r3, #3
 8005b7c:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
 8005b7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b8c:	60d3      	str	r3, [r2, #12]
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b8e:	f7fc ff5b 	bl	8002a48 <HAL_GetTick>
 8005b92:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b94:	e008      	b.n	8005ba8 <HAL_RCC_OscConfig+0x674>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b96:	f7fc ff57 	bl	8002a48 <HAL_GetTick>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d901      	bls.n	8005ba8 <HAL_RCC_OscConfig+0x674>
          {
            return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e00a      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ba8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1ef      	bne.n	8005b96 <HAL_RCC_OscConfig+0x662>
 8005bb6:	e001      	b.n	8005bbc <HAL_RCC_OscConfig+0x688>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e000      	b.n	8005bbe <HAL_RCC_OscConfig+0x68a>
      }
    }
  }
  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3734      	adds	r7, #52	; 0x34
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd90      	pop	{r4, r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	58000400 	.word	0x58000400
 8005bcc:	11c1808c 	.word	0x11c1808c

08005bd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e12d      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005be4:	4b98      	ldr	r3, [pc, #608]	; (8005e48 <HAL_RCC_ClockConfig+0x278>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0307 	and.w	r3, r3, #7
 8005bec:	683a      	ldr	r2, [r7, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d91b      	bls.n	8005c2a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bf2:	4b95      	ldr	r3, [pc, #596]	; (8005e48 <HAL_RCC_ClockConfig+0x278>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f023 0207 	bic.w	r2, r3, #7
 8005bfa:	4993      	ldr	r1, [pc, #588]	; (8005e48 <HAL_RCC_ClockConfig+0x278>)
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c02:	f7fc ff21 	bl	8002a48 <HAL_GetTick>
 8005c06:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c08:	e008      	b.n	8005c1c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005c0a:	f7fc ff1d 	bl	8002a48 <HAL_GetTick>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d901      	bls.n	8005c1c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e111      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c1c:	4b8a      	ldr	r3, [pc, #552]	; (8005e48 <HAL_RCC_ClockConfig+0x278>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0307 	and.w	r3, r3, #7
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d1ef      	bne.n	8005c0a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d016      	beq.n	8005c64 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7ff fb15 	bl	800526a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c40:	f7fc ff02 	bl	8002a48 <HAL_GetTick>
 8005c44:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005c46:	e008      	b.n	8005c5a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c48:	f7fc fefe 	bl	8002a48 <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e0f2      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005c5a:	f7ff fc0f 	bl	800547c <LL_RCC_IsActiveFlag_HPRE>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d0f1      	beq.n	8005c48 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0320 	and.w	r3, r3, #32
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d016      	beq.n	8005c9e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7ff fb0c 	bl	8005292 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c7a:	f7fc fee5 	bl	8002a48 <HAL_GetTick>
 8005c7e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005c80:	e008      	b.n	8005c94 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c82:	f7fc fee1 	bl	8002a48 <HAL_GetTick>
 8005c86:	4602      	mov	r2, r0
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d901      	bls.n	8005c94 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e0d5      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005c94:	f7ff fc04 	bl	80054a0 <LL_RCC_IsActiveFlag_C2HPRE>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d0f1      	beq.n	8005c82 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d016      	beq.n	8005cd8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7ff fb05 	bl	80052be <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005cb4:	f7fc fec8 	bl	8002a48 <HAL_GetTick>
 8005cb8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005cba:	e008      	b.n	8005cce <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005cbc:	f7fc fec4 	bl	8002a48 <HAL_GetTick>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	1ad3      	subs	r3, r2, r3
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d901      	bls.n	8005cce <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e0b8      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005cce:	f7ff fbfa 	bl	80054c6 <LL_RCC_IsActiveFlag_SHDHPRE>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d0f1      	beq.n	8005cbc <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0304 	and.w	r3, r3, #4
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d016      	beq.n	8005d12 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7ff faff 	bl	80052ec <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005cee:	f7fc feab 	bl	8002a48 <HAL_GetTick>
 8005cf2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005cf4:	e008      	b.n	8005d08 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005cf6:	f7fc fea7 	bl	8002a48 <HAL_GetTick>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d901      	bls.n	8005d08 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e09b      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005d08:	f7ff fbf0 	bl	80054ec <LL_RCC_IsActiveFlag_PPRE1>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d0f1      	beq.n	8005cf6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0308 	and.w	r3, r3, #8
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d017      	beq.n	8005d4e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	4618      	mov	r0, r3
 8005d26:	f7ff faf5 	bl	8005314 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005d2a:	f7fc fe8d 	bl	8002a48 <HAL_GetTick>
 8005d2e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005d30:	e008      	b.n	8005d44 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005d32:	f7fc fe89 	bl	8002a48 <HAL_GetTick>
 8005d36:	4602      	mov	r2, r0
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d901      	bls.n	8005d44 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005d40:	2303      	movs	r3, #3
 8005d42:	e07d      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005d44:	f7ff fbe4 	bl	8005510 <LL_RCC_IsActiveFlag_PPRE2>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d0f1      	beq.n	8005d32 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0301 	and.w	r3, r3, #1
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d043      	beq.n	8005de2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d106      	bne.n	8005d70 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005d62:	f7ff f8c9 	bl	8004ef8 <LL_RCC_HSE_IsReady>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d11e      	bne.n	8005daa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e067      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	2b03      	cmp	r3, #3
 8005d76:	d106      	bne.n	8005d86 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005d78:	f7ff fb3d 	bl	80053f6 <LL_RCC_PLL_IsReady>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d113      	bne.n	8005daa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e05c      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d106      	bne.n	8005d9c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005d8e:	f7ff f9fd 	bl	800518c <LL_RCC_MSI_IsReady>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d108      	bne.n	8005daa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e051      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005d9c:	f7ff f8dc 	bl	8004f58 <LL_RCC_HSI_IsReady>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d101      	bne.n	8005daa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e04a      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7ff fa3b 	bl	800522a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005db4:	f7fc fe48 	bl	8002a48 <HAL_GetTick>
 8005db8:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dba:	e00a      	b.n	8005dd2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dbc:	f7fc fe44 	bl	8002a48 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d901      	bls.n	8005dd2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e036      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dd2:	f7ff fa3e 	bl	8005252 <LL_RCC_GetSysClkSource>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d1ec      	bne.n	8005dbc <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005de2:	4b19      	ldr	r3, [pc, #100]	; (8005e48 <HAL_RCC_ClockConfig+0x278>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0307 	and.w	r3, r3, #7
 8005dea:	683a      	ldr	r2, [r7, #0]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d21b      	bcs.n	8005e28 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005df0:	4b15      	ldr	r3, [pc, #84]	; (8005e48 <HAL_RCC_ClockConfig+0x278>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f023 0207 	bic.w	r2, r3, #7
 8005df8:	4913      	ldr	r1, [pc, #76]	; (8005e48 <HAL_RCC_ClockConfig+0x278>)
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e00:	f7fc fe22 	bl	8002a48 <HAL_GetTick>
 8005e04:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e06:	e008      	b.n	8005e1a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005e08:	f7fc fe1e 	bl	8002a48 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e012      	b.n	8005e40 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e1a:	4b0b      	ldr	r3, [pc, #44]	; (8005e48 <HAL_RCC_ClockConfig+0x278>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0307 	and.w	r3, r3, #7
 8005e22:	683a      	ldr	r2, [r7, #0]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d1ef      	bne.n	8005e08 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005e28:	f000 f880 	bl	8005f2c <HAL_RCC_GetHCLKFreq>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	4a07      	ldr	r2, [pc, #28]	; (8005e4c <HAL_RCC_ClockConfig+0x27c>)
 8005e30:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005e32:	f7fc fe15 	bl	8002a60 <HAL_GetTickPrio>
 8005e36:	4603      	mov	r3, r0
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7fc fbef 	bl	800261c <HAL_InitTick>
 8005e3e:	4603      	mov	r3, r0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3710      	adds	r7, #16
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	58004000 	.word	0x58004000
 8005e4c:	20000004 	.word	0x20000004

08005e50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e50:	b590      	push	{r4, r7, lr}
 8005e52:	b085      	sub	sp, #20
 8005e54:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e56:	f7ff f9fc 	bl	8005252 <LL_RCC_GetSysClkSource>
 8005e5a:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10a      	bne.n	8005e78 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005e62:	f7ff f9b8 	bl	80051d6 <LL_RCC_MSI_GetRange>
 8005e66:	4603      	mov	r3, r0
 8005e68:	091b      	lsrs	r3, r3, #4
 8005e6a:	f003 030f 	and.w	r3, r3, #15
 8005e6e:	4a2b      	ldr	r2, [pc, #172]	; (8005f1c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e74:	60fb      	str	r3, [r7, #12]
 8005e76:	e04b      	b.n	8005f10 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2b04      	cmp	r3, #4
 8005e7c:	d102      	bne.n	8005e84 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005e7e:	4b28      	ldr	r3, [pc, #160]	; (8005f20 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	e045      	b.n	8005f10 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b08      	cmp	r3, #8
 8005e88:	d10a      	bne.n	8005ea0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005e8a:	f7ff f805 	bl	8004e98 <LL_RCC_HSE_IsEnabledDiv2>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d102      	bne.n	8005e9a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005e94:	4b23      	ldr	r3, [pc, #140]	; (8005f24 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005e96:	60fb      	str	r3, [r7, #12]
 8005e98:	e03a      	b.n	8005f10 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005e9a:	4b23      	ldr	r3, [pc, #140]	; (8005f28 <HAL_RCC_GetSysClockFreq+0xd8>)
 8005e9c:	60fb      	str	r3, [r7, #12]
 8005e9e:	e037      	b.n	8005f10 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005ea0:	f7ff fae0 	bl	8005464 <LL_RCC_PLL_GetMainSource>
 8005ea4:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d003      	beq.n	8005eb4 <HAL_RCC_GetSysClockFreq+0x64>
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d003      	beq.n	8005eba <HAL_RCC_GetSysClockFreq+0x6a>
 8005eb2:	e00d      	b.n	8005ed0 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005eb4:	4b1a      	ldr	r3, [pc, #104]	; (8005f20 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005eb6:	60bb      	str	r3, [r7, #8]
        break;
 8005eb8:	e015      	b.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005eba:	f7fe ffed 	bl	8004e98 <LL_RCC_HSE_IsEnabledDiv2>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d102      	bne.n	8005eca <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005ec4:	4b17      	ldr	r3, [pc, #92]	; (8005f24 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005ec6:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005ec8:	e00d      	b.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005eca:	4b17      	ldr	r3, [pc, #92]	; (8005f28 <HAL_RCC_GetSysClockFreq+0xd8>)
 8005ecc:	60bb      	str	r3, [r7, #8]
        break;
 8005ece:	e00a      	b.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005ed0:	f7ff f981 	bl	80051d6 <LL_RCC_MSI_GetRange>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	091b      	lsrs	r3, r3, #4
 8005ed8:	f003 030f 	and.w	r3, r3, #15
 8005edc:	4a0f      	ldr	r2, [pc, #60]	; (8005f1c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ee2:	60bb      	str	r3, [r7, #8]
        break;
 8005ee4:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8005ee6:	f7ff fa98 	bl	800541a <LL_RCC_PLL_GetN>
 8005eea:	4602      	mov	r2, r0
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	fb03 f402 	mul.w	r4, r3, r2
 8005ef2:	f7ff faab 	bl	800544c <LL_RCC_PLL_GetDivider>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	091b      	lsrs	r3, r3, #4
 8005efa:	3301      	adds	r3, #1
 8005efc:	fbb4 f4f3 	udiv	r4, r4, r3
 8005f00:	f7ff fa98 	bl	8005434 <LL_RCC_PLL_GetR>
 8005f04:	4603      	mov	r3, r0
 8005f06:	0f5b      	lsrs	r3, r3, #29
 8005f08:	3301      	adds	r3, #1
 8005f0a:	fbb4 f3f3 	udiv	r3, r4, r3
 8005f0e:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8005f10:	68fb      	ldr	r3, [r7, #12]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3714      	adds	r7, #20
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd90      	pop	{r4, r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	0800b664 	.word	0x0800b664
 8005f20:	00f42400 	.word	0x00f42400
 8005f24:	003d0900 	.word	0x003d0900
 8005f28:	007a1200 	.word	0x007a1200

08005f2c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f2c:	b598      	push	{r3, r4, r7, lr}
 8005f2e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005f30:	f7ff ff8e 	bl	8005e50 <HAL_RCC_GetSysClockFreq>
 8005f34:	4604      	mov	r4, r0
 8005f36:	f7ff fa01 	bl	800533c <LL_RCC_GetAHBPrescaler>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	091b      	lsrs	r3, r3, #4
 8005f3e:	f003 030f 	and.w	r3, r3, #15
 8005f42:	4a03      	ldr	r2, [pc, #12]	; (8005f50 <HAL_RCC_GetHCLKFreq+0x24>)
 8005f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f48:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	bd98      	pop	{r3, r4, r7, pc}
 8005f50:	0800b604 	.word	0x0800b604

08005f54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f54:	b598      	push	{r3, r4, r7, lr}
 8005f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005f58:	f7ff ffe8 	bl	8005f2c <HAL_RCC_GetHCLKFreq>
 8005f5c:	4604      	mov	r4, r0
 8005f5e:	f7ff fa14 	bl	800538a <LL_RCC_GetAPB1Prescaler>
 8005f62:	4603      	mov	r3, r0
 8005f64:	0a1b      	lsrs	r3, r3, #8
 8005f66:	f003 0307 	and.w	r3, r3, #7
 8005f6a:	4a04      	ldr	r2, [pc, #16]	; (8005f7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f70:	f003 031f 	and.w	r3, r3, #31
 8005f74:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	bd98      	pop	{r3, r4, r7, pc}
 8005f7c:	0800b644 	.word	0x0800b644

08005f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f80:	b598      	push	{r3, r4, r7, lr}
 8005f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005f84:	f7ff ffd2 	bl	8005f2c <HAL_RCC_GetHCLKFreq>
 8005f88:	4604      	mov	r4, r0
 8005f8a:	f7ff fa0a 	bl	80053a2 <LL_RCC_GetAPB2Prescaler>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	0adb      	lsrs	r3, r3, #11
 8005f92:	f003 0307 	and.w	r3, r3, #7
 8005f96:	4a04      	ldr	r2, [pc, #16]	; (8005fa8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f9c:	f003 031f 	and.w	r3, r3, #31
 8005fa0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	bd98      	pop	{r3, r4, r7, pc}
 8005fa8:	0800b644 	.word	0x0800b644

08005fac <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |  \
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	226f      	movs	r2, #111	; 0x6f
 8005fba:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8005fbc:	f7ff f949 	bl	8005252 <LL_RCC_GetSysClkSource>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8005fc6:	f7ff f9b9 	bl	800533c <LL_RCC_GetAHBPrescaler>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8005fd0:	f7ff f9db 	bl	800538a <LL_RCC_GetAPB1Prescaler>
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8005fda:	f7ff f9e2 	bl	80053a2 <LL_RCC_GetAPB2Prescaler>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8005fe4:	f7ff f9b6 	bl	8005354 <LL_C2_RCC_GetAHBPrescaler>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8005fee:	f7ff f9be 	bl	800536e <LL_RCC_GetAHB4Prescaler>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005ff8:	4b04      	ldr	r3, [pc, #16]	; (800600c <HAL_RCC_GetClockConfig+0x60>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0207 	and.w	r2, r3, #7
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	601a      	str	r2, [r3, #0]
}
 8006004:	bf00      	nop
 8006006:	3708      	adds	r7, #8
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	58004000 	.word	0x58004000

08006010 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2bb0      	cmp	r3, #176	; 0xb0
 800601c:	d903      	bls.n	8006026 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800601e:	4b14      	ldr	r3, [pc, #80]	; (8006070 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8006020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006022:	60fb      	str	r3, [r7, #12]
 8006024:	e007      	b.n	8006036 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	091b      	lsrs	r3, r3, #4
 800602a:	f003 030f 	and.w	r3, r3, #15
 800602e:	4a10      	ldr	r2, [pc, #64]	; (8006070 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8006030:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006034:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8006036:	f7ff f99a 	bl	800536e <LL_RCC_GetAHB4Prescaler>
 800603a:	4603      	mov	r3, r0
 800603c:	091b      	lsrs	r3, r3, #4
 800603e:	f003 030f 	and.w	r3, r3, #15
 8006042:	4a0c      	ldr	r2, [pc, #48]	; (8006074 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	fbb2 f3f3 	udiv	r3, r2, r3
 800604e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	4a09      	ldr	r2, [pc, #36]	; (8006078 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8006054:	fba2 2303 	umull	r2, r3, r2, r3
 8006058:	0c9b      	lsrs	r3, r3, #18
 800605a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800605e:	4618      	mov	r0, r3
 8006060:	f000 f80c 	bl	800607c <RCC_SetFlashLatency>
 8006064:	4603      	mov	r3, r0
#endif
}
 8006066:	4618      	mov	r0, r3
 8006068:	3710      	adds	r7, #16
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	0800b664 	.word	0x0800b664
 8006074:	0800b604 	.word	0x0800b604
 8006078:	431bde83 	.word	0x431bde83

0800607c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800607c:	b590      	push	{r4, r7, lr}
 800607e:	b08f      	sub	sp, #60	; 0x3c
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006086:	4b25      	ldr	r3, [pc, #148]	; (800611c <RCC_SetFlashLatency+0xa0>)
 8006088:	f107 041c 	add.w	r4, r7, #28
 800608c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800608e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006092:	4b23      	ldr	r3, [pc, #140]	; (8006120 <RCC_SetFlashLatency+0xa4>)
 8006094:	f107 040c 	add.w	r4, r7, #12
 8006098:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800609a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800609e:	2300      	movs	r3, #0
 80060a0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
      }
    }
  }
#else
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80060a2:	2300      	movs	r3, #0
 80060a4:	633b      	str	r3, [r7, #48]	; 0x30
 80060a6:	e015      	b.n	80060d4 <RCC_SetFlashLatency+0x58>
  {
    if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80060a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80060b0:	4413      	add	r3, r2
 80060b2:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d808      	bhi.n	80060ce <RCC_SetFlashLatency+0x52>
    {
      latency = FLASH_LATENCY_RANGE[index];
 80060bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80060c4:	4413      	add	r3, r2
 80060c6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80060ca:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 80060cc:	e005      	b.n	80060da <RCC_SetFlashLatency+0x5e>
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80060ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d0:	3301      	adds	r3, #1
 80060d2:	633b      	str	r3, [r7, #48]	; 0x30
 80060d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d6:	2b03      	cmp	r3, #3
 80060d8:	d9e6      	bls.n	80060a8 <RCC_SetFlashLatency+0x2c>
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 80060da:	4b12      	ldr	r3, [pc, #72]	; (8006124 <RCC_SetFlashLatency+0xa8>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f023 0207 	bic.w	r2, r3, #7
 80060e2:	4910      	ldr	r1, [pc, #64]	; (8006124 <RCC_SetFlashLatency+0xa8>)
 80060e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060e6:	4313      	orrs	r3, r2
 80060e8:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80060ea:	f7fc fcad 	bl	8002a48 <HAL_GetTick>
 80060ee:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80060f0:	e008      	b.n	8006104 <RCC_SetFlashLatency+0x88>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80060f2:	f7fc fca9 	bl	8002a48 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d901      	bls.n	8006104 <RCC_SetFlashLatency+0x88>
    {
      return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e007      	b.n	8006114 <RCC_SetFlashLatency+0x98>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006104:	4b07      	ldr	r3, [pc, #28]	; (8006124 <RCC_SetFlashLatency+0xa8>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0307 	and.w	r3, r3, #7
 800610c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800610e:	429a      	cmp	r2, r3
 8006110:	d1ef      	bne.n	80060f2 <RCC_SetFlashLatency+0x76>
    }
  }
  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	373c      	adds	r7, #60	; 0x3c
 8006118:	46bd      	mov	sp, r7
 800611a:	bd90      	pop	{r4, r7, pc}
 800611c:	0800aeb4 	.word	0x0800aeb4
 8006120:	0800aec4 	.word	0x0800aec4
 8006124:	58004000 	.word	0x58004000

08006128 <LL_RCC_LSE_IsEnabled>:
{
 8006128:	b480      	push	{r7}
 800612a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800612c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006134:	f003 0301 	and.w	r3, r3, #1
 8006138:	2b01      	cmp	r3, #1
 800613a:	d101      	bne.n	8006140 <LL_RCC_LSE_IsEnabled+0x18>
 800613c:	2301      	movs	r3, #1
 800613e:	e000      	b.n	8006142 <LL_RCC_LSE_IsEnabled+0x1a>
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <LL_RCC_LSE_IsReady>:
{
 800614c:	b480      	push	{r7}
 800614e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006154:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006158:	f003 0302 	and.w	r3, r3, #2
 800615c:	2b02      	cmp	r3, #2
 800615e:	d101      	bne.n	8006164 <LL_RCC_LSE_IsReady+0x18>
 8006160:	2301      	movs	r3, #1
 8006162:	e000      	b.n	8006166 <LL_RCC_LSE_IsReady+0x1a>
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <LL_RCC_MSI_EnablePLLMode>:
{
 8006170:	b480      	push	{r7}
 8006172:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8006174:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800617e:	f043 0304 	orr.w	r3, r3, #4
 8006182:	6013      	str	r3, [r2, #0]
}
 8006184:	bf00      	nop
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr

0800618e <LL_RCC_SetRFWKPClockSource>:
{
 800618e:	b480      	push	{r7}
 8006190:	b083      	sub	sp, #12
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006196:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800619a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800619e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80061a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80061ae:	bf00      	nop
 80061b0:	370c      	adds	r7, #12
 80061b2:	46bd      	mov	sp, r7
 80061b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b8:	4770      	bx	lr

080061ba <LL_RCC_SetSMPSClockSource>:
{
 80061ba:	b480      	push	{r7}
 80061bc:	b083      	sub	sp, #12
 80061be:	af00      	add	r7, sp, #0
 80061c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80061c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	f023 0203 	bic.w	r2, r3, #3
 80061cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	624b      	str	r3, [r1, #36]	; 0x24
}
 80061d6:	bf00      	nop
 80061d8:	370c      	adds	r7, #12
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr

080061e2 <LL_RCC_SetSMPSPrescaler>:
{
 80061e2:	b480      	push	{r7}
 80061e4:	b083      	sub	sp, #12
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80061ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80061f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	624b      	str	r3, [r1, #36]	; 0x24
}
 80061fe:	bf00      	nop
 8006200:	370c      	adds	r7, #12
 8006202:	46bd      	mov	sp, r7
 8006204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006208:	4770      	bx	lr

0800620a <LL_RCC_SetUSARTClockSource>:
{
 800620a:	b480      	push	{r7}
 800620c:	b083      	sub	sp, #12
 800620e:	af00      	add	r7, sp, #0
 8006210:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006212:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800621a:	f023 0203 	bic.w	r2, r3, #3
 800621e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4313      	orrs	r3, r2
 8006226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800622a:	bf00      	nop
 800622c:	370c      	adds	r7, #12
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr

08006236 <LL_RCC_SetLPUARTClockSource>:
{
 8006236:	b480      	push	{r7}
 8006238:	b083      	sub	sp, #12
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800623e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006246:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800624a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4313      	orrs	r3, r2
 8006252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006256:	bf00      	nop
 8006258:	370c      	adds	r7, #12
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr

08006262 <LL_RCC_SetI2CClockSource>:
{
 8006262:	b480      	push	{r7}
 8006264:	b083      	sub	sp, #12
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800626a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800626e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	091b      	lsrs	r3, r3, #4
 8006276:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800627a:	43db      	mvns	r3, r3
 800627c:	401a      	ands	r2, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	011b      	lsls	r3, r3, #4
 8006282:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006286:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800628a:	4313      	orrs	r3, r2
 800628c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <LL_RCC_SetLPTIMClockSource>:
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80062a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062a8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	0c1b      	lsrs	r3, r3, #16
 80062b0:	041b      	lsls	r3, r3, #16
 80062b2:	43db      	mvns	r3, r3
 80062b4:	401a      	ands	r2, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	041b      	lsls	r3, r3, #16
 80062ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062be:	4313      	orrs	r3, r2
 80062c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <LL_RCC_SetRNGClockSource>:
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80062d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80062e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <LL_RCC_SetCLK48ClockSource>:
{
 80062fc:	b480      	push	{r7}
 80062fe:	b083      	sub	sp, #12
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006304:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800630c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006310:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4313      	orrs	r3, r2
 8006318:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <LL_RCC_SetADCClockSource>:
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006330:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006338:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800633c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	4313      	orrs	r3, r2
 8006344:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <LL_RCC_SetRTCClockSource>:
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800635c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006360:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006364:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006368:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4313      	orrs	r3, r2
 8006370:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <LL_RCC_GetRTCClockSource>:
{
 8006380:	b480      	push	{r7}
 8006382:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006384:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006388:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800638c:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006390:	4618      	mov	r0, r3
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <LL_RCC_ForceBackupDomainReset>:
{
 800639a:	b480      	push	{r7}
 800639c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800639e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80063aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80063b2:	bf00      	nop
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <LL_RCC_ReleaseBackupDomainReset>:
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80063c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80063cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80063d4:	bf00      	nop
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr

080063de <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b088      	sub	sp, #32
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80063e6:	2300      	movs	r3, #0
 80063e8:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80063ea:	2300      	movs	r3, #0
 80063ec:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d046      	beq.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80063fa:	f7ff ffc1 	bl	8006380 <LL_RCC_GetRTCClockSource>
 80063fe:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6a1b      	ldr	r3, [r3, #32]
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	429a      	cmp	r2, r3
 8006408:	d03c      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800640a:	f7fe fd35 	bl	8004e78 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800640e:	69bb      	ldr	r3, [r7, #24]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d105      	bne.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x42>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6a1b      	ldr	r3, [r3, #32]
 8006418:	4618      	mov	r0, r3
 800641a:	f7ff ff9b 	bl	8006354 <LL_RCC_SetRTCClockSource>
 800641e:	e02e      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xa0>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8006420:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006428:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800642a:	f7ff ffb6 	bl	800639a <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800642e:	f7ff ffc5 	bl	80063bc <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	4313      	orrs	r3, r2
 800643e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8006440:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800644a:	f7ff fe6d 	bl	8006128 <LL_RCC_LSE_IsEnabled>
 800644e:	4603      	mov	r3, r0
 8006450:	2b01      	cmp	r3, #1
 8006452:	d114      	bne.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xa0>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006454:	f7fc faf8 	bl	8002a48 <HAL_GetTick>
 8006458:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800645a:	e00b      	b.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x96>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800645c:	f7fc faf4 	bl	8002a48 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	f241 3288 	movw	r2, #5000	; 0x1388
 800646a:	4293      	cmp	r3, r2
 800646c:	d902      	bls.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x96>
            {
              ret = HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	77fb      	strb	r3, [r7, #31]
              break;
 8006472:	e004      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0xa0>
          while (LL_RCC_LSE_IsReady() != 1U)
 8006474:	f7ff fe6a 	bl	800614c <LL_RCC_LSE_IsReady>
 8006478:	4603      	mov	r3, r0
 800647a:	2b01      	cmp	r3, #1
 800647c:	d1ee      	bne.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x7e>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800647e:	7ffb      	ldrb	r3, [r7, #31]
 8006480:	77bb      	strb	r3, [r7, #30]
 8006482:	e001      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006484:	7ffb      	ldrb	r3, [r7, #31]
 8006486:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0301 	and.w	r3, r3, #1
 8006490:	2b00      	cmp	r3, #0
 8006492:	d004      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	4618      	mov	r0, r3
 800649a:	f7ff feb6 	bl	800620a <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 0302 	and.w	r3, r3, #2
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d004      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7ff fec1 	bl	8006236 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0310 	and.w	r3, r3, #16
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d004      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	4618      	mov	r0, r3
 80064c6:	f7ff fee9 	bl	800629c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0320 	and.w	r3, r3, #32
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d004      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	695b      	ldr	r3, [r3, #20]
 80064da:	4618      	mov	r0, r3
 80064dc:	f7ff fede 	bl	800629c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 0304 	and.w	r3, r3, #4
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d004      	beq.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	4618      	mov	r0, r3
 80064f2:	f7ff feb6 	bl	8006262 <LL_RCC_SetI2CClockSource>
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d02b      	beq.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800650a:	d008      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x140>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006514:	d003      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x140>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d105      	bne.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	699b      	ldr	r3, [r3, #24]
 8006522:	4618      	mov	r0, r3
 8006524:	f7ff fed4 	bl	80062d0 <LL_RCC_SetRNGClockSource>
 8006528:	e00a      	b.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x162>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006532:	60fb      	str	r3, [r7, #12]
 8006534:	2000      	movs	r0, #0
 8006536:	f7ff fecb 	bl	80062d0 <LL_RCC_SetRNGClockSource>
 800653a:	68f8      	ldr	r0, [r7, #12]
 800653c:	f7ff fede 	bl	80062fc <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	699b      	ldr	r3, [r3, #24]
 8006544:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8006548:	d107      	bne.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x17c>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800654a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006554:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006558:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006562:	2b00      	cmp	r3, #0
 8006564:	d011      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	69db      	ldr	r3, [r3, #28]
 800656a:	4618      	mov	r0, r3
 800656c:	f7ff fedc 	bl	8006328 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	69db      	ldr	r3, [r3, #28]
 8006574:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006578:	d107      	bne.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800657a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006584:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006588:	60d3      	str	r3, [r2, #12]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d004      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659a:	4618      	mov	r0, r3
 800659c:	f7ff fdf7 	bl	800618e <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d009      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b0:	4618      	mov	r0, r3
 80065b2:	f7ff fe16 	bl	80061e2 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ba:	4618      	mov	r0, r3
 80065bc:	f7ff fdfd 	bl	80061ba <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 80065c0:	7fbb      	ldrb	r3, [r7, #30]
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3720      	adds	r7, #32
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80065ca:	b580      	push	{r7, lr}
 80065cc:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 80065ce:	f7ff fdcf 	bl	8006170 <LL_RCC_MSI_EnablePLLMode>
}
 80065d2:	bf00      	nop
 80065d4:	bd80      	pop	{r7, pc}

080065d6 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80065d6:	b580      	push	{r7, lr}
 80065d8:	b082      	sub	sp, #8
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d101      	bne.n	80065e8 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	e090      	b.n	800670a <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d106      	bne.n	8006602 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f7fb ff7f 	bl	8002500 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2202      	movs	r2, #2
 8006606:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	22ca      	movs	r2, #202	; 0xca
 8006610:	625a      	str	r2, [r3, #36]	; 0x24
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2253      	movs	r2, #83	; 0x53
 8006618:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 faba 	bl	8006b94 <RTC_EnterInitMode>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d009      	beq.n	800663a <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	22ff      	movs	r2, #255	; 0xff
 800662c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2204      	movs	r2, #4
 8006632:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e067      	b.n	800670a <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	6812      	ldr	r2, [r2, #0]
 8006644:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006648:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800664c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	6899      	ldr	r1, [r3, #8]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	431a      	orrs	r2, r3
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	431a      	orrs	r2, r3
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	68d2      	ldr	r2, [r2, #12]
 8006674:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	6919      	ldr	r1, [r3, #16]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	041a      	lsls	r2, r3, #16
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	430a      	orrs	r2, r1
 8006688:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68da      	ldr	r2, [r3, #12]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006698:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
#else
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f022 0202 	bic.w	r2, r2, #2
 80066a8:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	69da      	ldr	r2, [r3, #28]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	695b      	ldr	r3, [r3, #20]
 80066b8:	431a      	orrs	r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f003 0320 	and.w	r3, r3, #32
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d113      	bne.n	80066f8 <HAL_RTC_Init+0x122>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 fa39 	bl	8006b48 <HAL_RTC_WaitForSynchro>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d00d      	beq.n	80066f8 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	22ff      	movs	r2, #255	; 0xff
 80066e2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2204      	movs	r2, #4
 80066e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e008      	b.n	800670a <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	22ff      	movs	r2, #255	; 0xff
 80066fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 8006708:	2300      	movs	r3, #0
  }
}
 800670a:	4618      	mov	r0, r3
 800670c:	3708      	adds	r7, #8
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006712:	b590      	push	{r4, r7, lr}
 8006714:	b087      	sub	sp, #28
 8006716:	af00      	add	r7, sp, #0
 8006718:	60f8      	str	r0, [r7, #12]
 800671a:	60b9      	str	r1, [r7, #8]
 800671c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d101      	bne.n	800672c <HAL_RTC_SetTime+0x1a>
 8006728:	2302      	movs	r3, #2
 800672a:	e0b2      	b.n	8006892 <HAL_RTC_SetTime+0x180>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2202      	movs	r2, #2
 8006738:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if (Format == RTC_FORMAT_BIN)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d126      	bne.n	8006790 <HAL_RTC_SetTime+0x7e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800674c:	2b00      	cmp	r3, #0
 800674e:	d102      	bne.n	8006756 <HAL_RTC_SetTime+0x44>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	2200      	movs	r2, #0
 8006754:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	4618      	mov	r0, r3
 800675c:	f000 fa44 	bl	8006be8 <RTC_ByteToBcd2>
 8006760:	4603      	mov	r3, r0
 8006762:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	785b      	ldrb	r3, [r3, #1]
 8006768:	4618      	mov	r0, r3
 800676a:	f000 fa3d 	bl	8006be8 <RTC_ByteToBcd2>
 800676e:	4603      	mov	r3, r0
 8006770:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006772:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	789b      	ldrb	r3, [r3, #2]
 8006778:	4618      	mov	r0, r3
 800677a:	f000 fa35 	bl	8006be8 <RTC_ByteToBcd2>
 800677e:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006780:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	78db      	ldrb	r3, [r3, #3]
 8006788:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800678a:	4313      	orrs	r3, r2
 800678c:	617b      	str	r3, [r7, #20]
 800678e:	e018      	b.n	80067c2 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800679a:	2b00      	cmp	r3, #0
 800679c:	d102      	bne.n	80067a4 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2200      	movs	r2, #0
 80067a2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	785b      	ldrb	r3, [r3, #1]
 80067ae:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80067b0:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80067b2:	68ba      	ldr	r2, [r7, #8]
 80067b4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80067b6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	78db      	ldrb	r3, [r3, #3]
 80067bc:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80067be:	4313      	orrs	r3, r2
 80067c0:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	22ca      	movs	r2, #202	; 0xca
 80067c8:	625a      	str	r2, [r3, #36]	; 0x24
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2253      	movs	r2, #83	; 0x53
 80067d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80067d2:	68f8      	ldr	r0, [r7, #12]
 80067d4:	f000 f9de 	bl	8006b94 <RTC_EnterInitMode>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00d      	beq.n	80067fa <HAL_RTC_SetTime+0xe8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	22ff      	movs	r2, #255	; 0xff
 80067e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2204      	movs	r2, #4
 80067ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e04b      	b.n	8006892 <HAL_RTC_SetTime+0x180>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006804:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006808:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	689a      	ldr	r2, [r3, #8]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006818:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	6899      	ldr	r1, [r3, #8]
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	68da      	ldr	r2, [r3, #12]
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	431a      	orrs	r2, r3
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	430a      	orrs	r2, r1
 8006830:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68da      	ldr	r2, [r3, #12]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006840:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	f003 0320 	and.w	r3, r3, #32
 800684c:	2b00      	cmp	r3, #0
 800684e:	d113      	bne.n	8006878 <HAL_RTC_SetTime+0x166>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f000 f979 	bl	8006b48 <HAL_RTC_WaitForSynchro>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d00d      	beq.n	8006878 <HAL_RTC_SetTime+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	22ff      	movs	r2, #255	; 0xff
 8006862:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2204      	movs	r2, #4
 8006868:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e00c      	b.n	8006892 <HAL_RTC_SetTime+0x180>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	22ff      	movs	r2, #255	; 0xff
 800687e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    __HAL_UNLOCK(hrtc);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 8006890:	2300      	movs	r3, #0
  }
}
 8006892:	4618      	mov	r0, r3
 8006894:	371c      	adds	r7, #28
 8006896:	46bd      	mov	sp, r7
 8006898:	bd90      	pop	{r4, r7, pc}

0800689a <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b086      	sub	sp, #24
 800689e:	af00      	add	r7, sp, #0
 80068a0:	60f8      	str	r0, [r7, #12]
 80068a2:	60b9      	str	r1, [r7, #8]
 80068a4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80068c8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80068cc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	0c1b      	lsrs	r3, r3, #16
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068d8:	b2da      	uxtb	r2, r3
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	0a1b      	lsrs	r3, r3, #8
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068e8:	b2da      	uxtb	r2, r3
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068f6:	b2da      	uxtb	r2, r3
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	0c1b      	lsrs	r3, r3, #16
 8006900:	b2db      	uxtb	r3, r3
 8006902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006906:	b2da      	uxtb	r2, r3
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d11a      	bne.n	8006948 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	4618      	mov	r0, r3
 8006918:	f000 f986 	bl	8006c28 <RTC_Bcd2ToByte>
 800691c:	4603      	mov	r3, r0
 800691e:	461a      	mov	r2, r3
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	785b      	ldrb	r3, [r3, #1]
 8006928:	4618      	mov	r0, r3
 800692a:	f000 f97d 	bl	8006c28 <RTC_Bcd2ToByte>
 800692e:	4603      	mov	r3, r0
 8006930:	461a      	mov	r2, r3
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	789b      	ldrb	r3, [r3, #2]
 800693a:	4618      	mov	r0, r3
 800693c:	f000 f974 	bl	8006c28 <RTC_Bcd2ToByte>
 8006940:	4603      	mov	r3, r0
 8006942:	461a      	mov	r2, r3
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	3718      	adds	r7, #24
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}

08006952 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006952:	b590      	push	{r4, r7, lr}
 8006954:	b087      	sub	sp, #28
 8006956:	af00      	add	r7, sp, #0
 8006958:	60f8      	str	r0, [r7, #12]
 800695a:	60b9      	str	r1, [r7, #8]
 800695c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d101      	bne.n	800696c <HAL_RTC_SetDate+0x1a>
 8006968:	2302      	movs	r3, #2
 800696a:	e09c      	b.n	8006aa6 <HAL_RTC_SetDate+0x154>
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10e      	bne.n	80069a0 <HAL_RTC_SetDate+0x4e>
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	785b      	ldrb	r3, [r3, #1]
 8006986:	f003 0310 	and.w	r3, r3, #16
 800698a:	2b00      	cmp	r3, #0
 800698c:	d008      	beq.n	80069a0 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	785b      	ldrb	r3, [r3, #1]
 8006992:	f023 0310 	bic.w	r3, r3, #16
 8006996:	b2db      	uxtb	r3, r3
 8006998:	330a      	adds	r3, #10
 800699a:	b2da      	uxtb	r2, r3
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d11c      	bne.n	80069e0 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	78db      	ldrb	r3, [r3, #3]
 80069aa:	4618      	mov	r0, r3
 80069ac:	f000 f91c 	bl	8006be8 <RTC_ByteToBcd2>
 80069b0:	4603      	mov	r3, r0
 80069b2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	785b      	ldrb	r3, [r3, #1]
 80069b8:	4618      	mov	r0, r3
 80069ba:	f000 f915 	bl	8006be8 <RTC_ByteToBcd2>
 80069be:	4603      	mov	r3, r0
 80069c0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80069c2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	789b      	ldrb	r3, [r3, #2]
 80069c8:	4618      	mov	r0, r3
 80069ca:	f000 f90d 	bl	8006be8 <RTC_ByteToBcd2>
 80069ce:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80069d0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]
 80069de:	e00e      	b.n	80069fe <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	78db      	ldrb	r3, [r3, #3]
 80069e4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	785b      	ldrb	r3, [r3, #1]
 80069ea:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80069ec:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80069ee:	68ba      	ldr	r2, [r7, #8]
 80069f0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80069f2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80069fa:	4313      	orrs	r3, r2
 80069fc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	22ca      	movs	r2, #202	; 0xca
 8006a04:	625a      	str	r2, [r3, #36]	; 0x24
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2253      	movs	r2, #83	; 0x53
 8006a0c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f000 f8c0 	bl	8006b94 <RTC_EnterInitMode>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00d      	beq.n	8006a36 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	22ff      	movs	r2, #255	; 0xff
 8006a20:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2204      	movs	r2, #4
 8006a26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e037      	b.n	8006aa6 <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006a40:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006a44:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68da      	ldr	r2, [r3, #12]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a54:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f003 0320 	and.w	r3, r3, #32
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d113      	bne.n	8006a8c <HAL_RTC_SetDate+0x13a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f000 f86f 	bl	8006b48 <HAL_RTC_WaitForSynchro>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00d      	beq.n	8006a8c <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	22ff      	movs	r2, #255	; 0xff
 8006a76:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2204      	movs	r2, #4
 8006a7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e00c      	b.n	8006aa6 <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	22ff      	movs	r2, #255	; 0xff
 8006a92:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
  }
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	371c      	adds	r7, #28
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd90      	pop	{r4, r7, pc}

08006aae <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006aae:	b580      	push	{r7, lr}
 8006ab0:	b086      	sub	sp, #24
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	60f8      	str	r0, [r7, #12]
 8006ab6:	60b9      	str	r1, [r7, #8]
 8006ab8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006ac4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006ac8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	0c1b      	lsrs	r3, r3, #16
 8006ace:	b2da      	uxtb	r2, r3
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	0a1b      	lsrs	r3, r3, #8
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	f003 031f 	and.w	r3, r3, #31
 8006ade:	b2da      	uxtb	r2, r3
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	0b5b      	lsrs	r3, r3, #13
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	f003 0307 	and.w	r3, r3, #7
 8006afc:	b2da      	uxtb	r2, r3
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d11a      	bne.n	8006b3e <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	78db      	ldrb	r3, [r3, #3]
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f000 f88b 	bl	8006c28 <RTC_Bcd2ToByte>
 8006b12:	4603      	mov	r3, r0
 8006b14:	461a      	mov	r2, r3
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	785b      	ldrb	r3, [r3, #1]
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f000 f882 	bl	8006c28 <RTC_Bcd2ToByte>
 8006b24:	4603      	mov	r3, r0
 8006b26:	461a      	mov	r2, r3
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	789b      	ldrb	r3, [r3, #2]
 8006b30:	4618      	mov	r0, r3
 8006b32:	f000 f879 	bl	8006c28 <RTC_Bcd2ToByte>
 8006b36:	4603      	mov	r3, r0
 8006b38:	461a      	mov	r2, r3
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006b3e:	2300      	movs	r3, #0
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3718      	adds	r7, #24
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68da      	ldr	r2, [r3, #12]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006b5e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006b60:	f7fb ff72 	bl	8002a48 <HAL_GetTick>
 8006b64:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006b66:	e009      	b.n	8006b7c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006b68:	f7fb ff6e 	bl	8002a48 <HAL_GetTick>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b76:	d901      	bls.n	8006b7c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8006b78:	2303      	movs	r3, #3
 8006b7a:	e007      	b.n	8006b8c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	f003 0320 	and.w	r3, r3, #32
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d0ee      	beq.n	8006b68 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3710      	adds	r7, #16
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d119      	bne.n	8006bde <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f04f 32ff 	mov.w	r2, #4294967295
 8006bb2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006bb4:	f7fb ff48 	bl	8002a48 <HAL_GetTick>
 8006bb8:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006bba:	e009      	b.n	8006bd0 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006bbc:	f7fb ff44 	bl	8002a48 <HAL_GetTick>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006bca:	d901      	bls.n	8006bd0 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8006bcc:	2303      	movs	r3, #3
 8006bce:	e007      	b.n	8006be0 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d0ee      	beq.n	8006bbc <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8006bde:	2300      	movs	r3, #0
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3710      	adds	r7, #16
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b085      	sub	sp, #20
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	4603      	mov	r3, r0
 8006bf0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8006bf6:	79fb      	ldrb	r3, [r7, #7]
 8006bf8:	72fb      	strb	r3, [r7, #11]

  while (Param >= 10U)
 8006bfa:	e005      	b.n	8006c08 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8006c02:	7afb      	ldrb	r3, [r7, #11]
 8006c04:	3b0a      	subs	r3, #10
 8006c06:	72fb      	strb	r3, [r7, #11]
  while (Param >= 10U)
 8006c08:	7afb      	ldrb	r3, [r7, #11]
 8006c0a:	2b09      	cmp	r3, #9
 8006c0c:	d8f6      	bhi.n	8006bfc <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	011b      	lsls	r3, r3, #4
 8006c14:	b2da      	uxtb	r2, r3
 8006c16:	7afb      	ldrb	r3, [r7, #11]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	b2db      	uxtb	r3, r3
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	4603      	mov	r3, r0
 8006c30:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8006c32:	79fb      	ldrb	r3, [r7, #7]
 8006c34:	091b      	lsrs	r3, r3, #4
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	461a      	mov	r2, r3
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	4413      	add	r3, r2
 8006c40:	005b      	lsls	r3, r3, #1
 8006c42:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	b2da      	uxtb	r2, r3
 8006c48:	79fb      	ldrb	r3, [r7, #7]
 8006c4a:	f003 030f 	and.w	r3, r3, #15
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	4413      	add	r3, r2
 8006c52:	b2db      	uxtb	r3, r3
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3714      	adds	r7, #20
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr

08006c60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e049      	b.n	8006d06 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d106      	bne.n	8006c8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f7fb fc50 	bl	800252c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2202      	movs	r2, #2
 8006c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	3304      	adds	r3, #4
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	4610      	mov	r0, r2
 8006ca0:	f000 fad8 	bl	8007254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d04:	2300      	movs	r3, #0
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3708      	adds	r7, #8
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
	...

08006d10 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b085      	sub	sp, #20
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d001      	beq.n	8006d28 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e02e      	b.n	8006d86 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2202      	movs	r2, #2
 8006d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a17      	ldr	r2, [pc, #92]	; (8006d94 <HAL_TIM_Base_Start+0x84>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d004      	beq.n	8006d44 <HAL_TIM_Base_Start+0x34>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d42:	d115      	bne.n	8006d70 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	689a      	ldr	r2, [r3, #8]
 8006d4a:	4b13      	ldr	r3, [pc, #76]	; (8006d98 <HAL_TIM_Base_Start+0x88>)
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2b06      	cmp	r3, #6
 8006d54:	d015      	beq.n	8006d82 <HAL_TIM_Base_Start+0x72>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d5c:	d011      	beq.n	8006d82 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f042 0201 	orr.w	r2, r2, #1
 8006d6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d6e:	e008      	b.n	8006d82 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f042 0201 	orr.w	r2, r2, #1
 8006d7e:	601a      	str	r2, [r3, #0]
 8006d80:	e000      	b.n	8006d84 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	40012c00 	.word	0x40012c00
 8006d98:	00010007 	.word	0x00010007

08006d9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b085      	sub	sp, #20
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d001      	beq.n	8006db4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	e036      	b.n	8006e22 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2202      	movs	r2, #2
 8006db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68da      	ldr	r2, [r3, #12]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f042 0201 	orr.w	r2, r2, #1
 8006dca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a17      	ldr	r2, [pc, #92]	; (8006e30 <HAL_TIM_Base_Start_IT+0x94>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d004      	beq.n	8006de0 <HAL_TIM_Base_Start_IT+0x44>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dde:	d115      	bne.n	8006e0c <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689a      	ldr	r2, [r3, #8]
 8006de6:	4b13      	ldr	r3, [pc, #76]	; (8006e34 <HAL_TIM_Base_Start_IT+0x98>)
 8006de8:	4013      	ands	r3, r2
 8006dea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2b06      	cmp	r3, #6
 8006df0:	d015      	beq.n	8006e1e <HAL_TIM_Base_Start_IT+0x82>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006df8:	d011      	beq.n	8006e1e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f042 0201 	orr.w	r2, r2, #1
 8006e08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e0a:	e008      	b.n	8006e1e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f042 0201 	orr.w	r2, r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]
 8006e1c:	e000      	b.n	8006e20 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e1e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3714      	adds	r7, #20
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	40012c00 	.word	0x40012c00
 8006e34:	00010007 	.word	0x00010007

08006e38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	f003 0302 	and.w	r3, r3, #2
 8006e4a:	2b02      	cmp	r3, #2
 8006e4c:	d122      	bne.n	8006e94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	f003 0302 	and.w	r3, r3, #2
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d11b      	bne.n	8006e94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f06f 0202 	mvn.w	r2, #2
 8006e64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	f003 0303 	and.w	r3, r3, #3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d003      	beq.n	8006e82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 f9cb 	bl	8007216 <HAL_TIM_IC_CaptureCallback>
 8006e80:	e005      	b.n	8006e8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 f9bd 	bl	8007202 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 f9ce 	bl	800722a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	f003 0304 	and.w	r3, r3, #4
 8006e9e:	2b04      	cmp	r3, #4
 8006ea0:	d122      	bne.n	8006ee8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	f003 0304 	and.w	r3, r3, #4
 8006eac:	2b04      	cmp	r3, #4
 8006eae:	d11b      	bne.n	8006ee8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f06f 0204 	mvn.w	r2, #4
 8006eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2202      	movs	r2, #2
 8006ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	699b      	ldr	r3, [r3, #24]
 8006ec6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d003      	beq.n	8006ed6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f9a1 	bl	8007216 <HAL_TIM_IC_CaptureCallback>
 8006ed4:	e005      	b.n	8006ee2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f993 	bl	8007202 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f000 f9a4 	bl	800722a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	f003 0308 	and.w	r3, r3, #8
 8006ef2:	2b08      	cmp	r3, #8
 8006ef4:	d122      	bne.n	8006f3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	f003 0308 	and.w	r3, r3, #8
 8006f00:	2b08      	cmp	r3, #8
 8006f02:	d11b      	bne.n	8006f3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f06f 0208 	mvn.w	r2, #8
 8006f0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2204      	movs	r2, #4
 8006f12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	69db      	ldr	r3, [r3, #28]
 8006f1a:	f003 0303 	and.w	r3, r3, #3
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 f977 	bl	8007216 <HAL_TIM_IC_CaptureCallback>
 8006f28:	e005      	b.n	8006f36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 f969 	bl	8007202 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 f97a 	bl	800722a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	f003 0310 	and.w	r3, r3, #16
 8006f46:	2b10      	cmp	r3, #16
 8006f48:	d122      	bne.n	8006f90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	f003 0310 	and.w	r3, r3, #16
 8006f54:	2b10      	cmp	r3, #16
 8006f56:	d11b      	bne.n	8006f90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f06f 0210 	mvn.w	r2, #16
 8006f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2208      	movs	r2, #8
 8006f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	69db      	ldr	r3, [r3, #28]
 8006f6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f94d 	bl	8007216 <HAL_TIM_IC_CaptureCallback>
 8006f7c:	e005      	b.n	8006f8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 f93f 	bl	8007202 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 f950 	bl	800722a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d10e      	bne.n	8006fbc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	f003 0301 	and.w	r3, r3, #1
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d107      	bne.n	8006fbc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f06f 0201 	mvn.w	r2, #1
 8006fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f7fb f8d0 	bl	800215c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fc6:	2b80      	cmp	r3, #128	; 0x80
 8006fc8:	d10e      	bne.n	8006fe8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fd4:	2b80      	cmp	r3, #128	; 0x80
 8006fd6:	d107      	bne.n	8006fe8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 fa8c 	bl	8007500 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	691b      	ldr	r3, [r3, #16]
 8006fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ff2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ff6:	d10e      	bne.n	8007016 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007002:	2b80      	cmp	r3, #128	; 0x80
 8007004:	d107      	bne.n	8007016 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800700e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 fa7f 	bl	8007514 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	691b      	ldr	r3, [r3, #16]
 800701c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007020:	2b40      	cmp	r3, #64	; 0x40
 8007022:	d10e      	bne.n	8007042 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68db      	ldr	r3, [r3, #12]
 800702a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800702e:	2b40      	cmp	r3, #64	; 0x40
 8007030:	d107      	bne.n	8007042 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800703a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 f8fe 	bl	800723e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	691b      	ldr	r3, [r3, #16]
 8007048:	f003 0320 	and.w	r3, r3, #32
 800704c:	2b20      	cmp	r3, #32
 800704e:	d10e      	bne.n	800706e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	68db      	ldr	r3, [r3, #12]
 8007056:	f003 0320 	and.w	r3, r3, #32
 800705a:	2b20      	cmp	r3, #32
 800705c:	d107      	bne.n	800706e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f06f 0220 	mvn.w	r2, #32
 8007066:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 fa3f 	bl	80074ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800706e:	bf00      	nop
 8007070:	3708      	adds	r7, #8
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007076:	b580      	push	{r7, lr}
 8007078:	b084      	sub	sp, #16
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
 800707e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007086:	2b01      	cmp	r3, #1
 8007088:	d101      	bne.n	800708e <HAL_TIM_ConfigClockSource+0x18>
 800708a:	2302      	movs	r3, #2
 800708c:	e0b5      	b.n	80071fa <HAL_TIM_ConfigClockSource+0x184>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2202      	movs	r2, #2
 800709a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80070ac:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80070b0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80070b8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ca:	d03e      	beq.n	800714a <HAL_TIM_ConfigClockSource+0xd4>
 80070cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070d0:	f200 8087 	bhi.w	80071e2 <HAL_TIM_ConfigClockSource+0x16c>
 80070d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070d8:	f000 8085 	beq.w	80071e6 <HAL_TIM_ConfigClockSource+0x170>
 80070dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070e0:	d87f      	bhi.n	80071e2 <HAL_TIM_ConfigClockSource+0x16c>
 80070e2:	2b70      	cmp	r3, #112	; 0x70
 80070e4:	d01a      	beq.n	800711c <HAL_TIM_ConfigClockSource+0xa6>
 80070e6:	2b70      	cmp	r3, #112	; 0x70
 80070e8:	d87b      	bhi.n	80071e2 <HAL_TIM_ConfigClockSource+0x16c>
 80070ea:	2b60      	cmp	r3, #96	; 0x60
 80070ec:	d050      	beq.n	8007190 <HAL_TIM_ConfigClockSource+0x11a>
 80070ee:	2b60      	cmp	r3, #96	; 0x60
 80070f0:	d877      	bhi.n	80071e2 <HAL_TIM_ConfigClockSource+0x16c>
 80070f2:	2b50      	cmp	r3, #80	; 0x50
 80070f4:	d03c      	beq.n	8007170 <HAL_TIM_ConfigClockSource+0xfa>
 80070f6:	2b50      	cmp	r3, #80	; 0x50
 80070f8:	d873      	bhi.n	80071e2 <HAL_TIM_ConfigClockSource+0x16c>
 80070fa:	2b40      	cmp	r3, #64	; 0x40
 80070fc:	d058      	beq.n	80071b0 <HAL_TIM_ConfigClockSource+0x13a>
 80070fe:	2b40      	cmp	r3, #64	; 0x40
 8007100:	d86f      	bhi.n	80071e2 <HAL_TIM_ConfigClockSource+0x16c>
 8007102:	2b30      	cmp	r3, #48	; 0x30
 8007104:	d064      	beq.n	80071d0 <HAL_TIM_ConfigClockSource+0x15a>
 8007106:	2b30      	cmp	r3, #48	; 0x30
 8007108:	d86b      	bhi.n	80071e2 <HAL_TIM_ConfigClockSource+0x16c>
 800710a:	2b20      	cmp	r3, #32
 800710c:	d060      	beq.n	80071d0 <HAL_TIM_ConfigClockSource+0x15a>
 800710e:	2b20      	cmp	r3, #32
 8007110:	d867      	bhi.n	80071e2 <HAL_TIM_ConfigClockSource+0x16c>
 8007112:	2b00      	cmp	r3, #0
 8007114:	d05c      	beq.n	80071d0 <HAL_TIM_ConfigClockSource+0x15a>
 8007116:	2b10      	cmp	r3, #16
 8007118:	d05a      	beq.n	80071d0 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800711a:	e062      	b.n	80071e2 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6818      	ldr	r0, [r3, #0]
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	6899      	ldr	r1, [r3, #8]
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	685a      	ldr	r2, [r3, #4]
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	f000 f95e 	bl	80073ec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800713e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	609a      	str	r2, [r3, #8]
      break;
 8007148:	e04e      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6818      	ldr	r0, [r3, #0]
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	6899      	ldr	r1, [r3, #8]
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685a      	ldr	r2, [r3, #4]
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	f000 f947 	bl	80073ec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	689a      	ldr	r2, [r3, #8]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800716c:	609a      	str	r2, [r3, #8]
      break;
 800716e:	e03b      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6818      	ldr	r0, [r3, #0]
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	6859      	ldr	r1, [r3, #4]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	68db      	ldr	r3, [r3, #12]
 800717c:	461a      	mov	r2, r3
 800717e:	f000 f8b9 	bl	80072f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2150      	movs	r1, #80	; 0x50
 8007188:	4618      	mov	r0, r3
 800718a:	f000 f912 	bl	80073b2 <TIM_ITRx_SetConfig>
      break;
 800718e:	e02b      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6818      	ldr	r0, [r3, #0]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	6859      	ldr	r1, [r3, #4]
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	461a      	mov	r2, r3
 800719e:	f000 f8d8 	bl	8007352 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	2160      	movs	r1, #96	; 0x60
 80071a8:	4618      	mov	r0, r3
 80071aa:	f000 f902 	bl	80073b2 <TIM_ITRx_SetConfig>
      break;
 80071ae:	e01b      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6818      	ldr	r0, [r3, #0]
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	6859      	ldr	r1, [r3, #4]
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	461a      	mov	r2, r3
 80071be:	f000 f899 	bl	80072f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2140      	movs	r1, #64	; 0x40
 80071c8:	4618      	mov	r0, r3
 80071ca:	f000 f8f2 	bl	80073b2 <TIM_ITRx_SetConfig>
      break;
 80071ce:	e00b      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4619      	mov	r1, r3
 80071da:	4610      	mov	r0, r2
 80071dc:	f000 f8e9 	bl	80073b2 <TIM_ITRx_SetConfig>
        break;
 80071e0:	e002      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80071e2:	bf00      	nop
 80071e4:	e000      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80071e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071f8:	2300      	movs	r3, #0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007202:	b480      	push	{r7}
 8007204:	b083      	sub	sp, #12
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800720a:	bf00      	nop
 800720c:	370c      	adds	r7, #12
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr

08007216 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800721e:	bf00      	nop
 8007220:	370c      	adds	r7, #12
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr

0800722a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800722a:	b480      	push	{r7}
 800722c:	b083      	sub	sp, #12
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007232:	bf00      	nop
 8007234:	370c      	adds	r7, #12
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800723e:	b480      	push	{r7}
 8007240:	b083      	sub	sp, #12
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007246:	bf00      	nop
 8007248:	370c      	adds	r7, #12
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
	...

08007254 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007254:	b480      	push	{r7}
 8007256:	b085      	sub	sp, #20
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4a22      	ldr	r2, [pc, #136]	; (80072f0 <TIM_Base_SetConfig+0x9c>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d003      	beq.n	8007274 <TIM_Base_SetConfig+0x20>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007272:	d108      	bne.n	8007286 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800727a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	4313      	orrs	r3, r2
 8007284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a19      	ldr	r2, [pc, #100]	; (80072f0 <TIM_Base_SetConfig+0x9c>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d003      	beq.n	8007296 <TIM_Base_SetConfig+0x42>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007294:	d108      	bne.n	80072a8 <TIM_Base_SetConfig+0x54>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800729c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	68fa      	ldr	r2, [r7, #12]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	695b      	ldr	r3, [r3, #20]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	689a      	ldr	r2, [r3, #8]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a08      	ldr	r2, [pc, #32]	; (80072f0 <TIM_Base_SetConfig+0x9c>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d103      	bne.n	80072dc <TIM_Base_SetConfig+0x88>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	691a      	ldr	r2, [r3, #16]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	615a      	str	r2, [r3, #20]
}
 80072e2:	bf00      	nop
 80072e4:	3714      	adds	r7, #20
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	40012c00 	.word	0x40012c00

080072f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b087      	sub	sp, #28
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6a1b      	ldr	r3, [r3, #32]
 800730a:	f023 0201 	bic.w	r2, r3, #1
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	699b      	ldr	r3, [r3, #24]
 8007316:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800731e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	011b      	lsls	r3, r3, #4
 8007324:	693a      	ldr	r2, [r7, #16]
 8007326:	4313      	orrs	r3, r2
 8007328:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f023 030a 	bic.w	r3, r3, #10
 8007330:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	4313      	orrs	r3, r2
 8007338:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	693a      	ldr	r2, [r7, #16]
 800733e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	621a      	str	r2, [r3, #32]
}
 8007346:	bf00      	nop
 8007348:	371c      	adds	r7, #28
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007352:	b480      	push	{r7}
 8007354:	b087      	sub	sp, #28
 8007356:	af00      	add	r7, sp, #0
 8007358:	60f8      	str	r0, [r7, #12]
 800735a:	60b9      	str	r1, [r7, #8]
 800735c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6a1b      	ldr	r3, [r3, #32]
 8007362:	f023 0210 	bic.w	r2, r3, #16
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	699b      	ldr	r3, [r3, #24]
 800736e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6a1b      	ldr	r3, [r3, #32]
 8007374:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800737c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	031b      	lsls	r3, r3, #12
 8007382:	697a      	ldr	r2, [r7, #20]
 8007384:	4313      	orrs	r3, r2
 8007386:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800738e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	011b      	lsls	r3, r3, #4
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	4313      	orrs	r3, r2
 8007398:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	697a      	ldr	r2, [r7, #20]
 800739e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	693a      	ldr	r2, [r7, #16]
 80073a4:	621a      	str	r2, [r3, #32]
}
 80073a6:	bf00      	nop
 80073a8:	371c      	adds	r7, #28
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr

080073b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073b2:	b480      	push	{r7}
 80073b4:	b085      	sub	sp, #20
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
 80073ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80073c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073ce:	683a      	ldr	r2, [r7, #0]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	f043 0307 	orr.w	r3, r3, #7
 80073d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	68fa      	ldr	r2, [r7, #12]
 80073de:	609a      	str	r2, [r3, #8]
}
 80073e0:	bf00      	nop
 80073e2:	3714      	adds	r7, #20
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b087      	sub	sp, #28
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	607a      	str	r2, [r7, #4]
 80073f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007406:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	021a      	lsls	r2, r3, #8
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	431a      	orrs	r2, r3
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	4313      	orrs	r3, r2
 8007414:	697a      	ldr	r2, [r7, #20]
 8007416:	4313      	orrs	r3, r2
 8007418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	697a      	ldr	r2, [r7, #20]
 800741e:	609a      	str	r2, [r3, #8]
}
 8007420:	bf00      	nop
 8007422:	371c      	adds	r7, #28
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800742c:	b480      	push	{r7}
 800742e:	b085      	sub	sp, #20
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800743c:	2b01      	cmp	r3, #1
 800743e:	d101      	bne.n	8007444 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007440:	2302      	movs	r3, #2
 8007442:	e04a      	b.n	80074da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2202      	movs	r2, #2
 8007450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a1f      	ldr	r2, [pc, #124]	; (80074e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d108      	bne.n	8007480 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007474:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	68fa      	ldr	r2, [r7, #12]
 800747c:	4313      	orrs	r3, r2
 800747e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007486:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68fa      	ldr	r2, [r7, #12]
 800748e:	4313      	orrs	r3, r2
 8007490:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68fa      	ldr	r2, [r7, #12]
 8007498:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a12      	ldr	r2, [pc, #72]	; (80074e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d004      	beq.n	80074ae <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074ac:	d10c      	bne.n	80074c8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	68ba      	ldr	r2, [r7, #8]
 80074bc:	4313      	orrs	r3, r2
 80074be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68ba      	ldr	r2, [r7, #8]
 80074c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3714      	adds	r7, #20
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr
 80074e6:	bf00      	nop
 80074e8:	40012c00 	.word	0x40012c00

080074ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074f4:	bf00      	nop
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007508:	bf00      	nop
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <LL_RCC_GetUSARTClockSource>:
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007530:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007534:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4013      	ands	r3, r2
}
 800753c:	4618      	mov	r0, r3
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <LL_RCC_GetLPUARTClockSource>:
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007550:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007554:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	4013      	ands	r3, r2
}
 800755c:	4618      	mov	r0, r3
 800755e:	370c      	adds	r7, #12
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr

08007568 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d101      	bne.n	800757a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e042      	b.n	8007600 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007580:	2b00      	cmp	r3, #0
 8007582:	d106      	bne.n	8007592 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7fa ffe5 	bl	800255c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2224      	movs	r2, #36	; 0x24
 8007596:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f022 0201 	bic.w	r2, r2, #1
 80075a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 f8c2 	bl	8007734 <UART_SetConfig>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d101      	bne.n	80075ba <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e022      	b.n	8007600 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d002      	beq.n	80075c8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 fabc 	bl	8007b40 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	689a      	ldr	r2, [r3, #8]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f042 0201 	orr.w	r2, r2, #1
 80075f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 fb43 	bl	8007c84 <UART_CheckIdleState>
 80075fe:	4603      	mov	r3, r0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3708      	adds	r7, #8
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b08a      	sub	sp, #40	; 0x28
 800760c:	af02      	add	r7, sp, #8
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	603b      	str	r3, [r7, #0]
 8007614:	4613      	mov	r3, r2
 8007616:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800761e:	2b20      	cmp	r3, #32
 8007620:	f040 8083 	bne.w	800772a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d002      	beq.n	8007630 <HAL_UART_Transmit+0x28>
 800762a:	88fb      	ldrh	r3, [r7, #6]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d101      	bne.n	8007634 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	e07b      	b.n	800772c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800763a:	2b01      	cmp	r3, #1
 800763c:	d101      	bne.n	8007642 <HAL_UART_Transmit+0x3a>
 800763e:	2302      	movs	r3, #2
 8007640:	e074      	b.n	800772c <HAL_UART_Transmit+0x124>
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2201      	movs	r2, #1
 8007646:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2221      	movs	r2, #33	; 0x21
 8007656:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800765a:	f7fb f9f5 	bl	8002a48 <HAL_GetTick>
 800765e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	88fa      	ldrh	r2, [r7, #6]
 8007664:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	88fa      	ldrh	r2, [r7, #6]
 800766c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007678:	d108      	bne.n	800768c <HAL_UART_Transmit+0x84>
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	691b      	ldr	r3, [r3, #16]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d104      	bne.n	800768c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007682:	2300      	movs	r3, #0
 8007684:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	61bb      	str	r3, [r7, #24]
 800768a:	e003      	b.n	8007694 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007690:	2300      	movs	r3, #0
 8007692:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2200      	movs	r2, #0
 8007698:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800769c:	e02c      	b.n	80076f8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	9300      	str	r3, [sp, #0]
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	2200      	movs	r2, #0
 80076a6:	2180      	movs	r1, #128	; 0x80
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 fb36 	bl	8007d1a <UART_WaitOnFlagUntilTimeout>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d001      	beq.n	80076b8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80076b4:	2303      	movs	r3, #3
 80076b6:	e039      	b.n	800772c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80076b8:	69fb      	ldr	r3, [r7, #28]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d10b      	bne.n	80076d6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	881b      	ldrh	r3, [r3, #0]
 80076c2:	461a      	mov	r2, r3
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076cc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	3302      	adds	r3, #2
 80076d2:	61bb      	str	r3, [r7, #24]
 80076d4:	e007      	b.n	80076e6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	781a      	ldrb	r2, [r3, #0]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80076e0:	69fb      	ldr	r3, [r7, #28]
 80076e2:	3301      	adds	r3, #1
 80076e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	3b01      	subs	r3, #1
 80076f0:	b29a      	uxth	r2, r3
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80076fe:	b29b      	uxth	r3, r3
 8007700:	2b00      	cmp	r3, #0
 8007702:	d1cc      	bne.n	800769e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	9300      	str	r3, [sp, #0]
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	2200      	movs	r2, #0
 800770c:	2140      	movs	r1, #64	; 0x40
 800770e:	68f8      	ldr	r0, [r7, #12]
 8007710:	f000 fb03 	bl	8007d1a <UART_WaitOnFlagUntilTimeout>
 8007714:	4603      	mov	r3, r0
 8007716:	2b00      	cmp	r3, #0
 8007718:	d001      	beq.n	800771e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e006      	b.n	800772c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2220      	movs	r2, #32
 8007722:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007726:	2300      	movs	r3, #0
 8007728:	e000      	b.n	800772c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800772a:	2302      	movs	r3, #2
  }
}
 800772c:	4618      	mov	r0, r3
 800772e:	3720      	adds	r7, #32
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007734:	b5b0      	push	{r4, r5, r7, lr}
 8007736:	b088      	sub	sp, #32
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800773c:	2300      	movs	r3, #0
 800773e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	689a      	ldr	r2, [r3, #8]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	691b      	ldr	r3, [r3, #16]
 8007748:	431a      	orrs	r2, r3
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	695b      	ldr	r3, [r3, #20]
 800774e:	431a      	orrs	r2, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	4313      	orrs	r3, r2
 8007756:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	4ba3      	ldr	r3, [pc, #652]	; (80079ec <UART_SetConfig+0x2b8>)
 8007760:	4013      	ands	r3, r2
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	6812      	ldr	r2, [r2, #0]
 8007766:	69f9      	ldr	r1, [r7, #28]
 8007768:	430b      	orrs	r3, r1
 800776a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	68da      	ldr	r2, [r3, #12]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	430a      	orrs	r2, r1
 8007780:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	699b      	ldr	r3, [r3, #24]
 8007786:	61fb      	str	r3, [r7, #28]

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a98      	ldr	r2, [pc, #608]	; (80079f0 <UART_SetConfig+0x2bc>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d004      	beq.n	800779c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a1b      	ldr	r3, [r3, #32]
 8007796:	69fa      	ldr	r2, [r7, #28]
 8007798:	4313      	orrs	r3, r2
 800779a:	61fb      	str	r3, [r7, #28]
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80077a6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	6812      	ldr	r2, [r2, #0]
 80077ae:	69f9      	ldr	r1, [r7, #28]
 80077b0:	430b      	orrs	r3, r1
 80077b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ba:	f023 010f 	bic.w	r1, r3, #15
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	430a      	orrs	r2, r1
 80077c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a89      	ldr	r2, [pc, #548]	; (80079f4 <UART_SetConfig+0x2c0>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d120      	bne.n	8007816 <UART_SetConfig+0xe2>
 80077d4:	2003      	movs	r0, #3
 80077d6:	f7ff fea7 	bl	8007528 <LL_RCC_GetUSARTClockSource>
 80077da:	4603      	mov	r3, r0
 80077dc:	2b03      	cmp	r3, #3
 80077de:	d817      	bhi.n	8007810 <UART_SetConfig+0xdc>
 80077e0:	a201      	add	r2, pc, #4	; (adr r2, 80077e8 <UART_SetConfig+0xb4>)
 80077e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e6:	bf00      	nop
 80077e8:	080077f9 	.word	0x080077f9
 80077ec:	08007805 	.word	0x08007805
 80077f0:	080077ff 	.word	0x080077ff
 80077f4:	0800780b 	.word	0x0800780b
 80077f8:	2301      	movs	r3, #1
 80077fa:	76fb      	strb	r3, [r7, #27]
 80077fc:	e038      	b.n	8007870 <UART_SetConfig+0x13c>
 80077fe:	2302      	movs	r3, #2
 8007800:	76fb      	strb	r3, [r7, #27]
 8007802:	e035      	b.n	8007870 <UART_SetConfig+0x13c>
 8007804:	2304      	movs	r3, #4
 8007806:	76fb      	strb	r3, [r7, #27]
 8007808:	e032      	b.n	8007870 <UART_SetConfig+0x13c>
 800780a:	2308      	movs	r3, #8
 800780c:	76fb      	strb	r3, [r7, #27]
 800780e:	e02f      	b.n	8007870 <UART_SetConfig+0x13c>
 8007810:	2310      	movs	r3, #16
 8007812:	76fb      	strb	r3, [r7, #27]
 8007814:	e02c      	b.n	8007870 <UART_SetConfig+0x13c>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a75      	ldr	r2, [pc, #468]	; (80079f0 <UART_SetConfig+0x2bc>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d125      	bne.n	800786c <UART_SetConfig+0x138>
 8007820:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007824:	f7ff fe90 	bl	8007548 <LL_RCC_GetLPUARTClockSource>
 8007828:	4603      	mov	r3, r0
 800782a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800782e:	d017      	beq.n	8007860 <UART_SetConfig+0x12c>
 8007830:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007834:	d817      	bhi.n	8007866 <UART_SetConfig+0x132>
 8007836:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800783a:	d00b      	beq.n	8007854 <UART_SetConfig+0x120>
 800783c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007840:	d811      	bhi.n	8007866 <UART_SetConfig+0x132>
 8007842:	2b00      	cmp	r3, #0
 8007844:	d003      	beq.n	800784e <UART_SetConfig+0x11a>
 8007846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800784a:	d006      	beq.n	800785a <UART_SetConfig+0x126>
 800784c:	e00b      	b.n	8007866 <UART_SetConfig+0x132>
 800784e:	2300      	movs	r3, #0
 8007850:	76fb      	strb	r3, [r7, #27]
 8007852:	e00d      	b.n	8007870 <UART_SetConfig+0x13c>
 8007854:	2302      	movs	r3, #2
 8007856:	76fb      	strb	r3, [r7, #27]
 8007858:	e00a      	b.n	8007870 <UART_SetConfig+0x13c>
 800785a:	2304      	movs	r3, #4
 800785c:	76fb      	strb	r3, [r7, #27]
 800785e:	e007      	b.n	8007870 <UART_SetConfig+0x13c>
 8007860:	2308      	movs	r3, #8
 8007862:	76fb      	strb	r3, [r7, #27]
 8007864:	e004      	b.n	8007870 <UART_SetConfig+0x13c>
 8007866:	2310      	movs	r3, #16
 8007868:	76fb      	strb	r3, [r7, #27]
 800786a:	e001      	b.n	8007870 <UART_SetConfig+0x13c>
 800786c:	2310      	movs	r3, #16
 800786e:	76fb      	strb	r3, [r7, #27]

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a5e      	ldr	r2, [pc, #376]	; (80079f0 <UART_SetConfig+0x2bc>)
 8007876:	4293      	cmp	r3, r2
 8007878:	f040 808b 	bne.w	8007992 <UART_SetConfig+0x25e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800787c:	7efb      	ldrb	r3, [r7, #27]
 800787e:	2b08      	cmp	r3, #8
 8007880:	d823      	bhi.n	80078ca <UART_SetConfig+0x196>
 8007882:	a201      	add	r2, pc, #4	; (adr r2, 8007888 <UART_SetConfig+0x154>)
 8007884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007888:	080078ad 	.word	0x080078ad
 800788c:	080078cb 	.word	0x080078cb
 8007890:	080078b5 	.word	0x080078b5
 8007894:	080078cb 	.word	0x080078cb
 8007898:	080078bb 	.word	0x080078bb
 800789c:	080078cb 	.word	0x080078cb
 80078a0:	080078cb 	.word	0x080078cb
 80078a4:	080078cb 	.word	0x080078cb
 80078a8:	080078c3 	.word	0x080078c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078ac:	f7fe fb52 	bl	8005f54 <HAL_RCC_GetPCLK1Freq>
 80078b0:	6178      	str	r0, [r7, #20]
        break;
 80078b2:	e00f      	b.n	80078d4 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078b4:	4b50      	ldr	r3, [pc, #320]	; (80079f8 <UART_SetConfig+0x2c4>)
 80078b6:	617b      	str	r3, [r7, #20]
        break;
 80078b8:	e00c      	b.n	80078d4 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078ba:	f7fe fac9 	bl	8005e50 <HAL_RCC_GetSysClockFreq>
 80078be:	6178      	str	r0, [r7, #20]
        break;
 80078c0:	e008      	b.n	80078d4 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078c6:	617b      	str	r3, [r7, #20]
        break;
 80078c8:	e004      	b.n	80078d4 <UART_SetConfig+0x1a0>
      default:
        pclk = 0U;
 80078ca:	2300      	movs	r3, #0
 80078cc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80078ce:	2301      	movs	r3, #1
 80078d0:	76bb      	strb	r3, [r7, #26]
        break;
 80078d2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f000 811a 	beq.w	8007b10 <UART_SetConfig+0x3dc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e0:	4a46      	ldr	r2, [pc, #280]	; (80079fc <UART_SetConfig+0x2c8>)
 80078e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078e6:	461a      	mov	r2, r3
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80078ee:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685a      	ldr	r2, [r3, #4]
 80078f4:	4613      	mov	r3, r2
 80078f6:	005b      	lsls	r3, r3, #1
 80078f8:	4413      	add	r3, r2
 80078fa:	68ba      	ldr	r2, [r7, #8]
 80078fc:	429a      	cmp	r2, r3
 80078fe:	d305      	bcc.n	800790c <UART_SetConfig+0x1d8>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007906:	68ba      	ldr	r2, [r7, #8]
 8007908:	429a      	cmp	r2, r3
 800790a:	d902      	bls.n	8007912 <UART_SetConfig+0x1de>
      {
        ret = HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	76bb      	strb	r3, [r7, #26]
 8007910:	e0fe      	b.n	8007b10 <UART_SetConfig+0x3dc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	4618      	mov	r0, r3
 8007916:	f04f 0100 	mov.w	r1, #0
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791e:	4a37      	ldr	r2, [pc, #220]	; (80079fc <UART_SetConfig+0x2c8>)
 8007920:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007924:	b29a      	uxth	r2, r3
 8007926:	f04f 0300 	mov.w	r3, #0
 800792a:	f7f9 f9b5 	bl	8000c98 <__aeabi_uldivmod>
 800792e:	4602      	mov	r2, r0
 8007930:	460b      	mov	r3, r1
 8007932:	4610      	mov	r0, r2
 8007934:	4619      	mov	r1, r3
 8007936:	f04f 0200 	mov.w	r2, #0
 800793a:	f04f 0300 	mov.w	r3, #0
 800793e:	020b      	lsls	r3, r1, #8
 8007940:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007944:	0202      	lsls	r2, r0, #8
 8007946:	6879      	ldr	r1, [r7, #4]
 8007948:	6849      	ldr	r1, [r1, #4]
 800794a:	0849      	lsrs	r1, r1, #1
 800794c:	4608      	mov	r0, r1
 800794e:	f04f 0100 	mov.w	r1, #0
 8007952:	1814      	adds	r4, r2, r0
 8007954:	eb43 0501 	adc.w	r5, r3, r1
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	461a      	mov	r2, r3
 800795e:	f04f 0300 	mov.w	r3, #0
 8007962:	4620      	mov	r0, r4
 8007964:	4629      	mov	r1, r5
 8007966:	f7f9 f997 	bl	8000c98 <__aeabi_uldivmod>
 800796a:	4602      	mov	r2, r0
 800796c:	460b      	mov	r3, r1
 800796e:	4613      	mov	r3, r2
 8007970:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007978:	d308      	bcc.n	800798c <UART_SetConfig+0x258>
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007980:	d204      	bcs.n	800798c <UART_SetConfig+0x258>
        {
          huart->Instance->BRR = usartdiv;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	693a      	ldr	r2, [r7, #16]
 8007988:	60da      	str	r2, [r3, #12]
 800798a:	e0c1      	b.n	8007b10 <UART_SetConfig+0x3dc>
        }
        else
        {
          ret = HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	76bb      	strb	r3, [r7, #26]
 8007990:	e0be      	b.n	8007b10 <UART_SetConfig+0x3dc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	69db      	ldr	r3, [r3, #28]
 8007996:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800799a:	d16a      	bne.n	8007a72 <UART_SetConfig+0x33e>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800799c:	7efb      	ldrb	r3, [r7, #27]
 800799e:	3b01      	subs	r3, #1
 80079a0:	2b07      	cmp	r3, #7
 80079a2:	d82d      	bhi.n	8007a00 <UART_SetConfig+0x2cc>
 80079a4:	a201      	add	r2, pc, #4	; (adr r2, 80079ac <UART_SetConfig+0x278>)
 80079a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079aa:	bf00      	nop
 80079ac:	080079cd 	.word	0x080079cd
 80079b0:	080079d5 	.word	0x080079d5
 80079b4:	08007a01 	.word	0x08007a01
 80079b8:	080079db 	.word	0x080079db
 80079bc:	08007a01 	.word	0x08007a01
 80079c0:	08007a01 	.word	0x08007a01
 80079c4:	08007a01 	.word	0x08007a01
 80079c8:	080079e3 	.word	0x080079e3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079cc:	f7fe fad8 	bl	8005f80 <HAL_RCC_GetPCLK2Freq>
 80079d0:	6178      	str	r0, [r7, #20]
        break;
 80079d2:	e01a      	b.n	8007a0a <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079d4:	4b08      	ldr	r3, [pc, #32]	; (80079f8 <UART_SetConfig+0x2c4>)
 80079d6:	617b      	str	r3, [r7, #20]
        break;
 80079d8:	e017      	b.n	8007a0a <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079da:	f7fe fa39 	bl	8005e50 <HAL_RCC_GetSysClockFreq>
 80079de:	6178      	str	r0, [r7, #20]
        break;
 80079e0:	e013      	b.n	8007a0a <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079e6:	617b      	str	r3, [r7, #20]
        break;
 80079e8:	e00f      	b.n	8007a0a <UART_SetConfig+0x2d6>
 80079ea:	bf00      	nop
 80079ec:	cfff69f3 	.word	0xcfff69f3
 80079f0:	40008000 	.word	0x40008000
 80079f4:	40013800 	.word	0x40013800
 80079f8:	00f42400 	.word	0x00f42400
 80079fc:	0800b6a4 	.word	0x0800b6a4
      default:
        pclk = 0U;
 8007a00:	2300      	movs	r3, #0
 8007a02:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	76bb      	strb	r3, [r7, #26]
        break;
 8007a08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d07f      	beq.n	8007b10 <UART_SetConfig+0x3dc>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a14:	4a48      	ldr	r2, [pc, #288]	; (8007b38 <UART_SetConfig+0x404>)
 8007a16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a22:	005a      	lsls	r2, r3, #1
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	085b      	lsrs	r3, r3, #1
 8007a2a:	441a      	add	r2, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	2b0f      	cmp	r3, #15
 8007a3c:	d916      	bls.n	8007a6c <UART_SetConfig+0x338>
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a44:	d212      	bcs.n	8007a6c <UART_SetConfig+0x338>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	f023 030f 	bic.w	r3, r3, #15
 8007a4e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	085b      	lsrs	r3, r3, #1
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	f003 0307 	and.w	r3, r3, #7
 8007a5a:	b29a      	uxth	r2, r3
 8007a5c:	89fb      	ldrh	r3, [r7, #14]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	89fa      	ldrh	r2, [r7, #14]
 8007a68:	60da      	str	r2, [r3, #12]
 8007a6a:	e051      	b.n	8007b10 <UART_SetConfig+0x3dc>
      }
      else
      {
        ret = HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	76bb      	strb	r3, [r7, #26]
 8007a70:	e04e      	b.n	8007b10 <UART_SetConfig+0x3dc>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a72:	7efb      	ldrb	r3, [r7, #27]
 8007a74:	3b01      	subs	r3, #1
 8007a76:	2b07      	cmp	r3, #7
 8007a78:	d821      	bhi.n	8007abe <UART_SetConfig+0x38a>
 8007a7a:	a201      	add	r2, pc, #4	; (adr r2, 8007a80 <UART_SetConfig+0x34c>)
 8007a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a80:	08007aa1 	.word	0x08007aa1
 8007a84:	08007aa9 	.word	0x08007aa9
 8007a88:	08007abf 	.word	0x08007abf
 8007a8c:	08007aaf 	.word	0x08007aaf
 8007a90:	08007abf 	.word	0x08007abf
 8007a94:	08007abf 	.word	0x08007abf
 8007a98:	08007abf 	.word	0x08007abf
 8007a9c:	08007ab7 	.word	0x08007ab7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007aa0:	f7fe fa6e 	bl	8005f80 <HAL_RCC_GetPCLK2Freq>
 8007aa4:	6178      	str	r0, [r7, #20]
        break;
 8007aa6:	e00f      	b.n	8007ac8 <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aa8:	4b24      	ldr	r3, [pc, #144]	; (8007b3c <UART_SetConfig+0x408>)
 8007aaa:	617b      	str	r3, [r7, #20]
        break;
 8007aac:	e00c      	b.n	8007ac8 <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007aae:	f7fe f9cf 	bl	8005e50 <HAL_RCC_GetSysClockFreq>
 8007ab2:	6178      	str	r0, [r7, #20]
        break;
 8007ab4:	e008      	b.n	8007ac8 <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ab6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007aba:	617b      	str	r3, [r7, #20]
        break;
 8007abc:	e004      	b.n	8007ac8 <UART_SetConfig+0x394>
      default:
        pclk = 0U;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	76bb      	strb	r3, [r7, #26]
        break;
 8007ac6:	bf00      	nop
    }

    if (pclk != 0U)
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d020      	beq.n	8007b10 <UART_SetConfig+0x3dc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad2:	4a19      	ldr	r2, [pc, #100]	; (8007b38 <UART_SetConfig+0x404>)
 8007ad4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ad8:	461a      	mov	r2, r3
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	fbb3 f2f2 	udiv	r2, r3, r2
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	085b      	lsrs	r3, r3, #1
 8007ae6:	441a      	add	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	2b0f      	cmp	r3, #15
 8007af8:	d908      	bls.n	8007b0c <UART_SetConfig+0x3d8>
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b00:	d204      	bcs.n	8007b0c <UART_SetConfig+0x3d8>
      {
        huart->Instance->BRR = usartdiv;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	693a      	ldr	r2, [r7, #16]
 8007b08:	60da      	str	r2, [r3, #12]
 8007b0a:	e001      	b.n	8007b10 <UART_SetConfig+0x3dc>
      }
      else
      {
        ret = HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007b2c:	7ebb      	ldrb	r3, [r7, #26]
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3720      	adds	r7, #32
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bdb0      	pop	{r4, r5, r7, pc}
 8007b36:	bf00      	nop
 8007b38:	0800b6a4 	.word	0x0800b6a4
 8007b3c:	00f42400 	.word	0x00f42400

08007b40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b4c:	f003 0301 	and.w	r3, r3, #1
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d00a      	beq.n	8007b6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	430a      	orrs	r2, r1
 8007b68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b6e:	f003 0302 	and.w	r3, r3, #2
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d00a      	beq.n	8007b8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	430a      	orrs	r2, r1
 8007b8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b90:	f003 0304 	and.w	r3, r3, #4
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d00a      	beq.n	8007bae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	430a      	orrs	r2, r1
 8007bac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bb2:	f003 0308 	and.w	r3, r3, #8
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00a      	beq.n	8007bd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	430a      	orrs	r2, r1
 8007bce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bd4:	f003 0310 	and.w	r3, r3, #16
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00a      	beq.n	8007bf2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	430a      	orrs	r2, r1
 8007bf0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bf6:	f003 0320 	and.w	r3, r3, #32
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00a      	beq.n	8007c14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	430a      	orrs	r2, r1
 8007c12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d01a      	beq.n	8007c56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	430a      	orrs	r2, r1
 8007c34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c3e:	d10a      	bne.n	8007c56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	430a      	orrs	r2, r1
 8007c54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00a      	beq.n	8007c78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	430a      	orrs	r2, r1
 8007c76:	605a      	str	r2, [r3, #4]
  }
}
 8007c78:	bf00      	nop
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b086      	sub	sp, #24
 8007c88:	af02      	add	r7, sp, #8
 8007c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c94:	f7fa fed8 	bl	8002a48 <HAL_GetTick>
 8007c98:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 0308 	and.w	r3, r3, #8
 8007ca4:	2b08      	cmp	r3, #8
 8007ca6:	d10e      	bne.n	8007cc6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ca8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007cac:	9300      	str	r3, [sp, #0]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 f82f 	bl	8007d1a <UART_WaitOnFlagUntilTimeout>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d001      	beq.n	8007cc6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cc2:	2303      	movs	r3, #3
 8007cc4:	e025      	b.n	8007d12 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f003 0304 	and.w	r3, r3, #4
 8007cd0:	2b04      	cmp	r3, #4
 8007cd2:	d10e      	bne.n	8007cf2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007cd8:	9300      	str	r3, [sp, #0]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 f819 	bl	8007d1a <UART_WaitOnFlagUntilTimeout>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d001      	beq.n	8007cf2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cee:	2303      	movs	r3, #3
 8007cf0:	e00f      	b.n	8007d12 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2220      	movs	r2, #32
 8007cf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b09c      	sub	sp, #112	; 0x70
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	60f8      	str	r0, [r7, #12]
 8007d22:	60b9      	str	r1, [r7, #8]
 8007d24:	603b      	str	r3, [r7, #0]
 8007d26:	4613      	mov	r3, r2
 8007d28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d2a:	e0a9      	b.n	8007e80 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d32:	f000 80a5 	beq.w	8007e80 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d36:	f7fa fe87 	bl	8002a48 <HAL_GetTick>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	1ad3      	subs	r3, r2, r3
 8007d40:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d302      	bcc.n	8007d4c <UART_WaitOnFlagUntilTimeout+0x32>
 8007d46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d140      	bne.n	8007dce <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d54:	e853 3f00 	ldrex	r3, [r3]
 8007d58:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007d5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d5c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007d60:	667b      	str	r3, [r7, #100]	; 0x64
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	461a      	mov	r2, r3
 8007d68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d6c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d6e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007d70:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007d72:	e841 2300 	strex	r3, r2, [r1]
 8007d76:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007d78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d1e6      	bne.n	8007d4c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	3308      	adds	r3, #8
 8007d84:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d88:	e853 3f00 	ldrex	r3, [r3]
 8007d8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d90:	f023 0301 	bic.w	r3, r3, #1
 8007d94:	663b      	str	r3, [r7, #96]	; 0x60
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	3308      	adds	r3, #8
 8007d9c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007d9e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007da0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007da4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007da6:	e841 2300 	strex	r3, r2, [r1]
 8007daa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007dac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1e5      	bne.n	8007d7e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2220      	movs	r2, #32
 8007db6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2220      	movs	r2, #32
 8007dbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	e069      	b.n	8007ea2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f003 0304 	and.w	r3, r3, #4
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d051      	beq.n	8007e80 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	69db      	ldr	r3, [r3, #28]
 8007de2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007de6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dea:	d149      	bne.n	8007e80 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007df4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dfe:	e853 3f00 	ldrex	r3, [r3]
 8007e02:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e06:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e0a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	461a      	mov	r2, r3
 8007e12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e14:	637b      	str	r3, [r7, #52]	; 0x34
 8007e16:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e18:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007e1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e1c:	e841 2300 	strex	r3, r2, [r1]
 8007e20:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1e6      	bne.n	8007df6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3308      	adds	r3, #8
 8007e2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	e853 3f00 	ldrex	r3, [r3]
 8007e36:	613b      	str	r3, [r7, #16]
   return(result);
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	f023 0301 	bic.w	r3, r3, #1
 8007e3e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3308      	adds	r3, #8
 8007e46:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007e48:	623a      	str	r2, [r7, #32]
 8007e4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4c:	69f9      	ldr	r1, [r7, #28]
 8007e4e:	6a3a      	ldr	r2, [r7, #32]
 8007e50:	e841 2300 	strex	r3, r2, [r1]
 8007e54:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1e5      	bne.n	8007e28 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2220      	movs	r2, #32
 8007e60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2220      	movs	r2, #32
 8007e68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2220      	movs	r2, #32
 8007e70:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007e7c:	2303      	movs	r3, #3
 8007e7e:	e010      	b.n	8007ea2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	69da      	ldr	r2, [r3, #28]
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	4013      	ands	r3, r2
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	bf0c      	ite	eq
 8007e90:	2301      	moveq	r3, #1
 8007e92:	2300      	movne	r3, #0
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	461a      	mov	r2, r3
 8007e98:	79fb      	ldrb	r3, [r7, #7]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	f43f af46 	beq.w	8007d2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3770      	adds	r7, #112	; 0x70
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007eaa:	b480      	push	{r7}
 8007eac:	b085      	sub	sp, #20
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d101      	bne.n	8007ec0 <HAL_UARTEx_DisableFifoMode+0x16>
 8007ebc:	2302      	movs	r3, #2
 8007ebe:	e027      	b.n	8007f10 <HAL_UARTEx_DisableFifoMode+0x66>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2224      	movs	r2, #36	; 0x24
 8007ecc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f022 0201 	bic.w	r2, r2, #1
 8007ee6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007eee:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2220      	movs	r2, #32
 8007f02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007f0e:	2300      	movs	r3, #0
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3714      	adds	r7, #20
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr

08007f1c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d101      	bne.n	8007f34 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007f30:	2302      	movs	r3, #2
 8007f32:	e02d      	b.n	8007f90 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2224      	movs	r2, #36	; 0x24
 8007f40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681a      	ldr	r2, [r3, #0]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f022 0201 	bic.w	r2, r2, #1
 8007f5a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	683a      	ldr	r2, [r7, #0]
 8007f6c:	430a      	orrs	r2, r1
 8007f6e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 f84f 	bl	8008014 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2220      	movs	r2, #32
 8007f82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b084      	sub	sp, #16
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
 8007fa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d101      	bne.n	8007fb0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007fac:	2302      	movs	r3, #2
 8007fae:	e02d      	b.n	800800c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2224      	movs	r2, #36	; 0x24
 8007fbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f022 0201 	bic.w	r2, r2, #1
 8007fd6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	683a      	ldr	r2, [r7, #0]
 8007fe8:	430a      	orrs	r2, r1
 8007fea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 f811 	bl	8008014 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	68fa      	ldr	r2, [r7, #12]
 8007ff8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2220      	movs	r2, #32
 8007ffe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	3710      	adds	r7, #16
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008014:	b480      	push	{r7}
 8008016:	b085      	sub	sp, #20
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008020:	2b00      	cmp	r3, #0
 8008022:	d108      	bne.n	8008036 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008034:	e031      	b.n	800809a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008036:	2308      	movs	r3, #8
 8008038:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800803a:	2308      	movs	r3, #8
 800803c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	0e5b      	lsrs	r3, r3, #25
 8008046:	b2db      	uxtb	r3, r3
 8008048:	f003 0307 	and.w	r3, r3, #7
 800804c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	0f5b      	lsrs	r3, r3, #29
 8008056:	b2db      	uxtb	r3, r3
 8008058:	f003 0307 	and.w	r3, r3, #7
 800805c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800805e:	7bbb      	ldrb	r3, [r7, #14]
 8008060:	7b3a      	ldrb	r2, [r7, #12]
 8008062:	4911      	ldr	r1, [pc, #68]	; (80080a8 <UARTEx_SetNbDataToProcess+0x94>)
 8008064:	5c8a      	ldrb	r2, [r1, r2]
 8008066:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800806a:	7b3a      	ldrb	r2, [r7, #12]
 800806c:	490f      	ldr	r1, [pc, #60]	; (80080ac <UARTEx_SetNbDataToProcess+0x98>)
 800806e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008070:	fb93 f3f2 	sdiv	r3, r3, r2
 8008074:	b29a      	uxth	r2, r3
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800807c:	7bfb      	ldrb	r3, [r7, #15]
 800807e:	7b7a      	ldrb	r2, [r7, #13]
 8008080:	4909      	ldr	r1, [pc, #36]	; (80080a8 <UARTEx_SetNbDataToProcess+0x94>)
 8008082:	5c8a      	ldrb	r2, [r1, r2]
 8008084:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008088:	7b7a      	ldrb	r2, [r7, #13]
 800808a:	4908      	ldr	r1, [pc, #32]	; (80080ac <UARTEx_SetNbDataToProcess+0x98>)
 800808c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800808e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008092:	b29a      	uxth	r2, r3
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800809a:	bf00      	nop
 800809c:	3714      	adds	r7, #20
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr
 80080a6:	bf00      	nop
 80080a8:	0800b6bc 	.word	0x0800b6bc
 80080ac:	0800b6c4 	.word	0x0800b6c4

080080b0 <__errno>:
 80080b0:	4b01      	ldr	r3, [pc, #4]	; (80080b8 <__errno+0x8>)
 80080b2:	6818      	ldr	r0, [r3, #0]
 80080b4:	4770      	bx	lr
 80080b6:	bf00      	nop
 80080b8:	20000010 	.word	0x20000010

080080bc <__libc_init_array>:
 80080bc:	b570      	push	{r4, r5, r6, lr}
 80080be:	4d0d      	ldr	r5, [pc, #52]	; (80080f4 <__libc_init_array+0x38>)
 80080c0:	4c0d      	ldr	r4, [pc, #52]	; (80080f8 <__libc_init_array+0x3c>)
 80080c2:	1b64      	subs	r4, r4, r5
 80080c4:	10a4      	asrs	r4, r4, #2
 80080c6:	2600      	movs	r6, #0
 80080c8:	42a6      	cmp	r6, r4
 80080ca:	d109      	bne.n	80080e0 <__libc_init_array+0x24>
 80080cc:	4d0b      	ldr	r5, [pc, #44]	; (80080fc <__libc_init_array+0x40>)
 80080ce:	4c0c      	ldr	r4, [pc, #48]	; (8008100 <__libc_init_array+0x44>)
 80080d0:	f002 fec2 	bl	800ae58 <_init>
 80080d4:	1b64      	subs	r4, r4, r5
 80080d6:	10a4      	asrs	r4, r4, #2
 80080d8:	2600      	movs	r6, #0
 80080da:	42a6      	cmp	r6, r4
 80080dc:	d105      	bne.n	80080ea <__libc_init_array+0x2e>
 80080de:	bd70      	pop	{r4, r5, r6, pc}
 80080e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80080e4:	4798      	blx	r3
 80080e6:	3601      	adds	r6, #1
 80080e8:	e7ee      	b.n	80080c8 <__libc_init_array+0xc>
 80080ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ee:	4798      	blx	r3
 80080f0:	3601      	adds	r6, #1
 80080f2:	e7f2      	b.n	80080da <__libc_init_array+0x1e>
 80080f4:	0800bab4 	.word	0x0800bab4
 80080f8:	0800bab4 	.word	0x0800bab4
 80080fc:	0800bab4 	.word	0x0800bab4
 8008100:	0800bab8 	.word	0x0800bab8

08008104 <malloc>:
 8008104:	4b02      	ldr	r3, [pc, #8]	; (8008110 <malloc+0xc>)
 8008106:	4601      	mov	r1, r0
 8008108:	6818      	ldr	r0, [r3, #0]
 800810a:	f000 b869 	b.w	80081e0 <_malloc_r>
 800810e:	bf00      	nop
 8008110:	20000010 	.word	0x20000010

08008114 <memcpy>:
 8008114:	440a      	add	r2, r1
 8008116:	4291      	cmp	r1, r2
 8008118:	f100 33ff 	add.w	r3, r0, #4294967295
 800811c:	d100      	bne.n	8008120 <memcpy+0xc>
 800811e:	4770      	bx	lr
 8008120:	b510      	push	{r4, lr}
 8008122:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008126:	f803 4f01 	strb.w	r4, [r3, #1]!
 800812a:	4291      	cmp	r1, r2
 800812c:	d1f9      	bne.n	8008122 <memcpy+0xe>
 800812e:	bd10      	pop	{r4, pc}

08008130 <memset>:
 8008130:	4402      	add	r2, r0
 8008132:	4603      	mov	r3, r0
 8008134:	4293      	cmp	r3, r2
 8008136:	d100      	bne.n	800813a <memset+0xa>
 8008138:	4770      	bx	lr
 800813a:	f803 1b01 	strb.w	r1, [r3], #1
 800813e:	e7f9      	b.n	8008134 <memset+0x4>

08008140 <_free_r>:
 8008140:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008142:	2900      	cmp	r1, #0
 8008144:	d048      	beq.n	80081d8 <_free_r+0x98>
 8008146:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800814a:	9001      	str	r0, [sp, #4]
 800814c:	2b00      	cmp	r3, #0
 800814e:	f1a1 0404 	sub.w	r4, r1, #4
 8008152:	bfb8      	it	lt
 8008154:	18e4      	addlt	r4, r4, r3
 8008156:	f001 fbc3 	bl	80098e0 <__malloc_lock>
 800815a:	4a20      	ldr	r2, [pc, #128]	; (80081dc <_free_r+0x9c>)
 800815c:	9801      	ldr	r0, [sp, #4]
 800815e:	6813      	ldr	r3, [r2, #0]
 8008160:	4615      	mov	r5, r2
 8008162:	b933      	cbnz	r3, 8008172 <_free_r+0x32>
 8008164:	6063      	str	r3, [r4, #4]
 8008166:	6014      	str	r4, [r2, #0]
 8008168:	b003      	add	sp, #12
 800816a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800816e:	f001 bbbd 	b.w	80098ec <__malloc_unlock>
 8008172:	42a3      	cmp	r3, r4
 8008174:	d90b      	bls.n	800818e <_free_r+0x4e>
 8008176:	6821      	ldr	r1, [r4, #0]
 8008178:	1862      	adds	r2, r4, r1
 800817a:	4293      	cmp	r3, r2
 800817c:	bf04      	itt	eq
 800817e:	681a      	ldreq	r2, [r3, #0]
 8008180:	685b      	ldreq	r3, [r3, #4]
 8008182:	6063      	str	r3, [r4, #4]
 8008184:	bf04      	itt	eq
 8008186:	1852      	addeq	r2, r2, r1
 8008188:	6022      	streq	r2, [r4, #0]
 800818a:	602c      	str	r4, [r5, #0]
 800818c:	e7ec      	b.n	8008168 <_free_r+0x28>
 800818e:	461a      	mov	r2, r3
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	b10b      	cbz	r3, 8008198 <_free_r+0x58>
 8008194:	42a3      	cmp	r3, r4
 8008196:	d9fa      	bls.n	800818e <_free_r+0x4e>
 8008198:	6811      	ldr	r1, [r2, #0]
 800819a:	1855      	adds	r5, r2, r1
 800819c:	42a5      	cmp	r5, r4
 800819e:	d10b      	bne.n	80081b8 <_free_r+0x78>
 80081a0:	6824      	ldr	r4, [r4, #0]
 80081a2:	4421      	add	r1, r4
 80081a4:	1854      	adds	r4, r2, r1
 80081a6:	42a3      	cmp	r3, r4
 80081a8:	6011      	str	r1, [r2, #0]
 80081aa:	d1dd      	bne.n	8008168 <_free_r+0x28>
 80081ac:	681c      	ldr	r4, [r3, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	6053      	str	r3, [r2, #4]
 80081b2:	4421      	add	r1, r4
 80081b4:	6011      	str	r1, [r2, #0]
 80081b6:	e7d7      	b.n	8008168 <_free_r+0x28>
 80081b8:	d902      	bls.n	80081c0 <_free_r+0x80>
 80081ba:	230c      	movs	r3, #12
 80081bc:	6003      	str	r3, [r0, #0]
 80081be:	e7d3      	b.n	8008168 <_free_r+0x28>
 80081c0:	6825      	ldr	r5, [r4, #0]
 80081c2:	1961      	adds	r1, r4, r5
 80081c4:	428b      	cmp	r3, r1
 80081c6:	bf04      	itt	eq
 80081c8:	6819      	ldreq	r1, [r3, #0]
 80081ca:	685b      	ldreq	r3, [r3, #4]
 80081cc:	6063      	str	r3, [r4, #4]
 80081ce:	bf04      	itt	eq
 80081d0:	1949      	addeq	r1, r1, r5
 80081d2:	6021      	streq	r1, [r4, #0]
 80081d4:	6054      	str	r4, [r2, #4]
 80081d6:	e7c7      	b.n	8008168 <_free_r+0x28>
 80081d8:	b003      	add	sp, #12
 80081da:	bd30      	pop	{r4, r5, pc}
 80081dc:	2000020c 	.word	0x2000020c

080081e0 <_malloc_r>:
 80081e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e2:	1ccd      	adds	r5, r1, #3
 80081e4:	f025 0503 	bic.w	r5, r5, #3
 80081e8:	3508      	adds	r5, #8
 80081ea:	2d0c      	cmp	r5, #12
 80081ec:	bf38      	it	cc
 80081ee:	250c      	movcc	r5, #12
 80081f0:	2d00      	cmp	r5, #0
 80081f2:	4606      	mov	r6, r0
 80081f4:	db01      	blt.n	80081fa <_malloc_r+0x1a>
 80081f6:	42a9      	cmp	r1, r5
 80081f8:	d903      	bls.n	8008202 <_malloc_r+0x22>
 80081fa:	230c      	movs	r3, #12
 80081fc:	6033      	str	r3, [r6, #0]
 80081fe:	2000      	movs	r0, #0
 8008200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008202:	f001 fb6d 	bl	80098e0 <__malloc_lock>
 8008206:	4921      	ldr	r1, [pc, #132]	; (800828c <_malloc_r+0xac>)
 8008208:	680a      	ldr	r2, [r1, #0]
 800820a:	4614      	mov	r4, r2
 800820c:	b99c      	cbnz	r4, 8008236 <_malloc_r+0x56>
 800820e:	4f20      	ldr	r7, [pc, #128]	; (8008290 <_malloc_r+0xb0>)
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	b923      	cbnz	r3, 800821e <_malloc_r+0x3e>
 8008214:	4621      	mov	r1, r4
 8008216:	4630      	mov	r0, r6
 8008218:	f000 fca6 	bl	8008b68 <_sbrk_r>
 800821c:	6038      	str	r0, [r7, #0]
 800821e:	4629      	mov	r1, r5
 8008220:	4630      	mov	r0, r6
 8008222:	f000 fca1 	bl	8008b68 <_sbrk_r>
 8008226:	1c43      	adds	r3, r0, #1
 8008228:	d123      	bne.n	8008272 <_malloc_r+0x92>
 800822a:	230c      	movs	r3, #12
 800822c:	6033      	str	r3, [r6, #0]
 800822e:	4630      	mov	r0, r6
 8008230:	f001 fb5c 	bl	80098ec <__malloc_unlock>
 8008234:	e7e3      	b.n	80081fe <_malloc_r+0x1e>
 8008236:	6823      	ldr	r3, [r4, #0]
 8008238:	1b5b      	subs	r3, r3, r5
 800823a:	d417      	bmi.n	800826c <_malloc_r+0x8c>
 800823c:	2b0b      	cmp	r3, #11
 800823e:	d903      	bls.n	8008248 <_malloc_r+0x68>
 8008240:	6023      	str	r3, [r4, #0]
 8008242:	441c      	add	r4, r3
 8008244:	6025      	str	r5, [r4, #0]
 8008246:	e004      	b.n	8008252 <_malloc_r+0x72>
 8008248:	6863      	ldr	r3, [r4, #4]
 800824a:	42a2      	cmp	r2, r4
 800824c:	bf0c      	ite	eq
 800824e:	600b      	streq	r3, [r1, #0]
 8008250:	6053      	strne	r3, [r2, #4]
 8008252:	4630      	mov	r0, r6
 8008254:	f001 fb4a 	bl	80098ec <__malloc_unlock>
 8008258:	f104 000b 	add.w	r0, r4, #11
 800825c:	1d23      	adds	r3, r4, #4
 800825e:	f020 0007 	bic.w	r0, r0, #7
 8008262:	1ac2      	subs	r2, r0, r3
 8008264:	d0cc      	beq.n	8008200 <_malloc_r+0x20>
 8008266:	1a1b      	subs	r3, r3, r0
 8008268:	50a3      	str	r3, [r4, r2]
 800826a:	e7c9      	b.n	8008200 <_malloc_r+0x20>
 800826c:	4622      	mov	r2, r4
 800826e:	6864      	ldr	r4, [r4, #4]
 8008270:	e7cc      	b.n	800820c <_malloc_r+0x2c>
 8008272:	1cc4      	adds	r4, r0, #3
 8008274:	f024 0403 	bic.w	r4, r4, #3
 8008278:	42a0      	cmp	r0, r4
 800827a:	d0e3      	beq.n	8008244 <_malloc_r+0x64>
 800827c:	1a21      	subs	r1, r4, r0
 800827e:	4630      	mov	r0, r6
 8008280:	f000 fc72 	bl	8008b68 <_sbrk_r>
 8008284:	3001      	adds	r0, #1
 8008286:	d1dd      	bne.n	8008244 <_malloc_r+0x64>
 8008288:	e7cf      	b.n	800822a <_malloc_r+0x4a>
 800828a:	bf00      	nop
 800828c:	2000020c 	.word	0x2000020c
 8008290:	20000210 	.word	0x20000210

08008294 <__cvt>:
 8008294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008298:	ec55 4b10 	vmov	r4, r5, d0
 800829c:	2d00      	cmp	r5, #0
 800829e:	460e      	mov	r6, r1
 80082a0:	4619      	mov	r1, r3
 80082a2:	462b      	mov	r3, r5
 80082a4:	bfbb      	ittet	lt
 80082a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80082aa:	461d      	movlt	r5, r3
 80082ac:	2300      	movge	r3, #0
 80082ae:	232d      	movlt	r3, #45	; 0x2d
 80082b0:	700b      	strb	r3, [r1, #0]
 80082b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80082b8:	4691      	mov	r9, r2
 80082ba:	f023 0820 	bic.w	r8, r3, #32
 80082be:	bfbc      	itt	lt
 80082c0:	4622      	movlt	r2, r4
 80082c2:	4614      	movlt	r4, r2
 80082c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80082c8:	d005      	beq.n	80082d6 <__cvt+0x42>
 80082ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80082ce:	d100      	bne.n	80082d2 <__cvt+0x3e>
 80082d0:	3601      	adds	r6, #1
 80082d2:	2102      	movs	r1, #2
 80082d4:	e000      	b.n	80082d8 <__cvt+0x44>
 80082d6:	2103      	movs	r1, #3
 80082d8:	ab03      	add	r3, sp, #12
 80082da:	9301      	str	r3, [sp, #4]
 80082dc:	ab02      	add	r3, sp, #8
 80082de:	9300      	str	r3, [sp, #0]
 80082e0:	ec45 4b10 	vmov	d0, r4, r5
 80082e4:	4653      	mov	r3, sl
 80082e6:	4632      	mov	r2, r6
 80082e8:	f000 fd0a 	bl	8008d00 <_dtoa_r>
 80082ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80082f0:	4607      	mov	r7, r0
 80082f2:	d102      	bne.n	80082fa <__cvt+0x66>
 80082f4:	f019 0f01 	tst.w	r9, #1
 80082f8:	d022      	beq.n	8008340 <__cvt+0xac>
 80082fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80082fe:	eb07 0906 	add.w	r9, r7, r6
 8008302:	d110      	bne.n	8008326 <__cvt+0x92>
 8008304:	783b      	ldrb	r3, [r7, #0]
 8008306:	2b30      	cmp	r3, #48	; 0x30
 8008308:	d10a      	bne.n	8008320 <__cvt+0x8c>
 800830a:	2200      	movs	r2, #0
 800830c:	2300      	movs	r3, #0
 800830e:	4620      	mov	r0, r4
 8008310:	4629      	mov	r1, r5
 8008312:	f7f8 fbb1 	bl	8000a78 <__aeabi_dcmpeq>
 8008316:	b918      	cbnz	r0, 8008320 <__cvt+0x8c>
 8008318:	f1c6 0601 	rsb	r6, r6, #1
 800831c:	f8ca 6000 	str.w	r6, [sl]
 8008320:	f8da 3000 	ldr.w	r3, [sl]
 8008324:	4499      	add	r9, r3
 8008326:	2200      	movs	r2, #0
 8008328:	2300      	movs	r3, #0
 800832a:	4620      	mov	r0, r4
 800832c:	4629      	mov	r1, r5
 800832e:	f7f8 fba3 	bl	8000a78 <__aeabi_dcmpeq>
 8008332:	b108      	cbz	r0, 8008338 <__cvt+0xa4>
 8008334:	f8cd 900c 	str.w	r9, [sp, #12]
 8008338:	2230      	movs	r2, #48	; 0x30
 800833a:	9b03      	ldr	r3, [sp, #12]
 800833c:	454b      	cmp	r3, r9
 800833e:	d307      	bcc.n	8008350 <__cvt+0xbc>
 8008340:	9b03      	ldr	r3, [sp, #12]
 8008342:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008344:	1bdb      	subs	r3, r3, r7
 8008346:	4638      	mov	r0, r7
 8008348:	6013      	str	r3, [r2, #0]
 800834a:	b004      	add	sp, #16
 800834c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008350:	1c59      	adds	r1, r3, #1
 8008352:	9103      	str	r1, [sp, #12]
 8008354:	701a      	strb	r2, [r3, #0]
 8008356:	e7f0      	b.n	800833a <__cvt+0xa6>

08008358 <__exponent>:
 8008358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800835a:	4603      	mov	r3, r0
 800835c:	2900      	cmp	r1, #0
 800835e:	bfb8      	it	lt
 8008360:	4249      	neglt	r1, r1
 8008362:	f803 2b02 	strb.w	r2, [r3], #2
 8008366:	bfb4      	ite	lt
 8008368:	222d      	movlt	r2, #45	; 0x2d
 800836a:	222b      	movge	r2, #43	; 0x2b
 800836c:	2909      	cmp	r1, #9
 800836e:	7042      	strb	r2, [r0, #1]
 8008370:	dd2a      	ble.n	80083c8 <__exponent+0x70>
 8008372:	f10d 0407 	add.w	r4, sp, #7
 8008376:	46a4      	mov	ip, r4
 8008378:	270a      	movs	r7, #10
 800837a:	46a6      	mov	lr, r4
 800837c:	460a      	mov	r2, r1
 800837e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008382:	fb07 1516 	mls	r5, r7, r6, r1
 8008386:	3530      	adds	r5, #48	; 0x30
 8008388:	2a63      	cmp	r2, #99	; 0x63
 800838a:	f104 34ff 	add.w	r4, r4, #4294967295
 800838e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008392:	4631      	mov	r1, r6
 8008394:	dcf1      	bgt.n	800837a <__exponent+0x22>
 8008396:	3130      	adds	r1, #48	; 0x30
 8008398:	f1ae 0502 	sub.w	r5, lr, #2
 800839c:	f804 1c01 	strb.w	r1, [r4, #-1]
 80083a0:	1c44      	adds	r4, r0, #1
 80083a2:	4629      	mov	r1, r5
 80083a4:	4561      	cmp	r1, ip
 80083a6:	d30a      	bcc.n	80083be <__exponent+0x66>
 80083a8:	f10d 0209 	add.w	r2, sp, #9
 80083ac:	eba2 020e 	sub.w	r2, r2, lr
 80083b0:	4565      	cmp	r5, ip
 80083b2:	bf88      	it	hi
 80083b4:	2200      	movhi	r2, #0
 80083b6:	4413      	add	r3, r2
 80083b8:	1a18      	subs	r0, r3, r0
 80083ba:	b003      	add	sp, #12
 80083bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083c2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80083c6:	e7ed      	b.n	80083a4 <__exponent+0x4c>
 80083c8:	2330      	movs	r3, #48	; 0x30
 80083ca:	3130      	adds	r1, #48	; 0x30
 80083cc:	7083      	strb	r3, [r0, #2]
 80083ce:	70c1      	strb	r1, [r0, #3]
 80083d0:	1d03      	adds	r3, r0, #4
 80083d2:	e7f1      	b.n	80083b8 <__exponent+0x60>

080083d4 <_printf_float>:
 80083d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d8:	ed2d 8b02 	vpush	{d8}
 80083dc:	b08d      	sub	sp, #52	; 0x34
 80083de:	460c      	mov	r4, r1
 80083e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80083e4:	4616      	mov	r6, r2
 80083e6:	461f      	mov	r7, r3
 80083e8:	4605      	mov	r5, r0
 80083ea:	f001 fa75 	bl	80098d8 <_localeconv_r>
 80083ee:	f8d0 a000 	ldr.w	sl, [r0]
 80083f2:	4650      	mov	r0, sl
 80083f4:	f7f7 fec4 	bl	8000180 <strlen>
 80083f8:	2300      	movs	r3, #0
 80083fa:	930a      	str	r3, [sp, #40]	; 0x28
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	9305      	str	r3, [sp, #20]
 8008400:	f8d8 3000 	ldr.w	r3, [r8]
 8008404:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008408:	3307      	adds	r3, #7
 800840a:	f023 0307 	bic.w	r3, r3, #7
 800840e:	f103 0208 	add.w	r2, r3, #8
 8008412:	f8c8 2000 	str.w	r2, [r8]
 8008416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800841a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800841e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008422:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008426:	9307      	str	r3, [sp, #28]
 8008428:	f8cd 8018 	str.w	r8, [sp, #24]
 800842c:	ee08 0a10 	vmov	s16, r0
 8008430:	4b9f      	ldr	r3, [pc, #636]	; (80086b0 <_printf_float+0x2dc>)
 8008432:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008436:	f04f 32ff 	mov.w	r2, #4294967295
 800843a:	f7f8 fb4f 	bl	8000adc <__aeabi_dcmpun>
 800843e:	bb88      	cbnz	r0, 80084a4 <_printf_float+0xd0>
 8008440:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008444:	4b9a      	ldr	r3, [pc, #616]	; (80086b0 <_printf_float+0x2dc>)
 8008446:	f04f 32ff 	mov.w	r2, #4294967295
 800844a:	f7f8 fb29 	bl	8000aa0 <__aeabi_dcmple>
 800844e:	bb48      	cbnz	r0, 80084a4 <_printf_float+0xd0>
 8008450:	2200      	movs	r2, #0
 8008452:	2300      	movs	r3, #0
 8008454:	4640      	mov	r0, r8
 8008456:	4649      	mov	r1, r9
 8008458:	f7f8 fb18 	bl	8000a8c <__aeabi_dcmplt>
 800845c:	b110      	cbz	r0, 8008464 <_printf_float+0x90>
 800845e:	232d      	movs	r3, #45	; 0x2d
 8008460:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008464:	4b93      	ldr	r3, [pc, #588]	; (80086b4 <_printf_float+0x2e0>)
 8008466:	4894      	ldr	r0, [pc, #592]	; (80086b8 <_printf_float+0x2e4>)
 8008468:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800846c:	bf94      	ite	ls
 800846e:	4698      	movls	r8, r3
 8008470:	4680      	movhi	r8, r0
 8008472:	2303      	movs	r3, #3
 8008474:	6123      	str	r3, [r4, #16]
 8008476:	9b05      	ldr	r3, [sp, #20]
 8008478:	f023 0204 	bic.w	r2, r3, #4
 800847c:	6022      	str	r2, [r4, #0]
 800847e:	f04f 0900 	mov.w	r9, #0
 8008482:	9700      	str	r7, [sp, #0]
 8008484:	4633      	mov	r3, r6
 8008486:	aa0b      	add	r2, sp, #44	; 0x2c
 8008488:	4621      	mov	r1, r4
 800848a:	4628      	mov	r0, r5
 800848c:	f000 f9d8 	bl	8008840 <_printf_common>
 8008490:	3001      	adds	r0, #1
 8008492:	f040 8090 	bne.w	80085b6 <_printf_float+0x1e2>
 8008496:	f04f 30ff 	mov.w	r0, #4294967295
 800849a:	b00d      	add	sp, #52	; 0x34
 800849c:	ecbd 8b02 	vpop	{d8}
 80084a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a4:	4642      	mov	r2, r8
 80084a6:	464b      	mov	r3, r9
 80084a8:	4640      	mov	r0, r8
 80084aa:	4649      	mov	r1, r9
 80084ac:	f7f8 fb16 	bl	8000adc <__aeabi_dcmpun>
 80084b0:	b140      	cbz	r0, 80084c4 <_printf_float+0xf0>
 80084b2:	464b      	mov	r3, r9
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	bfbc      	itt	lt
 80084b8:	232d      	movlt	r3, #45	; 0x2d
 80084ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80084be:	487f      	ldr	r0, [pc, #508]	; (80086bc <_printf_float+0x2e8>)
 80084c0:	4b7f      	ldr	r3, [pc, #508]	; (80086c0 <_printf_float+0x2ec>)
 80084c2:	e7d1      	b.n	8008468 <_printf_float+0x94>
 80084c4:	6863      	ldr	r3, [r4, #4]
 80084c6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80084ca:	9206      	str	r2, [sp, #24]
 80084cc:	1c5a      	adds	r2, r3, #1
 80084ce:	d13f      	bne.n	8008550 <_printf_float+0x17c>
 80084d0:	2306      	movs	r3, #6
 80084d2:	6063      	str	r3, [r4, #4]
 80084d4:	9b05      	ldr	r3, [sp, #20]
 80084d6:	6861      	ldr	r1, [r4, #4]
 80084d8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80084dc:	2300      	movs	r3, #0
 80084de:	9303      	str	r3, [sp, #12]
 80084e0:	ab0a      	add	r3, sp, #40	; 0x28
 80084e2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80084e6:	ab09      	add	r3, sp, #36	; 0x24
 80084e8:	ec49 8b10 	vmov	d0, r8, r9
 80084ec:	9300      	str	r3, [sp, #0]
 80084ee:	6022      	str	r2, [r4, #0]
 80084f0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80084f4:	4628      	mov	r0, r5
 80084f6:	f7ff fecd 	bl	8008294 <__cvt>
 80084fa:	9b06      	ldr	r3, [sp, #24]
 80084fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80084fe:	2b47      	cmp	r3, #71	; 0x47
 8008500:	4680      	mov	r8, r0
 8008502:	d108      	bne.n	8008516 <_printf_float+0x142>
 8008504:	1cc8      	adds	r0, r1, #3
 8008506:	db02      	blt.n	800850e <_printf_float+0x13a>
 8008508:	6863      	ldr	r3, [r4, #4]
 800850a:	4299      	cmp	r1, r3
 800850c:	dd41      	ble.n	8008592 <_printf_float+0x1be>
 800850e:	f1ab 0b02 	sub.w	fp, fp, #2
 8008512:	fa5f fb8b 	uxtb.w	fp, fp
 8008516:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800851a:	d820      	bhi.n	800855e <_printf_float+0x18a>
 800851c:	3901      	subs	r1, #1
 800851e:	465a      	mov	r2, fp
 8008520:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008524:	9109      	str	r1, [sp, #36]	; 0x24
 8008526:	f7ff ff17 	bl	8008358 <__exponent>
 800852a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800852c:	1813      	adds	r3, r2, r0
 800852e:	2a01      	cmp	r2, #1
 8008530:	4681      	mov	r9, r0
 8008532:	6123      	str	r3, [r4, #16]
 8008534:	dc02      	bgt.n	800853c <_printf_float+0x168>
 8008536:	6822      	ldr	r2, [r4, #0]
 8008538:	07d2      	lsls	r2, r2, #31
 800853a:	d501      	bpl.n	8008540 <_printf_float+0x16c>
 800853c:	3301      	adds	r3, #1
 800853e:	6123      	str	r3, [r4, #16]
 8008540:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008544:	2b00      	cmp	r3, #0
 8008546:	d09c      	beq.n	8008482 <_printf_float+0xae>
 8008548:	232d      	movs	r3, #45	; 0x2d
 800854a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800854e:	e798      	b.n	8008482 <_printf_float+0xae>
 8008550:	9a06      	ldr	r2, [sp, #24]
 8008552:	2a47      	cmp	r2, #71	; 0x47
 8008554:	d1be      	bne.n	80084d4 <_printf_float+0x100>
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1bc      	bne.n	80084d4 <_printf_float+0x100>
 800855a:	2301      	movs	r3, #1
 800855c:	e7b9      	b.n	80084d2 <_printf_float+0xfe>
 800855e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008562:	d118      	bne.n	8008596 <_printf_float+0x1c2>
 8008564:	2900      	cmp	r1, #0
 8008566:	6863      	ldr	r3, [r4, #4]
 8008568:	dd0b      	ble.n	8008582 <_printf_float+0x1ae>
 800856a:	6121      	str	r1, [r4, #16]
 800856c:	b913      	cbnz	r3, 8008574 <_printf_float+0x1a0>
 800856e:	6822      	ldr	r2, [r4, #0]
 8008570:	07d0      	lsls	r0, r2, #31
 8008572:	d502      	bpl.n	800857a <_printf_float+0x1a6>
 8008574:	3301      	adds	r3, #1
 8008576:	440b      	add	r3, r1
 8008578:	6123      	str	r3, [r4, #16]
 800857a:	65a1      	str	r1, [r4, #88]	; 0x58
 800857c:	f04f 0900 	mov.w	r9, #0
 8008580:	e7de      	b.n	8008540 <_printf_float+0x16c>
 8008582:	b913      	cbnz	r3, 800858a <_printf_float+0x1b6>
 8008584:	6822      	ldr	r2, [r4, #0]
 8008586:	07d2      	lsls	r2, r2, #31
 8008588:	d501      	bpl.n	800858e <_printf_float+0x1ba>
 800858a:	3302      	adds	r3, #2
 800858c:	e7f4      	b.n	8008578 <_printf_float+0x1a4>
 800858e:	2301      	movs	r3, #1
 8008590:	e7f2      	b.n	8008578 <_printf_float+0x1a4>
 8008592:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008596:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008598:	4299      	cmp	r1, r3
 800859a:	db05      	blt.n	80085a8 <_printf_float+0x1d4>
 800859c:	6823      	ldr	r3, [r4, #0]
 800859e:	6121      	str	r1, [r4, #16]
 80085a0:	07d8      	lsls	r0, r3, #31
 80085a2:	d5ea      	bpl.n	800857a <_printf_float+0x1a6>
 80085a4:	1c4b      	adds	r3, r1, #1
 80085a6:	e7e7      	b.n	8008578 <_printf_float+0x1a4>
 80085a8:	2900      	cmp	r1, #0
 80085aa:	bfd4      	ite	le
 80085ac:	f1c1 0202 	rsble	r2, r1, #2
 80085b0:	2201      	movgt	r2, #1
 80085b2:	4413      	add	r3, r2
 80085b4:	e7e0      	b.n	8008578 <_printf_float+0x1a4>
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	055a      	lsls	r2, r3, #21
 80085ba:	d407      	bmi.n	80085cc <_printf_float+0x1f8>
 80085bc:	6923      	ldr	r3, [r4, #16]
 80085be:	4642      	mov	r2, r8
 80085c0:	4631      	mov	r1, r6
 80085c2:	4628      	mov	r0, r5
 80085c4:	47b8      	blx	r7
 80085c6:	3001      	adds	r0, #1
 80085c8:	d12c      	bne.n	8008624 <_printf_float+0x250>
 80085ca:	e764      	b.n	8008496 <_printf_float+0xc2>
 80085cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80085d0:	f240 80e0 	bls.w	8008794 <_printf_float+0x3c0>
 80085d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085d8:	2200      	movs	r2, #0
 80085da:	2300      	movs	r3, #0
 80085dc:	f7f8 fa4c 	bl	8000a78 <__aeabi_dcmpeq>
 80085e0:	2800      	cmp	r0, #0
 80085e2:	d034      	beq.n	800864e <_printf_float+0x27a>
 80085e4:	4a37      	ldr	r2, [pc, #220]	; (80086c4 <_printf_float+0x2f0>)
 80085e6:	2301      	movs	r3, #1
 80085e8:	4631      	mov	r1, r6
 80085ea:	4628      	mov	r0, r5
 80085ec:	47b8      	blx	r7
 80085ee:	3001      	adds	r0, #1
 80085f0:	f43f af51 	beq.w	8008496 <_printf_float+0xc2>
 80085f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80085f8:	429a      	cmp	r2, r3
 80085fa:	db02      	blt.n	8008602 <_printf_float+0x22e>
 80085fc:	6823      	ldr	r3, [r4, #0]
 80085fe:	07d8      	lsls	r0, r3, #31
 8008600:	d510      	bpl.n	8008624 <_printf_float+0x250>
 8008602:	ee18 3a10 	vmov	r3, s16
 8008606:	4652      	mov	r2, sl
 8008608:	4631      	mov	r1, r6
 800860a:	4628      	mov	r0, r5
 800860c:	47b8      	blx	r7
 800860e:	3001      	adds	r0, #1
 8008610:	f43f af41 	beq.w	8008496 <_printf_float+0xc2>
 8008614:	f04f 0800 	mov.w	r8, #0
 8008618:	f104 091a 	add.w	r9, r4, #26
 800861c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800861e:	3b01      	subs	r3, #1
 8008620:	4543      	cmp	r3, r8
 8008622:	dc09      	bgt.n	8008638 <_printf_float+0x264>
 8008624:	6823      	ldr	r3, [r4, #0]
 8008626:	079b      	lsls	r3, r3, #30
 8008628:	f100 8105 	bmi.w	8008836 <_printf_float+0x462>
 800862c:	68e0      	ldr	r0, [r4, #12]
 800862e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008630:	4298      	cmp	r0, r3
 8008632:	bfb8      	it	lt
 8008634:	4618      	movlt	r0, r3
 8008636:	e730      	b.n	800849a <_printf_float+0xc6>
 8008638:	2301      	movs	r3, #1
 800863a:	464a      	mov	r2, r9
 800863c:	4631      	mov	r1, r6
 800863e:	4628      	mov	r0, r5
 8008640:	47b8      	blx	r7
 8008642:	3001      	adds	r0, #1
 8008644:	f43f af27 	beq.w	8008496 <_printf_float+0xc2>
 8008648:	f108 0801 	add.w	r8, r8, #1
 800864c:	e7e6      	b.n	800861c <_printf_float+0x248>
 800864e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008650:	2b00      	cmp	r3, #0
 8008652:	dc39      	bgt.n	80086c8 <_printf_float+0x2f4>
 8008654:	4a1b      	ldr	r2, [pc, #108]	; (80086c4 <_printf_float+0x2f0>)
 8008656:	2301      	movs	r3, #1
 8008658:	4631      	mov	r1, r6
 800865a:	4628      	mov	r0, r5
 800865c:	47b8      	blx	r7
 800865e:	3001      	adds	r0, #1
 8008660:	f43f af19 	beq.w	8008496 <_printf_float+0xc2>
 8008664:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008668:	4313      	orrs	r3, r2
 800866a:	d102      	bne.n	8008672 <_printf_float+0x29e>
 800866c:	6823      	ldr	r3, [r4, #0]
 800866e:	07d9      	lsls	r1, r3, #31
 8008670:	d5d8      	bpl.n	8008624 <_printf_float+0x250>
 8008672:	ee18 3a10 	vmov	r3, s16
 8008676:	4652      	mov	r2, sl
 8008678:	4631      	mov	r1, r6
 800867a:	4628      	mov	r0, r5
 800867c:	47b8      	blx	r7
 800867e:	3001      	adds	r0, #1
 8008680:	f43f af09 	beq.w	8008496 <_printf_float+0xc2>
 8008684:	f04f 0900 	mov.w	r9, #0
 8008688:	f104 0a1a 	add.w	sl, r4, #26
 800868c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800868e:	425b      	negs	r3, r3
 8008690:	454b      	cmp	r3, r9
 8008692:	dc01      	bgt.n	8008698 <_printf_float+0x2c4>
 8008694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008696:	e792      	b.n	80085be <_printf_float+0x1ea>
 8008698:	2301      	movs	r3, #1
 800869a:	4652      	mov	r2, sl
 800869c:	4631      	mov	r1, r6
 800869e:	4628      	mov	r0, r5
 80086a0:	47b8      	blx	r7
 80086a2:	3001      	adds	r0, #1
 80086a4:	f43f aef7 	beq.w	8008496 <_printf_float+0xc2>
 80086a8:	f109 0901 	add.w	r9, r9, #1
 80086ac:	e7ee      	b.n	800868c <_printf_float+0x2b8>
 80086ae:	bf00      	nop
 80086b0:	7fefffff 	.word	0x7fefffff
 80086b4:	0800b6d0 	.word	0x0800b6d0
 80086b8:	0800b6d4 	.word	0x0800b6d4
 80086bc:	0800b6dc 	.word	0x0800b6dc
 80086c0:	0800b6d8 	.word	0x0800b6d8
 80086c4:	0800b6e0 	.word	0x0800b6e0
 80086c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80086cc:	429a      	cmp	r2, r3
 80086ce:	bfa8      	it	ge
 80086d0:	461a      	movge	r2, r3
 80086d2:	2a00      	cmp	r2, #0
 80086d4:	4691      	mov	r9, r2
 80086d6:	dc37      	bgt.n	8008748 <_printf_float+0x374>
 80086d8:	f04f 0b00 	mov.w	fp, #0
 80086dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086e0:	f104 021a 	add.w	r2, r4, #26
 80086e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80086e6:	9305      	str	r3, [sp, #20]
 80086e8:	eba3 0309 	sub.w	r3, r3, r9
 80086ec:	455b      	cmp	r3, fp
 80086ee:	dc33      	bgt.n	8008758 <_printf_float+0x384>
 80086f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086f4:	429a      	cmp	r2, r3
 80086f6:	db3b      	blt.n	8008770 <_printf_float+0x39c>
 80086f8:	6823      	ldr	r3, [r4, #0]
 80086fa:	07da      	lsls	r2, r3, #31
 80086fc:	d438      	bmi.n	8008770 <_printf_float+0x39c>
 80086fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008700:	9b05      	ldr	r3, [sp, #20]
 8008702:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008704:	1ad3      	subs	r3, r2, r3
 8008706:	eba2 0901 	sub.w	r9, r2, r1
 800870a:	4599      	cmp	r9, r3
 800870c:	bfa8      	it	ge
 800870e:	4699      	movge	r9, r3
 8008710:	f1b9 0f00 	cmp.w	r9, #0
 8008714:	dc35      	bgt.n	8008782 <_printf_float+0x3ae>
 8008716:	f04f 0800 	mov.w	r8, #0
 800871a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800871e:	f104 0a1a 	add.w	sl, r4, #26
 8008722:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008726:	1a9b      	subs	r3, r3, r2
 8008728:	eba3 0309 	sub.w	r3, r3, r9
 800872c:	4543      	cmp	r3, r8
 800872e:	f77f af79 	ble.w	8008624 <_printf_float+0x250>
 8008732:	2301      	movs	r3, #1
 8008734:	4652      	mov	r2, sl
 8008736:	4631      	mov	r1, r6
 8008738:	4628      	mov	r0, r5
 800873a:	47b8      	blx	r7
 800873c:	3001      	adds	r0, #1
 800873e:	f43f aeaa 	beq.w	8008496 <_printf_float+0xc2>
 8008742:	f108 0801 	add.w	r8, r8, #1
 8008746:	e7ec      	b.n	8008722 <_printf_float+0x34e>
 8008748:	4613      	mov	r3, r2
 800874a:	4631      	mov	r1, r6
 800874c:	4642      	mov	r2, r8
 800874e:	4628      	mov	r0, r5
 8008750:	47b8      	blx	r7
 8008752:	3001      	adds	r0, #1
 8008754:	d1c0      	bne.n	80086d8 <_printf_float+0x304>
 8008756:	e69e      	b.n	8008496 <_printf_float+0xc2>
 8008758:	2301      	movs	r3, #1
 800875a:	4631      	mov	r1, r6
 800875c:	4628      	mov	r0, r5
 800875e:	9205      	str	r2, [sp, #20]
 8008760:	47b8      	blx	r7
 8008762:	3001      	adds	r0, #1
 8008764:	f43f ae97 	beq.w	8008496 <_printf_float+0xc2>
 8008768:	9a05      	ldr	r2, [sp, #20]
 800876a:	f10b 0b01 	add.w	fp, fp, #1
 800876e:	e7b9      	b.n	80086e4 <_printf_float+0x310>
 8008770:	ee18 3a10 	vmov	r3, s16
 8008774:	4652      	mov	r2, sl
 8008776:	4631      	mov	r1, r6
 8008778:	4628      	mov	r0, r5
 800877a:	47b8      	blx	r7
 800877c:	3001      	adds	r0, #1
 800877e:	d1be      	bne.n	80086fe <_printf_float+0x32a>
 8008780:	e689      	b.n	8008496 <_printf_float+0xc2>
 8008782:	9a05      	ldr	r2, [sp, #20]
 8008784:	464b      	mov	r3, r9
 8008786:	4442      	add	r2, r8
 8008788:	4631      	mov	r1, r6
 800878a:	4628      	mov	r0, r5
 800878c:	47b8      	blx	r7
 800878e:	3001      	adds	r0, #1
 8008790:	d1c1      	bne.n	8008716 <_printf_float+0x342>
 8008792:	e680      	b.n	8008496 <_printf_float+0xc2>
 8008794:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008796:	2a01      	cmp	r2, #1
 8008798:	dc01      	bgt.n	800879e <_printf_float+0x3ca>
 800879a:	07db      	lsls	r3, r3, #31
 800879c:	d538      	bpl.n	8008810 <_printf_float+0x43c>
 800879e:	2301      	movs	r3, #1
 80087a0:	4642      	mov	r2, r8
 80087a2:	4631      	mov	r1, r6
 80087a4:	4628      	mov	r0, r5
 80087a6:	47b8      	blx	r7
 80087a8:	3001      	adds	r0, #1
 80087aa:	f43f ae74 	beq.w	8008496 <_printf_float+0xc2>
 80087ae:	ee18 3a10 	vmov	r3, s16
 80087b2:	4652      	mov	r2, sl
 80087b4:	4631      	mov	r1, r6
 80087b6:	4628      	mov	r0, r5
 80087b8:	47b8      	blx	r7
 80087ba:	3001      	adds	r0, #1
 80087bc:	f43f ae6b 	beq.w	8008496 <_printf_float+0xc2>
 80087c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80087c4:	2200      	movs	r2, #0
 80087c6:	2300      	movs	r3, #0
 80087c8:	f7f8 f956 	bl	8000a78 <__aeabi_dcmpeq>
 80087cc:	b9d8      	cbnz	r0, 8008806 <_printf_float+0x432>
 80087ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087d0:	f108 0201 	add.w	r2, r8, #1
 80087d4:	3b01      	subs	r3, #1
 80087d6:	4631      	mov	r1, r6
 80087d8:	4628      	mov	r0, r5
 80087da:	47b8      	blx	r7
 80087dc:	3001      	adds	r0, #1
 80087de:	d10e      	bne.n	80087fe <_printf_float+0x42a>
 80087e0:	e659      	b.n	8008496 <_printf_float+0xc2>
 80087e2:	2301      	movs	r3, #1
 80087e4:	4652      	mov	r2, sl
 80087e6:	4631      	mov	r1, r6
 80087e8:	4628      	mov	r0, r5
 80087ea:	47b8      	blx	r7
 80087ec:	3001      	adds	r0, #1
 80087ee:	f43f ae52 	beq.w	8008496 <_printf_float+0xc2>
 80087f2:	f108 0801 	add.w	r8, r8, #1
 80087f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f8:	3b01      	subs	r3, #1
 80087fa:	4543      	cmp	r3, r8
 80087fc:	dcf1      	bgt.n	80087e2 <_printf_float+0x40e>
 80087fe:	464b      	mov	r3, r9
 8008800:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008804:	e6dc      	b.n	80085c0 <_printf_float+0x1ec>
 8008806:	f04f 0800 	mov.w	r8, #0
 800880a:	f104 0a1a 	add.w	sl, r4, #26
 800880e:	e7f2      	b.n	80087f6 <_printf_float+0x422>
 8008810:	2301      	movs	r3, #1
 8008812:	4642      	mov	r2, r8
 8008814:	e7df      	b.n	80087d6 <_printf_float+0x402>
 8008816:	2301      	movs	r3, #1
 8008818:	464a      	mov	r2, r9
 800881a:	4631      	mov	r1, r6
 800881c:	4628      	mov	r0, r5
 800881e:	47b8      	blx	r7
 8008820:	3001      	adds	r0, #1
 8008822:	f43f ae38 	beq.w	8008496 <_printf_float+0xc2>
 8008826:	f108 0801 	add.w	r8, r8, #1
 800882a:	68e3      	ldr	r3, [r4, #12]
 800882c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800882e:	1a5b      	subs	r3, r3, r1
 8008830:	4543      	cmp	r3, r8
 8008832:	dcf0      	bgt.n	8008816 <_printf_float+0x442>
 8008834:	e6fa      	b.n	800862c <_printf_float+0x258>
 8008836:	f04f 0800 	mov.w	r8, #0
 800883a:	f104 0919 	add.w	r9, r4, #25
 800883e:	e7f4      	b.n	800882a <_printf_float+0x456>

08008840 <_printf_common>:
 8008840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008844:	4616      	mov	r6, r2
 8008846:	4699      	mov	r9, r3
 8008848:	688a      	ldr	r2, [r1, #8]
 800884a:	690b      	ldr	r3, [r1, #16]
 800884c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008850:	4293      	cmp	r3, r2
 8008852:	bfb8      	it	lt
 8008854:	4613      	movlt	r3, r2
 8008856:	6033      	str	r3, [r6, #0]
 8008858:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800885c:	4607      	mov	r7, r0
 800885e:	460c      	mov	r4, r1
 8008860:	b10a      	cbz	r2, 8008866 <_printf_common+0x26>
 8008862:	3301      	adds	r3, #1
 8008864:	6033      	str	r3, [r6, #0]
 8008866:	6823      	ldr	r3, [r4, #0]
 8008868:	0699      	lsls	r1, r3, #26
 800886a:	bf42      	ittt	mi
 800886c:	6833      	ldrmi	r3, [r6, #0]
 800886e:	3302      	addmi	r3, #2
 8008870:	6033      	strmi	r3, [r6, #0]
 8008872:	6825      	ldr	r5, [r4, #0]
 8008874:	f015 0506 	ands.w	r5, r5, #6
 8008878:	d106      	bne.n	8008888 <_printf_common+0x48>
 800887a:	f104 0a19 	add.w	sl, r4, #25
 800887e:	68e3      	ldr	r3, [r4, #12]
 8008880:	6832      	ldr	r2, [r6, #0]
 8008882:	1a9b      	subs	r3, r3, r2
 8008884:	42ab      	cmp	r3, r5
 8008886:	dc26      	bgt.n	80088d6 <_printf_common+0x96>
 8008888:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800888c:	1e13      	subs	r3, r2, #0
 800888e:	6822      	ldr	r2, [r4, #0]
 8008890:	bf18      	it	ne
 8008892:	2301      	movne	r3, #1
 8008894:	0692      	lsls	r2, r2, #26
 8008896:	d42b      	bmi.n	80088f0 <_printf_common+0xb0>
 8008898:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800889c:	4649      	mov	r1, r9
 800889e:	4638      	mov	r0, r7
 80088a0:	47c0      	blx	r8
 80088a2:	3001      	adds	r0, #1
 80088a4:	d01e      	beq.n	80088e4 <_printf_common+0xa4>
 80088a6:	6823      	ldr	r3, [r4, #0]
 80088a8:	68e5      	ldr	r5, [r4, #12]
 80088aa:	6832      	ldr	r2, [r6, #0]
 80088ac:	f003 0306 	and.w	r3, r3, #6
 80088b0:	2b04      	cmp	r3, #4
 80088b2:	bf08      	it	eq
 80088b4:	1aad      	subeq	r5, r5, r2
 80088b6:	68a3      	ldr	r3, [r4, #8]
 80088b8:	6922      	ldr	r2, [r4, #16]
 80088ba:	bf0c      	ite	eq
 80088bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088c0:	2500      	movne	r5, #0
 80088c2:	4293      	cmp	r3, r2
 80088c4:	bfc4      	itt	gt
 80088c6:	1a9b      	subgt	r3, r3, r2
 80088c8:	18ed      	addgt	r5, r5, r3
 80088ca:	2600      	movs	r6, #0
 80088cc:	341a      	adds	r4, #26
 80088ce:	42b5      	cmp	r5, r6
 80088d0:	d11a      	bne.n	8008908 <_printf_common+0xc8>
 80088d2:	2000      	movs	r0, #0
 80088d4:	e008      	b.n	80088e8 <_printf_common+0xa8>
 80088d6:	2301      	movs	r3, #1
 80088d8:	4652      	mov	r2, sl
 80088da:	4649      	mov	r1, r9
 80088dc:	4638      	mov	r0, r7
 80088de:	47c0      	blx	r8
 80088e0:	3001      	adds	r0, #1
 80088e2:	d103      	bne.n	80088ec <_printf_common+0xac>
 80088e4:	f04f 30ff 	mov.w	r0, #4294967295
 80088e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ec:	3501      	adds	r5, #1
 80088ee:	e7c6      	b.n	800887e <_printf_common+0x3e>
 80088f0:	18e1      	adds	r1, r4, r3
 80088f2:	1c5a      	adds	r2, r3, #1
 80088f4:	2030      	movs	r0, #48	; 0x30
 80088f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80088fa:	4422      	add	r2, r4
 80088fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008900:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008904:	3302      	adds	r3, #2
 8008906:	e7c7      	b.n	8008898 <_printf_common+0x58>
 8008908:	2301      	movs	r3, #1
 800890a:	4622      	mov	r2, r4
 800890c:	4649      	mov	r1, r9
 800890e:	4638      	mov	r0, r7
 8008910:	47c0      	blx	r8
 8008912:	3001      	adds	r0, #1
 8008914:	d0e6      	beq.n	80088e4 <_printf_common+0xa4>
 8008916:	3601      	adds	r6, #1
 8008918:	e7d9      	b.n	80088ce <_printf_common+0x8e>
	...

0800891c <_printf_i>:
 800891c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008920:	460c      	mov	r4, r1
 8008922:	4691      	mov	r9, r2
 8008924:	7e27      	ldrb	r7, [r4, #24]
 8008926:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008928:	2f78      	cmp	r7, #120	; 0x78
 800892a:	4680      	mov	r8, r0
 800892c:	469a      	mov	sl, r3
 800892e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008932:	d807      	bhi.n	8008944 <_printf_i+0x28>
 8008934:	2f62      	cmp	r7, #98	; 0x62
 8008936:	d80a      	bhi.n	800894e <_printf_i+0x32>
 8008938:	2f00      	cmp	r7, #0
 800893a:	f000 80d8 	beq.w	8008aee <_printf_i+0x1d2>
 800893e:	2f58      	cmp	r7, #88	; 0x58
 8008940:	f000 80a3 	beq.w	8008a8a <_printf_i+0x16e>
 8008944:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008948:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800894c:	e03a      	b.n	80089c4 <_printf_i+0xa8>
 800894e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008952:	2b15      	cmp	r3, #21
 8008954:	d8f6      	bhi.n	8008944 <_printf_i+0x28>
 8008956:	a001      	add	r0, pc, #4	; (adr r0, 800895c <_printf_i+0x40>)
 8008958:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800895c:	080089b5 	.word	0x080089b5
 8008960:	080089c9 	.word	0x080089c9
 8008964:	08008945 	.word	0x08008945
 8008968:	08008945 	.word	0x08008945
 800896c:	08008945 	.word	0x08008945
 8008970:	08008945 	.word	0x08008945
 8008974:	080089c9 	.word	0x080089c9
 8008978:	08008945 	.word	0x08008945
 800897c:	08008945 	.word	0x08008945
 8008980:	08008945 	.word	0x08008945
 8008984:	08008945 	.word	0x08008945
 8008988:	08008ad5 	.word	0x08008ad5
 800898c:	080089f9 	.word	0x080089f9
 8008990:	08008ab7 	.word	0x08008ab7
 8008994:	08008945 	.word	0x08008945
 8008998:	08008945 	.word	0x08008945
 800899c:	08008af7 	.word	0x08008af7
 80089a0:	08008945 	.word	0x08008945
 80089a4:	080089f9 	.word	0x080089f9
 80089a8:	08008945 	.word	0x08008945
 80089ac:	08008945 	.word	0x08008945
 80089b0:	08008abf 	.word	0x08008abf
 80089b4:	680b      	ldr	r3, [r1, #0]
 80089b6:	1d1a      	adds	r2, r3, #4
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	600a      	str	r2, [r1, #0]
 80089bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80089c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80089c4:	2301      	movs	r3, #1
 80089c6:	e0a3      	b.n	8008b10 <_printf_i+0x1f4>
 80089c8:	6825      	ldr	r5, [r4, #0]
 80089ca:	6808      	ldr	r0, [r1, #0]
 80089cc:	062e      	lsls	r6, r5, #24
 80089ce:	f100 0304 	add.w	r3, r0, #4
 80089d2:	d50a      	bpl.n	80089ea <_printf_i+0xce>
 80089d4:	6805      	ldr	r5, [r0, #0]
 80089d6:	600b      	str	r3, [r1, #0]
 80089d8:	2d00      	cmp	r5, #0
 80089da:	da03      	bge.n	80089e4 <_printf_i+0xc8>
 80089dc:	232d      	movs	r3, #45	; 0x2d
 80089de:	426d      	negs	r5, r5
 80089e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089e4:	485e      	ldr	r0, [pc, #376]	; (8008b60 <_printf_i+0x244>)
 80089e6:	230a      	movs	r3, #10
 80089e8:	e019      	b.n	8008a1e <_printf_i+0x102>
 80089ea:	f015 0f40 	tst.w	r5, #64	; 0x40
 80089ee:	6805      	ldr	r5, [r0, #0]
 80089f0:	600b      	str	r3, [r1, #0]
 80089f2:	bf18      	it	ne
 80089f4:	b22d      	sxthne	r5, r5
 80089f6:	e7ef      	b.n	80089d8 <_printf_i+0xbc>
 80089f8:	680b      	ldr	r3, [r1, #0]
 80089fa:	6825      	ldr	r5, [r4, #0]
 80089fc:	1d18      	adds	r0, r3, #4
 80089fe:	6008      	str	r0, [r1, #0]
 8008a00:	0628      	lsls	r0, r5, #24
 8008a02:	d501      	bpl.n	8008a08 <_printf_i+0xec>
 8008a04:	681d      	ldr	r5, [r3, #0]
 8008a06:	e002      	b.n	8008a0e <_printf_i+0xf2>
 8008a08:	0669      	lsls	r1, r5, #25
 8008a0a:	d5fb      	bpl.n	8008a04 <_printf_i+0xe8>
 8008a0c:	881d      	ldrh	r5, [r3, #0]
 8008a0e:	4854      	ldr	r0, [pc, #336]	; (8008b60 <_printf_i+0x244>)
 8008a10:	2f6f      	cmp	r7, #111	; 0x6f
 8008a12:	bf0c      	ite	eq
 8008a14:	2308      	moveq	r3, #8
 8008a16:	230a      	movne	r3, #10
 8008a18:	2100      	movs	r1, #0
 8008a1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a1e:	6866      	ldr	r6, [r4, #4]
 8008a20:	60a6      	str	r6, [r4, #8]
 8008a22:	2e00      	cmp	r6, #0
 8008a24:	bfa2      	ittt	ge
 8008a26:	6821      	ldrge	r1, [r4, #0]
 8008a28:	f021 0104 	bicge.w	r1, r1, #4
 8008a2c:	6021      	strge	r1, [r4, #0]
 8008a2e:	b90d      	cbnz	r5, 8008a34 <_printf_i+0x118>
 8008a30:	2e00      	cmp	r6, #0
 8008a32:	d04d      	beq.n	8008ad0 <_printf_i+0x1b4>
 8008a34:	4616      	mov	r6, r2
 8008a36:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a3a:	fb03 5711 	mls	r7, r3, r1, r5
 8008a3e:	5dc7      	ldrb	r7, [r0, r7]
 8008a40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a44:	462f      	mov	r7, r5
 8008a46:	42bb      	cmp	r3, r7
 8008a48:	460d      	mov	r5, r1
 8008a4a:	d9f4      	bls.n	8008a36 <_printf_i+0x11a>
 8008a4c:	2b08      	cmp	r3, #8
 8008a4e:	d10b      	bne.n	8008a68 <_printf_i+0x14c>
 8008a50:	6823      	ldr	r3, [r4, #0]
 8008a52:	07df      	lsls	r7, r3, #31
 8008a54:	d508      	bpl.n	8008a68 <_printf_i+0x14c>
 8008a56:	6923      	ldr	r3, [r4, #16]
 8008a58:	6861      	ldr	r1, [r4, #4]
 8008a5a:	4299      	cmp	r1, r3
 8008a5c:	bfde      	ittt	le
 8008a5e:	2330      	movle	r3, #48	; 0x30
 8008a60:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a64:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a68:	1b92      	subs	r2, r2, r6
 8008a6a:	6122      	str	r2, [r4, #16]
 8008a6c:	f8cd a000 	str.w	sl, [sp]
 8008a70:	464b      	mov	r3, r9
 8008a72:	aa03      	add	r2, sp, #12
 8008a74:	4621      	mov	r1, r4
 8008a76:	4640      	mov	r0, r8
 8008a78:	f7ff fee2 	bl	8008840 <_printf_common>
 8008a7c:	3001      	adds	r0, #1
 8008a7e:	d14c      	bne.n	8008b1a <_printf_i+0x1fe>
 8008a80:	f04f 30ff 	mov.w	r0, #4294967295
 8008a84:	b004      	add	sp, #16
 8008a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a8a:	4835      	ldr	r0, [pc, #212]	; (8008b60 <_printf_i+0x244>)
 8008a8c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a90:	6823      	ldr	r3, [r4, #0]
 8008a92:	680e      	ldr	r6, [r1, #0]
 8008a94:	061f      	lsls	r7, r3, #24
 8008a96:	f856 5b04 	ldr.w	r5, [r6], #4
 8008a9a:	600e      	str	r6, [r1, #0]
 8008a9c:	d514      	bpl.n	8008ac8 <_printf_i+0x1ac>
 8008a9e:	07d9      	lsls	r1, r3, #31
 8008aa0:	bf44      	itt	mi
 8008aa2:	f043 0320 	orrmi.w	r3, r3, #32
 8008aa6:	6023      	strmi	r3, [r4, #0]
 8008aa8:	b91d      	cbnz	r5, 8008ab2 <_printf_i+0x196>
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	f023 0320 	bic.w	r3, r3, #32
 8008ab0:	6023      	str	r3, [r4, #0]
 8008ab2:	2310      	movs	r3, #16
 8008ab4:	e7b0      	b.n	8008a18 <_printf_i+0xfc>
 8008ab6:	6823      	ldr	r3, [r4, #0]
 8008ab8:	f043 0320 	orr.w	r3, r3, #32
 8008abc:	6023      	str	r3, [r4, #0]
 8008abe:	2378      	movs	r3, #120	; 0x78
 8008ac0:	4828      	ldr	r0, [pc, #160]	; (8008b64 <_printf_i+0x248>)
 8008ac2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008ac6:	e7e3      	b.n	8008a90 <_printf_i+0x174>
 8008ac8:	065e      	lsls	r6, r3, #25
 8008aca:	bf48      	it	mi
 8008acc:	b2ad      	uxthmi	r5, r5
 8008ace:	e7e6      	b.n	8008a9e <_printf_i+0x182>
 8008ad0:	4616      	mov	r6, r2
 8008ad2:	e7bb      	b.n	8008a4c <_printf_i+0x130>
 8008ad4:	680b      	ldr	r3, [r1, #0]
 8008ad6:	6826      	ldr	r6, [r4, #0]
 8008ad8:	6960      	ldr	r0, [r4, #20]
 8008ada:	1d1d      	adds	r5, r3, #4
 8008adc:	600d      	str	r5, [r1, #0]
 8008ade:	0635      	lsls	r5, r6, #24
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	d501      	bpl.n	8008ae8 <_printf_i+0x1cc>
 8008ae4:	6018      	str	r0, [r3, #0]
 8008ae6:	e002      	b.n	8008aee <_printf_i+0x1d2>
 8008ae8:	0671      	lsls	r1, r6, #25
 8008aea:	d5fb      	bpl.n	8008ae4 <_printf_i+0x1c8>
 8008aec:	8018      	strh	r0, [r3, #0]
 8008aee:	2300      	movs	r3, #0
 8008af0:	6123      	str	r3, [r4, #16]
 8008af2:	4616      	mov	r6, r2
 8008af4:	e7ba      	b.n	8008a6c <_printf_i+0x150>
 8008af6:	680b      	ldr	r3, [r1, #0]
 8008af8:	1d1a      	adds	r2, r3, #4
 8008afa:	600a      	str	r2, [r1, #0]
 8008afc:	681e      	ldr	r6, [r3, #0]
 8008afe:	6862      	ldr	r2, [r4, #4]
 8008b00:	2100      	movs	r1, #0
 8008b02:	4630      	mov	r0, r6
 8008b04:	f7f7 fb44 	bl	8000190 <memchr>
 8008b08:	b108      	cbz	r0, 8008b0e <_printf_i+0x1f2>
 8008b0a:	1b80      	subs	r0, r0, r6
 8008b0c:	6060      	str	r0, [r4, #4]
 8008b0e:	6863      	ldr	r3, [r4, #4]
 8008b10:	6123      	str	r3, [r4, #16]
 8008b12:	2300      	movs	r3, #0
 8008b14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b18:	e7a8      	b.n	8008a6c <_printf_i+0x150>
 8008b1a:	6923      	ldr	r3, [r4, #16]
 8008b1c:	4632      	mov	r2, r6
 8008b1e:	4649      	mov	r1, r9
 8008b20:	4640      	mov	r0, r8
 8008b22:	47d0      	blx	sl
 8008b24:	3001      	adds	r0, #1
 8008b26:	d0ab      	beq.n	8008a80 <_printf_i+0x164>
 8008b28:	6823      	ldr	r3, [r4, #0]
 8008b2a:	079b      	lsls	r3, r3, #30
 8008b2c:	d413      	bmi.n	8008b56 <_printf_i+0x23a>
 8008b2e:	68e0      	ldr	r0, [r4, #12]
 8008b30:	9b03      	ldr	r3, [sp, #12]
 8008b32:	4298      	cmp	r0, r3
 8008b34:	bfb8      	it	lt
 8008b36:	4618      	movlt	r0, r3
 8008b38:	e7a4      	b.n	8008a84 <_printf_i+0x168>
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	4632      	mov	r2, r6
 8008b3e:	4649      	mov	r1, r9
 8008b40:	4640      	mov	r0, r8
 8008b42:	47d0      	blx	sl
 8008b44:	3001      	adds	r0, #1
 8008b46:	d09b      	beq.n	8008a80 <_printf_i+0x164>
 8008b48:	3501      	adds	r5, #1
 8008b4a:	68e3      	ldr	r3, [r4, #12]
 8008b4c:	9903      	ldr	r1, [sp, #12]
 8008b4e:	1a5b      	subs	r3, r3, r1
 8008b50:	42ab      	cmp	r3, r5
 8008b52:	dcf2      	bgt.n	8008b3a <_printf_i+0x21e>
 8008b54:	e7eb      	b.n	8008b2e <_printf_i+0x212>
 8008b56:	2500      	movs	r5, #0
 8008b58:	f104 0619 	add.w	r6, r4, #25
 8008b5c:	e7f5      	b.n	8008b4a <_printf_i+0x22e>
 8008b5e:	bf00      	nop
 8008b60:	0800b6e2 	.word	0x0800b6e2
 8008b64:	0800b6f3 	.word	0x0800b6f3

08008b68 <_sbrk_r>:
 8008b68:	b538      	push	{r3, r4, r5, lr}
 8008b6a:	4d06      	ldr	r5, [pc, #24]	; (8008b84 <_sbrk_r+0x1c>)
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	4604      	mov	r4, r0
 8008b70:	4608      	mov	r0, r1
 8008b72:	602b      	str	r3, [r5, #0]
 8008b74:	f7f9 fe78 	bl	8002868 <_sbrk>
 8008b78:	1c43      	adds	r3, r0, #1
 8008b7a:	d102      	bne.n	8008b82 <_sbrk_r+0x1a>
 8008b7c:	682b      	ldr	r3, [r5, #0]
 8008b7e:	b103      	cbz	r3, 8008b82 <_sbrk_r+0x1a>
 8008b80:	6023      	str	r3, [r4, #0]
 8008b82:	bd38      	pop	{r3, r4, r5, pc}
 8008b84:	20000cac 	.word	0x20000cac

08008b88 <siprintf>:
 8008b88:	b40e      	push	{r1, r2, r3}
 8008b8a:	b500      	push	{lr}
 8008b8c:	b09c      	sub	sp, #112	; 0x70
 8008b8e:	ab1d      	add	r3, sp, #116	; 0x74
 8008b90:	9002      	str	r0, [sp, #8]
 8008b92:	9006      	str	r0, [sp, #24]
 8008b94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b98:	4809      	ldr	r0, [pc, #36]	; (8008bc0 <siprintf+0x38>)
 8008b9a:	9107      	str	r1, [sp, #28]
 8008b9c:	9104      	str	r1, [sp, #16]
 8008b9e:	4909      	ldr	r1, [pc, #36]	; (8008bc4 <siprintf+0x3c>)
 8008ba0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ba4:	9105      	str	r1, [sp, #20]
 8008ba6:	6800      	ldr	r0, [r0, #0]
 8008ba8:	9301      	str	r3, [sp, #4]
 8008baa:	a902      	add	r1, sp, #8
 8008bac:	f001 fa8c 	bl	800a0c8 <_svfiprintf_r>
 8008bb0:	9b02      	ldr	r3, [sp, #8]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	701a      	strb	r2, [r3, #0]
 8008bb6:	b01c      	add	sp, #112	; 0x70
 8008bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008bbc:	b003      	add	sp, #12
 8008bbe:	4770      	bx	lr
 8008bc0:	20000010 	.word	0x20000010
 8008bc4:	ffff0208 	.word	0xffff0208

08008bc8 <strcat>:
 8008bc8:	b510      	push	{r4, lr}
 8008bca:	4602      	mov	r2, r0
 8008bcc:	7814      	ldrb	r4, [r2, #0]
 8008bce:	4613      	mov	r3, r2
 8008bd0:	3201      	adds	r2, #1
 8008bd2:	2c00      	cmp	r4, #0
 8008bd4:	d1fa      	bne.n	8008bcc <strcat+0x4>
 8008bd6:	3b01      	subs	r3, #1
 8008bd8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bdc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008be0:	2a00      	cmp	r2, #0
 8008be2:	d1f9      	bne.n	8008bd8 <strcat+0x10>
 8008be4:	bd10      	pop	{r4, pc}

08008be6 <quorem>:
 8008be6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bea:	6903      	ldr	r3, [r0, #16]
 8008bec:	690c      	ldr	r4, [r1, #16]
 8008bee:	42a3      	cmp	r3, r4
 8008bf0:	4607      	mov	r7, r0
 8008bf2:	f2c0 8081 	blt.w	8008cf8 <quorem+0x112>
 8008bf6:	3c01      	subs	r4, #1
 8008bf8:	f101 0814 	add.w	r8, r1, #20
 8008bfc:	f100 0514 	add.w	r5, r0, #20
 8008c00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c04:	9301      	str	r3, [sp, #4]
 8008c06:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c0e:	3301      	adds	r3, #1
 8008c10:	429a      	cmp	r2, r3
 8008c12:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008c16:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c1a:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c1e:	d331      	bcc.n	8008c84 <quorem+0x9e>
 8008c20:	f04f 0e00 	mov.w	lr, #0
 8008c24:	4640      	mov	r0, r8
 8008c26:	46ac      	mov	ip, r5
 8008c28:	46f2      	mov	sl, lr
 8008c2a:	f850 2b04 	ldr.w	r2, [r0], #4
 8008c2e:	b293      	uxth	r3, r2
 8008c30:	fb06 e303 	mla	r3, r6, r3, lr
 8008c34:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008c38:	b29b      	uxth	r3, r3
 8008c3a:	ebaa 0303 	sub.w	r3, sl, r3
 8008c3e:	0c12      	lsrs	r2, r2, #16
 8008c40:	f8dc a000 	ldr.w	sl, [ip]
 8008c44:	fb06 e202 	mla	r2, r6, r2, lr
 8008c48:	fa13 f38a 	uxtah	r3, r3, sl
 8008c4c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008c50:	fa1f fa82 	uxth.w	sl, r2
 8008c54:	f8dc 2000 	ldr.w	r2, [ip]
 8008c58:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008c5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c66:	4581      	cmp	r9, r0
 8008c68:	f84c 3b04 	str.w	r3, [ip], #4
 8008c6c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008c70:	d2db      	bcs.n	8008c2a <quorem+0x44>
 8008c72:	f855 300b 	ldr.w	r3, [r5, fp]
 8008c76:	b92b      	cbnz	r3, 8008c84 <quorem+0x9e>
 8008c78:	9b01      	ldr	r3, [sp, #4]
 8008c7a:	3b04      	subs	r3, #4
 8008c7c:	429d      	cmp	r5, r3
 8008c7e:	461a      	mov	r2, r3
 8008c80:	d32e      	bcc.n	8008ce0 <quorem+0xfa>
 8008c82:	613c      	str	r4, [r7, #16]
 8008c84:	4638      	mov	r0, r7
 8008c86:	f001 f8b5 	bl	8009df4 <__mcmp>
 8008c8a:	2800      	cmp	r0, #0
 8008c8c:	db24      	blt.n	8008cd8 <quorem+0xf2>
 8008c8e:	3601      	adds	r6, #1
 8008c90:	4628      	mov	r0, r5
 8008c92:	f04f 0c00 	mov.w	ip, #0
 8008c96:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c9a:	f8d0 e000 	ldr.w	lr, [r0]
 8008c9e:	b293      	uxth	r3, r2
 8008ca0:	ebac 0303 	sub.w	r3, ip, r3
 8008ca4:	0c12      	lsrs	r2, r2, #16
 8008ca6:	fa13 f38e 	uxtah	r3, r3, lr
 8008caa:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008cae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cb2:	b29b      	uxth	r3, r3
 8008cb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cb8:	45c1      	cmp	r9, r8
 8008cba:	f840 3b04 	str.w	r3, [r0], #4
 8008cbe:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008cc2:	d2e8      	bcs.n	8008c96 <quorem+0xb0>
 8008cc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ccc:	b922      	cbnz	r2, 8008cd8 <quorem+0xf2>
 8008cce:	3b04      	subs	r3, #4
 8008cd0:	429d      	cmp	r5, r3
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	d30a      	bcc.n	8008cec <quorem+0x106>
 8008cd6:	613c      	str	r4, [r7, #16]
 8008cd8:	4630      	mov	r0, r6
 8008cda:	b003      	add	sp, #12
 8008cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce0:	6812      	ldr	r2, [r2, #0]
 8008ce2:	3b04      	subs	r3, #4
 8008ce4:	2a00      	cmp	r2, #0
 8008ce6:	d1cc      	bne.n	8008c82 <quorem+0x9c>
 8008ce8:	3c01      	subs	r4, #1
 8008cea:	e7c7      	b.n	8008c7c <quorem+0x96>
 8008cec:	6812      	ldr	r2, [r2, #0]
 8008cee:	3b04      	subs	r3, #4
 8008cf0:	2a00      	cmp	r2, #0
 8008cf2:	d1f0      	bne.n	8008cd6 <quorem+0xf0>
 8008cf4:	3c01      	subs	r4, #1
 8008cf6:	e7eb      	b.n	8008cd0 <quorem+0xea>
 8008cf8:	2000      	movs	r0, #0
 8008cfa:	e7ee      	b.n	8008cda <quorem+0xf4>
 8008cfc:	0000      	movs	r0, r0
	...

08008d00 <_dtoa_r>:
 8008d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d04:	ed2d 8b02 	vpush	{d8}
 8008d08:	ec57 6b10 	vmov	r6, r7, d0
 8008d0c:	b095      	sub	sp, #84	; 0x54
 8008d0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008d10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008d14:	9105      	str	r1, [sp, #20]
 8008d16:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008d1a:	4604      	mov	r4, r0
 8008d1c:	9209      	str	r2, [sp, #36]	; 0x24
 8008d1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d20:	b975      	cbnz	r5, 8008d40 <_dtoa_r+0x40>
 8008d22:	2010      	movs	r0, #16
 8008d24:	f7ff f9ee 	bl	8008104 <malloc>
 8008d28:	4602      	mov	r2, r0
 8008d2a:	6260      	str	r0, [r4, #36]	; 0x24
 8008d2c:	b920      	cbnz	r0, 8008d38 <_dtoa_r+0x38>
 8008d2e:	4bb2      	ldr	r3, [pc, #712]	; (8008ff8 <_dtoa_r+0x2f8>)
 8008d30:	21ea      	movs	r1, #234	; 0xea
 8008d32:	48b2      	ldr	r0, [pc, #712]	; (8008ffc <_dtoa_r+0x2fc>)
 8008d34:	f001 fac8 	bl	800a2c8 <__assert_func>
 8008d38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008d3c:	6005      	str	r5, [r0, #0]
 8008d3e:	60c5      	str	r5, [r0, #12]
 8008d40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d42:	6819      	ldr	r1, [r3, #0]
 8008d44:	b151      	cbz	r1, 8008d5c <_dtoa_r+0x5c>
 8008d46:	685a      	ldr	r2, [r3, #4]
 8008d48:	604a      	str	r2, [r1, #4]
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	4093      	lsls	r3, r2
 8008d4e:	608b      	str	r3, [r1, #8]
 8008d50:	4620      	mov	r0, r4
 8008d52:	f000 fe11 	bl	8009978 <_Bfree>
 8008d56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d58:	2200      	movs	r2, #0
 8008d5a:	601a      	str	r2, [r3, #0]
 8008d5c:	1e3b      	subs	r3, r7, #0
 8008d5e:	bfb9      	ittee	lt
 8008d60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008d64:	9303      	strlt	r3, [sp, #12]
 8008d66:	2300      	movge	r3, #0
 8008d68:	f8c8 3000 	strge.w	r3, [r8]
 8008d6c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008d70:	4ba3      	ldr	r3, [pc, #652]	; (8009000 <_dtoa_r+0x300>)
 8008d72:	bfbc      	itt	lt
 8008d74:	2201      	movlt	r2, #1
 8008d76:	f8c8 2000 	strlt.w	r2, [r8]
 8008d7a:	ea33 0309 	bics.w	r3, r3, r9
 8008d7e:	d11b      	bne.n	8008db8 <_dtoa_r+0xb8>
 8008d80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d82:	f242 730f 	movw	r3, #9999	; 0x270f
 8008d86:	6013      	str	r3, [r2, #0]
 8008d88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d8c:	4333      	orrs	r3, r6
 8008d8e:	f000 857a 	beq.w	8009886 <_dtoa_r+0xb86>
 8008d92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d94:	b963      	cbnz	r3, 8008db0 <_dtoa_r+0xb0>
 8008d96:	4b9b      	ldr	r3, [pc, #620]	; (8009004 <_dtoa_r+0x304>)
 8008d98:	e024      	b.n	8008de4 <_dtoa_r+0xe4>
 8008d9a:	4b9b      	ldr	r3, [pc, #620]	; (8009008 <_dtoa_r+0x308>)
 8008d9c:	9300      	str	r3, [sp, #0]
 8008d9e:	3308      	adds	r3, #8
 8008da0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008da2:	6013      	str	r3, [r2, #0]
 8008da4:	9800      	ldr	r0, [sp, #0]
 8008da6:	b015      	add	sp, #84	; 0x54
 8008da8:	ecbd 8b02 	vpop	{d8}
 8008dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db0:	4b94      	ldr	r3, [pc, #592]	; (8009004 <_dtoa_r+0x304>)
 8008db2:	9300      	str	r3, [sp, #0]
 8008db4:	3303      	adds	r3, #3
 8008db6:	e7f3      	b.n	8008da0 <_dtoa_r+0xa0>
 8008db8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	ec51 0b17 	vmov	r0, r1, d7
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008dc8:	f7f7 fe56 	bl	8000a78 <__aeabi_dcmpeq>
 8008dcc:	4680      	mov	r8, r0
 8008dce:	b158      	cbz	r0, 8008de8 <_dtoa_r+0xe8>
 8008dd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	6013      	str	r3, [r2, #0]
 8008dd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	f000 8551 	beq.w	8009880 <_dtoa_r+0xb80>
 8008dde:	488b      	ldr	r0, [pc, #556]	; (800900c <_dtoa_r+0x30c>)
 8008de0:	6018      	str	r0, [r3, #0]
 8008de2:	1e43      	subs	r3, r0, #1
 8008de4:	9300      	str	r3, [sp, #0]
 8008de6:	e7dd      	b.n	8008da4 <_dtoa_r+0xa4>
 8008de8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008dec:	aa12      	add	r2, sp, #72	; 0x48
 8008dee:	a913      	add	r1, sp, #76	; 0x4c
 8008df0:	4620      	mov	r0, r4
 8008df2:	f001 f8a3 	bl	8009f3c <__d2b>
 8008df6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008dfa:	4683      	mov	fp, r0
 8008dfc:	2d00      	cmp	r5, #0
 8008dfe:	d07c      	beq.n	8008efa <_dtoa_r+0x1fa>
 8008e00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e02:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008e06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e0a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008e0e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008e12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008e16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008e1a:	4b7d      	ldr	r3, [pc, #500]	; (8009010 <_dtoa_r+0x310>)
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	4630      	mov	r0, r6
 8008e20:	4639      	mov	r1, r7
 8008e22:	f7f7 fa09 	bl	8000238 <__aeabi_dsub>
 8008e26:	a36e      	add	r3, pc, #440	; (adr r3, 8008fe0 <_dtoa_r+0x2e0>)
 8008e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e2c:	f7f7 fbbc 	bl	80005a8 <__aeabi_dmul>
 8008e30:	a36d      	add	r3, pc, #436	; (adr r3, 8008fe8 <_dtoa_r+0x2e8>)
 8008e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e36:	f7f7 fa01 	bl	800023c <__adddf3>
 8008e3a:	4606      	mov	r6, r0
 8008e3c:	4628      	mov	r0, r5
 8008e3e:	460f      	mov	r7, r1
 8008e40:	f7f7 fb48 	bl	80004d4 <__aeabi_i2d>
 8008e44:	a36a      	add	r3, pc, #424	; (adr r3, 8008ff0 <_dtoa_r+0x2f0>)
 8008e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e4a:	f7f7 fbad 	bl	80005a8 <__aeabi_dmul>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	460b      	mov	r3, r1
 8008e52:	4630      	mov	r0, r6
 8008e54:	4639      	mov	r1, r7
 8008e56:	f7f7 f9f1 	bl	800023c <__adddf3>
 8008e5a:	4606      	mov	r6, r0
 8008e5c:	460f      	mov	r7, r1
 8008e5e:	f7f7 fe53 	bl	8000b08 <__aeabi_d2iz>
 8008e62:	2200      	movs	r2, #0
 8008e64:	4682      	mov	sl, r0
 8008e66:	2300      	movs	r3, #0
 8008e68:	4630      	mov	r0, r6
 8008e6a:	4639      	mov	r1, r7
 8008e6c:	f7f7 fe0e 	bl	8000a8c <__aeabi_dcmplt>
 8008e70:	b148      	cbz	r0, 8008e86 <_dtoa_r+0x186>
 8008e72:	4650      	mov	r0, sl
 8008e74:	f7f7 fb2e 	bl	80004d4 <__aeabi_i2d>
 8008e78:	4632      	mov	r2, r6
 8008e7a:	463b      	mov	r3, r7
 8008e7c:	f7f7 fdfc 	bl	8000a78 <__aeabi_dcmpeq>
 8008e80:	b908      	cbnz	r0, 8008e86 <_dtoa_r+0x186>
 8008e82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e86:	f1ba 0f16 	cmp.w	sl, #22
 8008e8a:	d854      	bhi.n	8008f36 <_dtoa_r+0x236>
 8008e8c:	4b61      	ldr	r3, [pc, #388]	; (8009014 <_dtoa_r+0x314>)
 8008e8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008e9a:	f7f7 fdf7 	bl	8000a8c <__aeabi_dcmplt>
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	d04b      	beq.n	8008f3a <_dtoa_r+0x23a>
 8008ea2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	930e      	str	r3, [sp, #56]	; 0x38
 8008eaa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008eac:	1b5d      	subs	r5, r3, r5
 8008eae:	1e6b      	subs	r3, r5, #1
 8008eb0:	9304      	str	r3, [sp, #16]
 8008eb2:	bf43      	ittte	mi
 8008eb4:	2300      	movmi	r3, #0
 8008eb6:	f1c5 0801 	rsbmi	r8, r5, #1
 8008eba:	9304      	strmi	r3, [sp, #16]
 8008ebc:	f04f 0800 	movpl.w	r8, #0
 8008ec0:	f1ba 0f00 	cmp.w	sl, #0
 8008ec4:	db3b      	blt.n	8008f3e <_dtoa_r+0x23e>
 8008ec6:	9b04      	ldr	r3, [sp, #16]
 8008ec8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008ecc:	4453      	add	r3, sl
 8008ece:	9304      	str	r3, [sp, #16]
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	9306      	str	r3, [sp, #24]
 8008ed4:	9b05      	ldr	r3, [sp, #20]
 8008ed6:	2b09      	cmp	r3, #9
 8008ed8:	d869      	bhi.n	8008fae <_dtoa_r+0x2ae>
 8008eda:	2b05      	cmp	r3, #5
 8008edc:	bfc4      	itt	gt
 8008ede:	3b04      	subgt	r3, #4
 8008ee0:	9305      	strgt	r3, [sp, #20]
 8008ee2:	9b05      	ldr	r3, [sp, #20]
 8008ee4:	f1a3 0302 	sub.w	r3, r3, #2
 8008ee8:	bfcc      	ite	gt
 8008eea:	2500      	movgt	r5, #0
 8008eec:	2501      	movle	r5, #1
 8008eee:	2b03      	cmp	r3, #3
 8008ef0:	d869      	bhi.n	8008fc6 <_dtoa_r+0x2c6>
 8008ef2:	e8df f003 	tbb	[pc, r3]
 8008ef6:	4e2c      	.short	0x4e2c
 8008ef8:	5a4c      	.short	0x5a4c
 8008efa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008efe:	441d      	add	r5, r3
 8008f00:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008f04:	2b20      	cmp	r3, #32
 8008f06:	bfc1      	itttt	gt
 8008f08:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f0c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008f10:	fa09 f303 	lslgt.w	r3, r9, r3
 8008f14:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008f18:	bfda      	itte	le
 8008f1a:	f1c3 0320 	rsble	r3, r3, #32
 8008f1e:	fa06 f003 	lslle.w	r0, r6, r3
 8008f22:	4318      	orrgt	r0, r3
 8008f24:	f7f7 fac6 	bl	80004b4 <__aeabi_ui2d>
 8008f28:	2301      	movs	r3, #1
 8008f2a:	4606      	mov	r6, r0
 8008f2c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008f30:	3d01      	subs	r5, #1
 8008f32:	9310      	str	r3, [sp, #64]	; 0x40
 8008f34:	e771      	b.n	8008e1a <_dtoa_r+0x11a>
 8008f36:	2301      	movs	r3, #1
 8008f38:	e7b6      	b.n	8008ea8 <_dtoa_r+0x1a8>
 8008f3a:	900e      	str	r0, [sp, #56]	; 0x38
 8008f3c:	e7b5      	b.n	8008eaa <_dtoa_r+0x1aa>
 8008f3e:	f1ca 0300 	rsb	r3, sl, #0
 8008f42:	9306      	str	r3, [sp, #24]
 8008f44:	2300      	movs	r3, #0
 8008f46:	eba8 080a 	sub.w	r8, r8, sl
 8008f4a:	930d      	str	r3, [sp, #52]	; 0x34
 8008f4c:	e7c2      	b.n	8008ed4 <_dtoa_r+0x1d4>
 8008f4e:	2300      	movs	r3, #0
 8008f50:	9308      	str	r3, [sp, #32]
 8008f52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	dc39      	bgt.n	8008fcc <_dtoa_r+0x2cc>
 8008f58:	f04f 0901 	mov.w	r9, #1
 8008f5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008f60:	464b      	mov	r3, r9
 8008f62:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008f66:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008f68:	2200      	movs	r2, #0
 8008f6a:	6042      	str	r2, [r0, #4]
 8008f6c:	2204      	movs	r2, #4
 8008f6e:	f102 0614 	add.w	r6, r2, #20
 8008f72:	429e      	cmp	r6, r3
 8008f74:	6841      	ldr	r1, [r0, #4]
 8008f76:	d92f      	bls.n	8008fd8 <_dtoa_r+0x2d8>
 8008f78:	4620      	mov	r0, r4
 8008f7a:	f000 fcbd 	bl	80098f8 <_Balloc>
 8008f7e:	9000      	str	r0, [sp, #0]
 8008f80:	2800      	cmp	r0, #0
 8008f82:	d14b      	bne.n	800901c <_dtoa_r+0x31c>
 8008f84:	4b24      	ldr	r3, [pc, #144]	; (8009018 <_dtoa_r+0x318>)
 8008f86:	4602      	mov	r2, r0
 8008f88:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008f8c:	e6d1      	b.n	8008d32 <_dtoa_r+0x32>
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e7de      	b.n	8008f50 <_dtoa_r+0x250>
 8008f92:	2300      	movs	r3, #0
 8008f94:	9308      	str	r3, [sp, #32]
 8008f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f98:	eb0a 0903 	add.w	r9, sl, r3
 8008f9c:	f109 0301 	add.w	r3, r9, #1
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	9301      	str	r3, [sp, #4]
 8008fa4:	bfb8      	it	lt
 8008fa6:	2301      	movlt	r3, #1
 8008fa8:	e7dd      	b.n	8008f66 <_dtoa_r+0x266>
 8008faa:	2301      	movs	r3, #1
 8008fac:	e7f2      	b.n	8008f94 <_dtoa_r+0x294>
 8008fae:	2501      	movs	r5, #1
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	9305      	str	r3, [sp, #20]
 8008fb4:	9508      	str	r5, [sp, #32]
 8008fb6:	f04f 39ff 	mov.w	r9, #4294967295
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f8cd 9004 	str.w	r9, [sp, #4]
 8008fc0:	2312      	movs	r3, #18
 8008fc2:	9209      	str	r2, [sp, #36]	; 0x24
 8008fc4:	e7cf      	b.n	8008f66 <_dtoa_r+0x266>
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	9308      	str	r3, [sp, #32]
 8008fca:	e7f4      	b.n	8008fb6 <_dtoa_r+0x2b6>
 8008fcc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008fd0:	f8cd 9004 	str.w	r9, [sp, #4]
 8008fd4:	464b      	mov	r3, r9
 8008fd6:	e7c6      	b.n	8008f66 <_dtoa_r+0x266>
 8008fd8:	3101      	adds	r1, #1
 8008fda:	6041      	str	r1, [r0, #4]
 8008fdc:	0052      	lsls	r2, r2, #1
 8008fde:	e7c6      	b.n	8008f6e <_dtoa_r+0x26e>
 8008fe0:	636f4361 	.word	0x636f4361
 8008fe4:	3fd287a7 	.word	0x3fd287a7
 8008fe8:	8b60c8b3 	.word	0x8b60c8b3
 8008fec:	3fc68a28 	.word	0x3fc68a28
 8008ff0:	509f79fb 	.word	0x509f79fb
 8008ff4:	3fd34413 	.word	0x3fd34413
 8008ff8:	0800b711 	.word	0x0800b711
 8008ffc:	0800b728 	.word	0x0800b728
 8009000:	7ff00000 	.word	0x7ff00000
 8009004:	0800b70d 	.word	0x0800b70d
 8009008:	0800b704 	.word	0x0800b704
 800900c:	0800b6e1 	.word	0x0800b6e1
 8009010:	3ff80000 	.word	0x3ff80000
 8009014:	0800b820 	.word	0x0800b820
 8009018:	0800b787 	.word	0x0800b787
 800901c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800901e:	9a00      	ldr	r2, [sp, #0]
 8009020:	601a      	str	r2, [r3, #0]
 8009022:	9b01      	ldr	r3, [sp, #4]
 8009024:	2b0e      	cmp	r3, #14
 8009026:	f200 80ad 	bhi.w	8009184 <_dtoa_r+0x484>
 800902a:	2d00      	cmp	r5, #0
 800902c:	f000 80aa 	beq.w	8009184 <_dtoa_r+0x484>
 8009030:	f1ba 0f00 	cmp.w	sl, #0
 8009034:	dd36      	ble.n	80090a4 <_dtoa_r+0x3a4>
 8009036:	4ac3      	ldr	r2, [pc, #780]	; (8009344 <_dtoa_r+0x644>)
 8009038:	f00a 030f 	and.w	r3, sl, #15
 800903c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009040:	ed93 7b00 	vldr	d7, [r3]
 8009044:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009048:	ea4f 172a 	mov.w	r7, sl, asr #4
 800904c:	eeb0 8a47 	vmov.f32	s16, s14
 8009050:	eef0 8a67 	vmov.f32	s17, s15
 8009054:	d016      	beq.n	8009084 <_dtoa_r+0x384>
 8009056:	4bbc      	ldr	r3, [pc, #752]	; (8009348 <_dtoa_r+0x648>)
 8009058:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800905c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009060:	f7f7 fbcc 	bl	80007fc <__aeabi_ddiv>
 8009064:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009068:	f007 070f 	and.w	r7, r7, #15
 800906c:	2503      	movs	r5, #3
 800906e:	4eb6      	ldr	r6, [pc, #728]	; (8009348 <_dtoa_r+0x648>)
 8009070:	b957      	cbnz	r7, 8009088 <_dtoa_r+0x388>
 8009072:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009076:	ec53 2b18 	vmov	r2, r3, d8
 800907a:	f7f7 fbbf 	bl	80007fc <__aeabi_ddiv>
 800907e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009082:	e029      	b.n	80090d8 <_dtoa_r+0x3d8>
 8009084:	2502      	movs	r5, #2
 8009086:	e7f2      	b.n	800906e <_dtoa_r+0x36e>
 8009088:	07f9      	lsls	r1, r7, #31
 800908a:	d508      	bpl.n	800909e <_dtoa_r+0x39e>
 800908c:	ec51 0b18 	vmov	r0, r1, d8
 8009090:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009094:	f7f7 fa88 	bl	80005a8 <__aeabi_dmul>
 8009098:	ec41 0b18 	vmov	d8, r0, r1
 800909c:	3501      	adds	r5, #1
 800909e:	107f      	asrs	r7, r7, #1
 80090a0:	3608      	adds	r6, #8
 80090a2:	e7e5      	b.n	8009070 <_dtoa_r+0x370>
 80090a4:	f000 80a6 	beq.w	80091f4 <_dtoa_r+0x4f4>
 80090a8:	f1ca 0600 	rsb	r6, sl, #0
 80090ac:	4ba5      	ldr	r3, [pc, #660]	; (8009344 <_dtoa_r+0x644>)
 80090ae:	4fa6      	ldr	r7, [pc, #664]	; (8009348 <_dtoa_r+0x648>)
 80090b0:	f006 020f 	and.w	r2, r6, #15
 80090b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80090c0:	f7f7 fa72 	bl	80005a8 <__aeabi_dmul>
 80090c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090c8:	1136      	asrs	r6, r6, #4
 80090ca:	2300      	movs	r3, #0
 80090cc:	2502      	movs	r5, #2
 80090ce:	2e00      	cmp	r6, #0
 80090d0:	f040 8085 	bne.w	80091de <_dtoa_r+0x4de>
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d1d2      	bne.n	800907e <_dtoa_r+0x37e>
 80090d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090da:	2b00      	cmp	r3, #0
 80090dc:	f000 808c 	beq.w	80091f8 <_dtoa_r+0x4f8>
 80090e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80090e4:	4b99      	ldr	r3, [pc, #612]	; (800934c <_dtoa_r+0x64c>)
 80090e6:	2200      	movs	r2, #0
 80090e8:	4630      	mov	r0, r6
 80090ea:	4639      	mov	r1, r7
 80090ec:	f7f7 fcce 	bl	8000a8c <__aeabi_dcmplt>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	f000 8081 	beq.w	80091f8 <_dtoa_r+0x4f8>
 80090f6:	9b01      	ldr	r3, [sp, #4]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d07d      	beq.n	80091f8 <_dtoa_r+0x4f8>
 80090fc:	f1b9 0f00 	cmp.w	r9, #0
 8009100:	dd3c      	ble.n	800917c <_dtoa_r+0x47c>
 8009102:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009106:	9307      	str	r3, [sp, #28]
 8009108:	2200      	movs	r2, #0
 800910a:	4b91      	ldr	r3, [pc, #580]	; (8009350 <_dtoa_r+0x650>)
 800910c:	4630      	mov	r0, r6
 800910e:	4639      	mov	r1, r7
 8009110:	f7f7 fa4a 	bl	80005a8 <__aeabi_dmul>
 8009114:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009118:	3501      	adds	r5, #1
 800911a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800911e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009122:	4628      	mov	r0, r5
 8009124:	f7f7 f9d6 	bl	80004d4 <__aeabi_i2d>
 8009128:	4632      	mov	r2, r6
 800912a:	463b      	mov	r3, r7
 800912c:	f7f7 fa3c 	bl	80005a8 <__aeabi_dmul>
 8009130:	4b88      	ldr	r3, [pc, #544]	; (8009354 <_dtoa_r+0x654>)
 8009132:	2200      	movs	r2, #0
 8009134:	f7f7 f882 	bl	800023c <__adddf3>
 8009138:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800913c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009140:	9303      	str	r3, [sp, #12]
 8009142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009144:	2b00      	cmp	r3, #0
 8009146:	d15c      	bne.n	8009202 <_dtoa_r+0x502>
 8009148:	4b83      	ldr	r3, [pc, #524]	; (8009358 <_dtoa_r+0x658>)
 800914a:	2200      	movs	r2, #0
 800914c:	4630      	mov	r0, r6
 800914e:	4639      	mov	r1, r7
 8009150:	f7f7 f872 	bl	8000238 <__aeabi_dsub>
 8009154:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009158:	4606      	mov	r6, r0
 800915a:	460f      	mov	r7, r1
 800915c:	f7f7 fcb4 	bl	8000ac8 <__aeabi_dcmpgt>
 8009160:	2800      	cmp	r0, #0
 8009162:	f040 8296 	bne.w	8009692 <_dtoa_r+0x992>
 8009166:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800916a:	4630      	mov	r0, r6
 800916c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009170:	4639      	mov	r1, r7
 8009172:	f7f7 fc8b 	bl	8000a8c <__aeabi_dcmplt>
 8009176:	2800      	cmp	r0, #0
 8009178:	f040 8288 	bne.w	800968c <_dtoa_r+0x98c>
 800917c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009180:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009184:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009186:	2b00      	cmp	r3, #0
 8009188:	f2c0 8158 	blt.w	800943c <_dtoa_r+0x73c>
 800918c:	f1ba 0f0e 	cmp.w	sl, #14
 8009190:	f300 8154 	bgt.w	800943c <_dtoa_r+0x73c>
 8009194:	4b6b      	ldr	r3, [pc, #428]	; (8009344 <_dtoa_r+0x644>)
 8009196:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800919a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800919e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	f280 80e3 	bge.w	800936c <_dtoa_r+0x66c>
 80091a6:	9b01      	ldr	r3, [sp, #4]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f300 80df 	bgt.w	800936c <_dtoa_r+0x66c>
 80091ae:	f040 826d 	bne.w	800968c <_dtoa_r+0x98c>
 80091b2:	4b69      	ldr	r3, [pc, #420]	; (8009358 <_dtoa_r+0x658>)
 80091b4:	2200      	movs	r2, #0
 80091b6:	4640      	mov	r0, r8
 80091b8:	4649      	mov	r1, r9
 80091ba:	f7f7 f9f5 	bl	80005a8 <__aeabi_dmul>
 80091be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80091c2:	f7f7 fc77 	bl	8000ab4 <__aeabi_dcmpge>
 80091c6:	9e01      	ldr	r6, [sp, #4]
 80091c8:	4637      	mov	r7, r6
 80091ca:	2800      	cmp	r0, #0
 80091cc:	f040 8243 	bne.w	8009656 <_dtoa_r+0x956>
 80091d0:	9d00      	ldr	r5, [sp, #0]
 80091d2:	2331      	movs	r3, #49	; 0x31
 80091d4:	f805 3b01 	strb.w	r3, [r5], #1
 80091d8:	f10a 0a01 	add.w	sl, sl, #1
 80091dc:	e23f      	b.n	800965e <_dtoa_r+0x95e>
 80091de:	07f2      	lsls	r2, r6, #31
 80091e0:	d505      	bpl.n	80091ee <_dtoa_r+0x4ee>
 80091e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091e6:	f7f7 f9df 	bl	80005a8 <__aeabi_dmul>
 80091ea:	3501      	adds	r5, #1
 80091ec:	2301      	movs	r3, #1
 80091ee:	1076      	asrs	r6, r6, #1
 80091f0:	3708      	adds	r7, #8
 80091f2:	e76c      	b.n	80090ce <_dtoa_r+0x3ce>
 80091f4:	2502      	movs	r5, #2
 80091f6:	e76f      	b.n	80090d8 <_dtoa_r+0x3d8>
 80091f8:	9b01      	ldr	r3, [sp, #4]
 80091fa:	f8cd a01c 	str.w	sl, [sp, #28]
 80091fe:	930c      	str	r3, [sp, #48]	; 0x30
 8009200:	e78d      	b.n	800911e <_dtoa_r+0x41e>
 8009202:	9900      	ldr	r1, [sp, #0]
 8009204:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009206:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009208:	4b4e      	ldr	r3, [pc, #312]	; (8009344 <_dtoa_r+0x644>)
 800920a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800920e:	4401      	add	r1, r0
 8009210:	9102      	str	r1, [sp, #8]
 8009212:	9908      	ldr	r1, [sp, #32]
 8009214:	eeb0 8a47 	vmov.f32	s16, s14
 8009218:	eef0 8a67 	vmov.f32	s17, s15
 800921c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009220:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009224:	2900      	cmp	r1, #0
 8009226:	d045      	beq.n	80092b4 <_dtoa_r+0x5b4>
 8009228:	494c      	ldr	r1, [pc, #304]	; (800935c <_dtoa_r+0x65c>)
 800922a:	2000      	movs	r0, #0
 800922c:	f7f7 fae6 	bl	80007fc <__aeabi_ddiv>
 8009230:	ec53 2b18 	vmov	r2, r3, d8
 8009234:	f7f7 f800 	bl	8000238 <__aeabi_dsub>
 8009238:	9d00      	ldr	r5, [sp, #0]
 800923a:	ec41 0b18 	vmov	d8, r0, r1
 800923e:	4639      	mov	r1, r7
 8009240:	4630      	mov	r0, r6
 8009242:	f7f7 fc61 	bl	8000b08 <__aeabi_d2iz>
 8009246:	900c      	str	r0, [sp, #48]	; 0x30
 8009248:	f7f7 f944 	bl	80004d4 <__aeabi_i2d>
 800924c:	4602      	mov	r2, r0
 800924e:	460b      	mov	r3, r1
 8009250:	4630      	mov	r0, r6
 8009252:	4639      	mov	r1, r7
 8009254:	f7f6 fff0 	bl	8000238 <__aeabi_dsub>
 8009258:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800925a:	3330      	adds	r3, #48	; 0x30
 800925c:	f805 3b01 	strb.w	r3, [r5], #1
 8009260:	ec53 2b18 	vmov	r2, r3, d8
 8009264:	4606      	mov	r6, r0
 8009266:	460f      	mov	r7, r1
 8009268:	f7f7 fc10 	bl	8000a8c <__aeabi_dcmplt>
 800926c:	2800      	cmp	r0, #0
 800926e:	d165      	bne.n	800933c <_dtoa_r+0x63c>
 8009270:	4632      	mov	r2, r6
 8009272:	463b      	mov	r3, r7
 8009274:	4935      	ldr	r1, [pc, #212]	; (800934c <_dtoa_r+0x64c>)
 8009276:	2000      	movs	r0, #0
 8009278:	f7f6 ffde 	bl	8000238 <__aeabi_dsub>
 800927c:	ec53 2b18 	vmov	r2, r3, d8
 8009280:	f7f7 fc04 	bl	8000a8c <__aeabi_dcmplt>
 8009284:	2800      	cmp	r0, #0
 8009286:	f040 80b9 	bne.w	80093fc <_dtoa_r+0x6fc>
 800928a:	9b02      	ldr	r3, [sp, #8]
 800928c:	429d      	cmp	r5, r3
 800928e:	f43f af75 	beq.w	800917c <_dtoa_r+0x47c>
 8009292:	4b2f      	ldr	r3, [pc, #188]	; (8009350 <_dtoa_r+0x650>)
 8009294:	ec51 0b18 	vmov	r0, r1, d8
 8009298:	2200      	movs	r2, #0
 800929a:	f7f7 f985 	bl	80005a8 <__aeabi_dmul>
 800929e:	4b2c      	ldr	r3, [pc, #176]	; (8009350 <_dtoa_r+0x650>)
 80092a0:	ec41 0b18 	vmov	d8, r0, r1
 80092a4:	2200      	movs	r2, #0
 80092a6:	4630      	mov	r0, r6
 80092a8:	4639      	mov	r1, r7
 80092aa:	f7f7 f97d 	bl	80005a8 <__aeabi_dmul>
 80092ae:	4606      	mov	r6, r0
 80092b0:	460f      	mov	r7, r1
 80092b2:	e7c4      	b.n	800923e <_dtoa_r+0x53e>
 80092b4:	ec51 0b17 	vmov	r0, r1, d7
 80092b8:	f7f7 f976 	bl	80005a8 <__aeabi_dmul>
 80092bc:	9b02      	ldr	r3, [sp, #8]
 80092be:	9d00      	ldr	r5, [sp, #0]
 80092c0:	930c      	str	r3, [sp, #48]	; 0x30
 80092c2:	ec41 0b18 	vmov	d8, r0, r1
 80092c6:	4639      	mov	r1, r7
 80092c8:	4630      	mov	r0, r6
 80092ca:	f7f7 fc1d 	bl	8000b08 <__aeabi_d2iz>
 80092ce:	9011      	str	r0, [sp, #68]	; 0x44
 80092d0:	f7f7 f900 	bl	80004d4 <__aeabi_i2d>
 80092d4:	4602      	mov	r2, r0
 80092d6:	460b      	mov	r3, r1
 80092d8:	4630      	mov	r0, r6
 80092da:	4639      	mov	r1, r7
 80092dc:	f7f6 ffac 	bl	8000238 <__aeabi_dsub>
 80092e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092e2:	3330      	adds	r3, #48	; 0x30
 80092e4:	f805 3b01 	strb.w	r3, [r5], #1
 80092e8:	9b02      	ldr	r3, [sp, #8]
 80092ea:	429d      	cmp	r5, r3
 80092ec:	4606      	mov	r6, r0
 80092ee:	460f      	mov	r7, r1
 80092f0:	f04f 0200 	mov.w	r2, #0
 80092f4:	d134      	bne.n	8009360 <_dtoa_r+0x660>
 80092f6:	4b19      	ldr	r3, [pc, #100]	; (800935c <_dtoa_r+0x65c>)
 80092f8:	ec51 0b18 	vmov	r0, r1, d8
 80092fc:	f7f6 ff9e 	bl	800023c <__adddf3>
 8009300:	4602      	mov	r2, r0
 8009302:	460b      	mov	r3, r1
 8009304:	4630      	mov	r0, r6
 8009306:	4639      	mov	r1, r7
 8009308:	f7f7 fbde 	bl	8000ac8 <__aeabi_dcmpgt>
 800930c:	2800      	cmp	r0, #0
 800930e:	d175      	bne.n	80093fc <_dtoa_r+0x6fc>
 8009310:	ec53 2b18 	vmov	r2, r3, d8
 8009314:	4911      	ldr	r1, [pc, #68]	; (800935c <_dtoa_r+0x65c>)
 8009316:	2000      	movs	r0, #0
 8009318:	f7f6 ff8e 	bl	8000238 <__aeabi_dsub>
 800931c:	4602      	mov	r2, r0
 800931e:	460b      	mov	r3, r1
 8009320:	4630      	mov	r0, r6
 8009322:	4639      	mov	r1, r7
 8009324:	f7f7 fbb2 	bl	8000a8c <__aeabi_dcmplt>
 8009328:	2800      	cmp	r0, #0
 800932a:	f43f af27 	beq.w	800917c <_dtoa_r+0x47c>
 800932e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009330:	1e6b      	subs	r3, r5, #1
 8009332:	930c      	str	r3, [sp, #48]	; 0x30
 8009334:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009338:	2b30      	cmp	r3, #48	; 0x30
 800933a:	d0f8      	beq.n	800932e <_dtoa_r+0x62e>
 800933c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009340:	e04a      	b.n	80093d8 <_dtoa_r+0x6d8>
 8009342:	bf00      	nop
 8009344:	0800b820 	.word	0x0800b820
 8009348:	0800b7f8 	.word	0x0800b7f8
 800934c:	3ff00000 	.word	0x3ff00000
 8009350:	40240000 	.word	0x40240000
 8009354:	401c0000 	.word	0x401c0000
 8009358:	40140000 	.word	0x40140000
 800935c:	3fe00000 	.word	0x3fe00000
 8009360:	4baf      	ldr	r3, [pc, #700]	; (8009620 <_dtoa_r+0x920>)
 8009362:	f7f7 f921 	bl	80005a8 <__aeabi_dmul>
 8009366:	4606      	mov	r6, r0
 8009368:	460f      	mov	r7, r1
 800936a:	e7ac      	b.n	80092c6 <_dtoa_r+0x5c6>
 800936c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009370:	9d00      	ldr	r5, [sp, #0]
 8009372:	4642      	mov	r2, r8
 8009374:	464b      	mov	r3, r9
 8009376:	4630      	mov	r0, r6
 8009378:	4639      	mov	r1, r7
 800937a:	f7f7 fa3f 	bl	80007fc <__aeabi_ddiv>
 800937e:	f7f7 fbc3 	bl	8000b08 <__aeabi_d2iz>
 8009382:	9002      	str	r0, [sp, #8]
 8009384:	f7f7 f8a6 	bl	80004d4 <__aeabi_i2d>
 8009388:	4642      	mov	r2, r8
 800938a:	464b      	mov	r3, r9
 800938c:	f7f7 f90c 	bl	80005a8 <__aeabi_dmul>
 8009390:	4602      	mov	r2, r0
 8009392:	460b      	mov	r3, r1
 8009394:	4630      	mov	r0, r6
 8009396:	4639      	mov	r1, r7
 8009398:	f7f6 ff4e 	bl	8000238 <__aeabi_dsub>
 800939c:	9e02      	ldr	r6, [sp, #8]
 800939e:	9f01      	ldr	r7, [sp, #4]
 80093a0:	3630      	adds	r6, #48	; 0x30
 80093a2:	f805 6b01 	strb.w	r6, [r5], #1
 80093a6:	9e00      	ldr	r6, [sp, #0]
 80093a8:	1bae      	subs	r6, r5, r6
 80093aa:	42b7      	cmp	r7, r6
 80093ac:	4602      	mov	r2, r0
 80093ae:	460b      	mov	r3, r1
 80093b0:	d137      	bne.n	8009422 <_dtoa_r+0x722>
 80093b2:	f7f6 ff43 	bl	800023c <__adddf3>
 80093b6:	4642      	mov	r2, r8
 80093b8:	464b      	mov	r3, r9
 80093ba:	4606      	mov	r6, r0
 80093bc:	460f      	mov	r7, r1
 80093be:	f7f7 fb83 	bl	8000ac8 <__aeabi_dcmpgt>
 80093c2:	b9c8      	cbnz	r0, 80093f8 <_dtoa_r+0x6f8>
 80093c4:	4642      	mov	r2, r8
 80093c6:	464b      	mov	r3, r9
 80093c8:	4630      	mov	r0, r6
 80093ca:	4639      	mov	r1, r7
 80093cc:	f7f7 fb54 	bl	8000a78 <__aeabi_dcmpeq>
 80093d0:	b110      	cbz	r0, 80093d8 <_dtoa_r+0x6d8>
 80093d2:	9b02      	ldr	r3, [sp, #8]
 80093d4:	07d9      	lsls	r1, r3, #31
 80093d6:	d40f      	bmi.n	80093f8 <_dtoa_r+0x6f8>
 80093d8:	4620      	mov	r0, r4
 80093da:	4659      	mov	r1, fp
 80093dc:	f000 facc 	bl	8009978 <_Bfree>
 80093e0:	2300      	movs	r3, #0
 80093e2:	702b      	strb	r3, [r5, #0]
 80093e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093e6:	f10a 0001 	add.w	r0, sl, #1
 80093ea:	6018      	str	r0, [r3, #0]
 80093ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	f43f acd8 	beq.w	8008da4 <_dtoa_r+0xa4>
 80093f4:	601d      	str	r5, [r3, #0]
 80093f6:	e4d5      	b.n	8008da4 <_dtoa_r+0xa4>
 80093f8:	f8cd a01c 	str.w	sl, [sp, #28]
 80093fc:	462b      	mov	r3, r5
 80093fe:	461d      	mov	r5, r3
 8009400:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009404:	2a39      	cmp	r2, #57	; 0x39
 8009406:	d108      	bne.n	800941a <_dtoa_r+0x71a>
 8009408:	9a00      	ldr	r2, [sp, #0]
 800940a:	429a      	cmp	r2, r3
 800940c:	d1f7      	bne.n	80093fe <_dtoa_r+0x6fe>
 800940e:	9a07      	ldr	r2, [sp, #28]
 8009410:	9900      	ldr	r1, [sp, #0]
 8009412:	3201      	adds	r2, #1
 8009414:	9207      	str	r2, [sp, #28]
 8009416:	2230      	movs	r2, #48	; 0x30
 8009418:	700a      	strb	r2, [r1, #0]
 800941a:	781a      	ldrb	r2, [r3, #0]
 800941c:	3201      	adds	r2, #1
 800941e:	701a      	strb	r2, [r3, #0]
 8009420:	e78c      	b.n	800933c <_dtoa_r+0x63c>
 8009422:	4b7f      	ldr	r3, [pc, #508]	; (8009620 <_dtoa_r+0x920>)
 8009424:	2200      	movs	r2, #0
 8009426:	f7f7 f8bf 	bl	80005a8 <__aeabi_dmul>
 800942a:	2200      	movs	r2, #0
 800942c:	2300      	movs	r3, #0
 800942e:	4606      	mov	r6, r0
 8009430:	460f      	mov	r7, r1
 8009432:	f7f7 fb21 	bl	8000a78 <__aeabi_dcmpeq>
 8009436:	2800      	cmp	r0, #0
 8009438:	d09b      	beq.n	8009372 <_dtoa_r+0x672>
 800943a:	e7cd      	b.n	80093d8 <_dtoa_r+0x6d8>
 800943c:	9a08      	ldr	r2, [sp, #32]
 800943e:	2a00      	cmp	r2, #0
 8009440:	f000 80c4 	beq.w	80095cc <_dtoa_r+0x8cc>
 8009444:	9a05      	ldr	r2, [sp, #20]
 8009446:	2a01      	cmp	r2, #1
 8009448:	f300 80a8 	bgt.w	800959c <_dtoa_r+0x89c>
 800944c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800944e:	2a00      	cmp	r2, #0
 8009450:	f000 80a0 	beq.w	8009594 <_dtoa_r+0x894>
 8009454:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009458:	9e06      	ldr	r6, [sp, #24]
 800945a:	4645      	mov	r5, r8
 800945c:	9a04      	ldr	r2, [sp, #16]
 800945e:	2101      	movs	r1, #1
 8009460:	441a      	add	r2, r3
 8009462:	4620      	mov	r0, r4
 8009464:	4498      	add	r8, r3
 8009466:	9204      	str	r2, [sp, #16]
 8009468:	f000 fb42 	bl	8009af0 <__i2b>
 800946c:	4607      	mov	r7, r0
 800946e:	2d00      	cmp	r5, #0
 8009470:	dd0b      	ble.n	800948a <_dtoa_r+0x78a>
 8009472:	9b04      	ldr	r3, [sp, #16]
 8009474:	2b00      	cmp	r3, #0
 8009476:	dd08      	ble.n	800948a <_dtoa_r+0x78a>
 8009478:	42ab      	cmp	r3, r5
 800947a:	9a04      	ldr	r2, [sp, #16]
 800947c:	bfa8      	it	ge
 800947e:	462b      	movge	r3, r5
 8009480:	eba8 0803 	sub.w	r8, r8, r3
 8009484:	1aed      	subs	r5, r5, r3
 8009486:	1ad3      	subs	r3, r2, r3
 8009488:	9304      	str	r3, [sp, #16]
 800948a:	9b06      	ldr	r3, [sp, #24]
 800948c:	b1fb      	cbz	r3, 80094ce <_dtoa_r+0x7ce>
 800948e:	9b08      	ldr	r3, [sp, #32]
 8009490:	2b00      	cmp	r3, #0
 8009492:	f000 809f 	beq.w	80095d4 <_dtoa_r+0x8d4>
 8009496:	2e00      	cmp	r6, #0
 8009498:	dd11      	ble.n	80094be <_dtoa_r+0x7be>
 800949a:	4639      	mov	r1, r7
 800949c:	4632      	mov	r2, r6
 800949e:	4620      	mov	r0, r4
 80094a0:	f000 fbe2 	bl	8009c68 <__pow5mult>
 80094a4:	465a      	mov	r2, fp
 80094a6:	4601      	mov	r1, r0
 80094a8:	4607      	mov	r7, r0
 80094aa:	4620      	mov	r0, r4
 80094ac:	f000 fb36 	bl	8009b1c <__multiply>
 80094b0:	4659      	mov	r1, fp
 80094b2:	9007      	str	r0, [sp, #28]
 80094b4:	4620      	mov	r0, r4
 80094b6:	f000 fa5f 	bl	8009978 <_Bfree>
 80094ba:	9b07      	ldr	r3, [sp, #28]
 80094bc:	469b      	mov	fp, r3
 80094be:	9b06      	ldr	r3, [sp, #24]
 80094c0:	1b9a      	subs	r2, r3, r6
 80094c2:	d004      	beq.n	80094ce <_dtoa_r+0x7ce>
 80094c4:	4659      	mov	r1, fp
 80094c6:	4620      	mov	r0, r4
 80094c8:	f000 fbce 	bl	8009c68 <__pow5mult>
 80094cc:	4683      	mov	fp, r0
 80094ce:	2101      	movs	r1, #1
 80094d0:	4620      	mov	r0, r4
 80094d2:	f000 fb0d 	bl	8009af0 <__i2b>
 80094d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094d8:	2b00      	cmp	r3, #0
 80094da:	4606      	mov	r6, r0
 80094dc:	dd7c      	ble.n	80095d8 <_dtoa_r+0x8d8>
 80094de:	461a      	mov	r2, r3
 80094e0:	4601      	mov	r1, r0
 80094e2:	4620      	mov	r0, r4
 80094e4:	f000 fbc0 	bl	8009c68 <__pow5mult>
 80094e8:	9b05      	ldr	r3, [sp, #20]
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	4606      	mov	r6, r0
 80094ee:	dd76      	ble.n	80095de <_dtoa_r+0x8de>
 80094f0:	2300      	movs	r3, #0
 80094f2:	9306      	str	r3, [sp, #24]
 80094f4:	6933      	ldr	r3, [r6, #16]
 80094f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80094fa:	6918      	ldr	r0, [r3, #16]
 80094fc:	f000 faa8 	bl	8009a50 <__hi0bits>
 8009500:	f1c0 0020 	rsb	r0, r0, #32
 8009504:	9b04      	ldr	r3, [sp, #16]
 8009506:	4418      	add	r0, r3
 8009508:	f010 001f 	ands.w	r0, r0, #31
 800950c:	f000 8086 	beq.w	800961c <_dtoa_r+0x91c>
 8009510:	f1c0 0320 	rsb	r3, r0, #32
 8009514:	2b04      	cmp	r3, #4
 8009516:	dd7f      	ble.n	8009618 <_dtoa_r+0x918>
 8009518:	f1c0 001c 	rsb	r0, r0, #28
 800951c:	9b04      	ldr	r3, [sp, #16]
 800951e:	4403      	add	r3, r0
 8009520:	4480      	add	r8, r0
 8009522:	4405      	add	r5, r0
 8009524:	9304      	str	r3, [sp, #16]
 8009526:	f1b8 0f00 	cmp.w	r8, #0
 800952a:	dd05      	ble.n	8009538 <_dtoa_r+0x838>
 800952c:	4659      	mov	r1, fp
 800952e:	4642      	mov	r2, r8
 8009530:	4620      	mov	r0, r4
 8009532:	f000 fbf3 	bl	8009d1c <__lshift>
 8009536:	4683      	mov	fp, r0
 8009538:	9b04      	ldr	r3, [sp, #16]
 800953a:	2b00      	cmp	r3, #0
 800953c:	dd05      	ble.n	800954a <_dtoa_r+0x84a>
 800953e:	4631      	mov	r1, r6
 8009540:	461a      	mov	r2, r3
 8009542:	4620      	mov	r0, r4
 8009544:	f000 fbea 	bl	8009d1c <__lshift>
 8009548:	4606      	mov	r6, r0
 800954a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800954c:	2b00      	cmp	r3, #0
 800954e:	d069      	beq.n	8009624 <_dtoa_r+0x924>
 8009550:	4631      	mov	r1, r6
 8009552:	4658      	mov	r0, fp
 8009554:	f000 fc4e 	bl	8009df4 <__mcmp>
 8009558:	2800      	cmp	r0, #0
 800955a:	da63      	bge.n	8009624 <_dtoa_r+0x924>
 800955c:	2300      	movs	r3, #0
 800955e:	4659      	mov	r1, fp
 8009560:	220a      	movs	r2, #10
 8009562:	4620      	mov	r0, r4
 8009564:	f000 fa2a 	bl	80099bc <__multadd>
 8009568:	9b08      	ldr	r3, [sp, #32]
 800956a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800956e:	4683      	mov	fp, r0
 8009570:	2b00      	cmp	r3, #0
 8009572:	f000 818f 	beq.w	8009894 <_dtoa_r+0xb94>
 8009576:	4639      	mov	r1, r7
 8009578:	2300      	movs	r3, #0
 800957a:	220a      	movs	r2, #10
 800957c:	4620      	mov	r0, r4
 800957e:	f000 fa1d 	bl	80099bc <__multadd>
 8009582:	f1b9 0f00 	cmp.w	r9, #0
 8009586:	4607      	mov	r7, r0
 8009588:	f300 808e 	bgt.w	80096a8 <_dtoa_r+0x9a8>
 800958c:	9b05      	ldr	r3, [sp, #20]
 800958e:	2b02      	cmp	r3, #2
 8009590:	dc50      	bgt.n	8009634 <_dtoa_r+0x934>
 8009592:	e089      	b.n	80096a8 <_dtoa_r+0x9a8>
 8009594:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009596:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800959a:	e75d      	b.n	8009458 <_dtoa_r+0x758>
 800959c:	9b01      	ldr	r3, [sp, #4]
 800959e:	1e5e      	subs	r6, r3, #1
 80095a0:	9b06      	ldr	r3, [sp, #24]
 80095a2:	42b3      	cmp	r3, r6
 80095a4:	bfbf      	itttt	lt
 80095a6:	9b06      	ldrlt	r3, [sp, #24]
 80095a8:	9606      	strlt	r6, [sp, #24]
 80095aa:	1af2      	sublt	r2, r6, r3
 80095ac:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80095ae:	bfb6      	itet	lt
 80095b0:	189b      	addlt	r3, r3, r2
 80095b2:	1b9e      	subge	r6, r3, r6
 80095b4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80095b6:	9b01      	ldr	r3, [sp, #4]
 80095b8:	bfb8      	it	lt
 80095ba:	2600      	movlt	r6, #0
 80095bc:	2b00      	cmp	r3, #0
 80095be:	bfb5      	itete	lt
 80095c0:	eba8 0503 	sublt.w	r5, r8, r3
 80095c4:	9b01      	ldrge	r3, [sp, #4]
 80095c6:	2300      	movlt	r3, #0
 80095c8:	4645      	movge	r5, r8
 80095ca:	e747      	b.n	800945c <_dtoa_r+0x75c>
 80095cc:	9e06      	ldr	r6, [sp, #24]
 80095ce:	9f08      	ldr	r7, [sp, #32]
 80095d0:	4645      	mov	r5, r8
 80095d2:	e74c      	b.n	800946e <_dtoa_r+0x76e>
 80095d4:	9a06      	ldr	r2, [sp, #24]
 80095d6:	e775      	b.n	80094c4 <_dtoa_r+0x7c4>
 80095d8:	9b05      	ldr	r3, [sp, #20]
 80095da:	2b01      	cmp	r3, #1
 80095dc:	dc18      	bgt.n	8009610 <_dtoa_r+0x910>
 80095de:	9b02      	ldr	r3, [sp, #8]
 80095e0:	b9b3      	cbnz	r3, 8009610 <_dtoa_r+0x910>
 80095e2:	9b03      	ldr	r3, [sp, #12]
 80095e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095e8:	b9a3      	cbnz	r3, 8009614 <_dtoa_r+0x914>
 80095ea:	9b03      	ldr	r3, [sp, #12]
 80095ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80095f0:	0d1b      	lsrs	r3, r3, #20
 80095f2:	051b      	lsls	r3, r3, #20
 80095f4:	b12b      	cbz	r3, 8009602 <_dtoa_r+0x902>
 80095f6:	9b04      	ldr	r3, [sp, #16]
 80095f8:	3301      	adds	r3, #1
 80095fa:	9304      	str	r3, [sp, #16]
 80095fc:	f108 0801 	add.w	r8, r8, #1
 8009600:	2301      	movs	r3, #1
 8009602:	9306      	str	r3, [sp, #24]
 8009604:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009606:	2b00      	cmp	r3, #0
 8009608:	f47f af74 	bne.w	80094f4 <_dtoa_r+0x7f4>
 800960c:	2001      	movs	r0, #1
 800960e:	e779      	b.n	8009504 <_dtoa_r+0x804>
 8009610:	2300      	movs	r3, #0
 8009612:	e7f6      	b.n	8009602 <_dtoa_r+0x902>
 8009614:	9b02      	ldr	r3, [sp, #8]
 8009616:	e7f4      	b.n	8009602 <_dtoa_r+0x902>
 8009618:	d085      	beq.n	8009526 <_dtoa_r+0x826>
 800961a:	4618      	mov	r0, r3
 800961c:	301c      	adds	r0, #28
 800961e:	e77d      	b.n	800951c <_dtoa_r+0x81c>
 8009620:	40240000 	.word	0x40240000
 8009624:	9b01      	ldr	r3, [sp, #4]
 8009626:	2b00      	cmp	r3, #0
 8009628:	dc38      	bgt.n	800969c <_dtoa_r+0x99c>
 800962a:	9b05      	ldr	r3, [sp, #20]
 800962c:	2b02      	cmp	r3, #2
 800962e:	dd35      	ble.n	800969c <_dtoa_r+0x99c>
 8009630:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009634:	f1b9 0f00 	cmp.w	r9, #0
 8009638:	d10d      	bne.n	8009656 <_dtoa_r+0x956>
 800963a:	4631      	mov	r1, r6
 800963c:	464b      	mov	r3, r9
 800963e:	2205      	movs	r2, #5
 8009640:	4620      	mov	r0, r4
 8009642:	f000 f9bb 	bl	80099bc <__multadd>
 8009646:	4601      	mov	r1, r0
 8009648:	4606      	mov	r6, r0
 800964a:	4658      	mov	r0, fp
 800964c:	f000 fbd2 	bl	8009df4 <__mcmp>
 8009650:	2800      	cmp	r0, #0
 8009652:	f73f adbd 	bgt.w	80091d0 <_dtoa_r+0x4d0>
 8009656:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009658:	9d00      	ldr	r5, [sp, #0]
 800965a:	ea6f 0a03 	mvn.w	sl, r3
 800965e:	f04f 0800 	mov.w	r8, #0
 8009662:	4631      	mov	r1, r6
 8009664:	4620      	mov	r0, r4
 8009666:	f000 f987 	bl	8009978 <_Bfree>
 800966a:	2f00      	cmp	r7, #0
 800966c:	f43f aeb4 	beq.w	80093d8 <_dtoa_r+0x6d8>
 8009670:	f1b8 0f00 	cmp.w	r8, #0
 8009674:	d005      	beq.n	8009682 <_dtoa_r+0x982>
 8009676:	45b8      	cmp	r8, r7
 8009678:	d003      	beq.n	8009682 <_dtoa_r+0x982>
 800967a:	4641      	mov	r1, r8
 800967c:	4620      	mov	r0, r4
 800967e:	f000 f97b 	bl	8009978 <_Bfree>
 8009682:	4639      	mov	r1, r7
 8009684:	4620      	mov	r0, r4
 8009686:	f000 f977 	bl	8009978 <_Bfree>
 800968a:	e6a5      	b.n	80093d8 <_dtoa_r+0x6d8>
 800968c:	2600      	movs	r6, #0
 800968e:	4637      	mov	r7, r6
 8009690:	e7e1      	b.n	8009656 <_dtoa_r+0x956>
 8009692:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009694:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009698:	4637      	mov	r7, r6
 800969a:	e599      	b.n	80091d0 <_dtoa_r+0x4d0>
 800969c:	9b08      	ldr	r3, [sp, #32]
 800969e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	f000 80fd 	beq.w	80098a2 <_dtoa_r+0xba2>
 80096a8:	2d00      	cmp	r5, #0
 80096aa:	dd05      	ble.n	80096b8 <_dtoa_r+0x9b8>
 80096ac:	4639      	mov	r1, r7
 80096ae:	462a      	mov	r2, r5
 80096b0:	4620      	mov	r0, r4
 80096b2:	f000 fb33 	bl	8009d1c <__lshift>
 80096b6:	4607      	mov	r7, r0
 80096b8:	9b06      	ldr	r3, [sp, #24]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d05c      	beq.n	8009778 <_dtoa_r+0xa78>
 80096be:	6879      	ldr	r1, [r7, #4]
 80096c0:	4620      	mov	r0, r4
 80096c2:	f000 f919 	bl	80098f8 <_Balloc>
 80096c6:	4605      	mov	r5, r0
 80096c8:	b928      	cbnz	r0, 80096d6 <_dtoa_r+0x9d6>
 80096ca:	4b80      	ldr	r3, [pc, #512]	; (80098cc <_dtoa_r+0xbcc>)
 80096cc:	4602      	mov	r2, r0
 80096ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 80096d2:	f7ff bb2e 	b.w	8008d32 <_dtoa_r+0x32>
 80096d6:	693a      	ldr	r2, [r7, #16]
 80096d8:	3202      	adds	r2, #2
 80096da:	0092      	lsls	r2, r2, #2
 80096dc:	f107 010c 	add.w	r1, r7, #12
 80096e0:	300c      	adds	r0, #12
 80096e2:	f7fe fd17 	bl	8008114 <memcpy>
 80096e6:	2201      	movs	r2, #1
 80096e8:	4629      	mov	r1, r5
 80096ea:	4620      	mov	r0, r4
 80096ec:	f000 fb16 	bl	8009d1c <__lshift>
 80096f0:	9b00      	ldr	r3, [sp, #0]
 80096f2:	3301      	adds	r3, #1
 80096f4:	9301      	str	r3, [sp, #4]
 80096f6:	9b00      	ldr	r3, [sp, #0]
 80096f8:	444b      	add	r3, r9
 80096fa:	9307      	str	r3, [sp, #28]
 80096fc:	9b02      	ldr	r3, [sp, #8]
 80096fe:	f003 0301 	and.w	r3, r3, #1
 8009702:	46b8      	mov	r8, r7
 8009704:	9306      	str	r3, [sp, #24]
 8009706:	4607      	mov	r7, r0
 8009708:	9b01      	ldr	r3, [sp, #4]
 800970a:	4631      	mov	r1, r6
 800970c:	3b01      	subs	r3, #1
 800970e:	4658      	mov	r0, fp
 8009710:	9302      	str	r3, [sp, #8]
 8009712:	f7ff fa68 	bl	8008be6 <quorem>
 8009716:	4603      	mov	r3, r0
 8009718:	3330      	adds	r3, #48	; 0x30
 800971a:	9004      	str	r0, [sp, #16]
 800971c:	4641      	mov	r1, r8
 800971e:	4658      	mov	r0, fp
 8009720:	9308      	str	r3, [sp, #32]
 8009722:	f000 fb67 	bl	8009df4 <__mcmp>
 8009726:	463a      	mov	r2, r7
 8009728:	4681      	mov	r9, r0
 800972a:	4631      	mov	r1, r6
 800972c:	4620      	mov	r0, r4
 800972e:	f000 fb7d 	bl	8009e2c <__mdiff>
 8009732:	68c2      	ldr	r2, [r0, #12]
 8009734:	9b08      	ldr	r3, [sp, #32]
 8009736:	4605      	mov	r5, r0
 8009738:	bb02      	cbnz	r2, 800977c <_dtoa_r+0xa7c>
 800973a:	4601      	mov	r1, r0
 800973c:	4658      	mov	r0, fp
 800973e:	f000 fb59 	bl	8009df4 <__mcmp>
 8009742:	9b08      	ldr	r3, [sp, #32]
 8009744:	4602      	mov	r2, r0
 8009746:	4629      	mov	r1, r5
 8009748:	4620      	mov	r0, r4
 800974a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800974e:	f000 f913 	bl	8009978 <_Bfree>
 8009752:	9b05      	ldr	r3, [sp, #20]
 8009754:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009756:	9d01      	ldr	r5, [sp, #4]
 8009758:	ea43 0102 	orr.w	r1, r3, r2
 800975c:	9b06      	ldr	r3, [sp, #24]
 800975e:	430b      	orrs	r3, r1
 8009760:	9b08      	ldr	r3, [sp, #32]
 8009762:	d10d      	bne.n	8009780 <_dtoa_r+0xa80>
 8009764:	2b39      	cmp	r3, #57	; 0x39
 8009766:	d029      	beq.n	80097bc <_dtoa_r+0xabc>
 8009768:	f1b9 0f00 	cmp.w	r9, #0
 800976c:	dd01      	ble.n	8009772 <_dtoa_r+0xa72>
 800976e:	9b04      	ldr	r3, [sp, #16]
 8009770:	3331      	adds	r3, #49	; 0x31
 8009772:	9a02      	ldr	r2, [sp, #8]
 8009774:	7013      	strb	r3, [r2, #0]
 8009776:	e774      	b.n	8009662 <_dtoa_r+0x962>
 8009778:	4638      	mov	r0, r7
 800977a:	e7b9      	b.n	80096f0 <_dtoa_r+0x9f0>
 800977c:	2201      	movs	r2, #1
 800977e:	e7e2      	b.n	8009746 <_dtoa_r+0xa46>
 8009780:	f1b9 0f00 	cmp.w	r9, #0
 8009784:	db06      	blt.n	8009794 <_dtoa_r+0xa94>
 8009786:	9905      	ldr	r1, [sp, #20]
 8009788:	ea41 0909 	orr.w	r9, r1, r9
 800978c:	9906      	ldr	r1, [sp, #24]
 800978e:	ea59 0101 	orrs.w	r1, r9, r1
 8009792:	d120      	bne.n	80097d6 <_dtoa_r+0xad6>
 8009794:	2a00      	cmp	r2, #0
 8009796:	ddec      	ble.n	8009772 <_dtoa_r+0xa72>
 8009798:	4659      	mov	r1, fp
 800979a:	2201      	movs	r2, #1
 800979c:	4620      	mov	r0, r4
 800979e:	9301      	str	r3, [sp, #4]
 80097a0:	f000 fabc 	bl	8009d1c <__lshift>
 80097a4:	4631      	mov	r1, r6
 80097a6:	4683      	mov	fp, r0
 80097a8:	f000 fb24 	bl	8009df4 <__mcmp>
 80097ac:	2800      	cmp	r0, #0
 80097ae:	9b01      	ldr	r3, [sp, #4]
 80097b0:	dc02      	bgt.n	80097b8 <_dtoa_r+0xab8>
 80097b2:	d1de      	bne.n	8009772 <_dtoa_r+0xa72>
 80097b4:	07da      	lsls	r2, r3, #31
 80097b6:	d5dc      	bpl.n	8009772 <_dtoa_r+0xa72>
 80097b8:	2b39      	cmp	r3, #57	; 0x39
 80097ba:	d1d8      	bne.n	800976e <_dtoa_r+0xa6e>
 80097bc:	9a02      	ldr	r2, [sp, #8]
 80097be:	2339      	movs	r3, #57	; 0x39
 80097c0:	7013      	strb	r3, [r2, #0]
 80097c2:	462b      	mov	r3, r5
 80097c4:	461d      	mov	r5, r3
 80097c6:	3b01      	subs	r3, #1
 80097c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80097cc:	2a39      	cmp	r2, #57	; 0x39
 80097ce:	d050      	beq.n	8009872 <_dtoa_r+0xb72>
 80097d0:	3201      	adds	r2, #1
 80097d2:	701a      	strb	r2, [r3, #0]
 80097d4:	e745      	b.n	8009662 <_dtoa_r+0x962>
 80097d6:	2a00      	cmp	r2, #0
 80097d8:	dd03      	ble.n	80097e2 <_dtoa_r+0xae2>
 80097da:	2b39      	cmp	r3, #57	; 0x39
 80097dc:	d0ee      	beq.n	80097bc <_dtoa_r+0xabc>
 80097de:	3301      	adds	r3, #1
 80097e0:	e7c7      	b.n	8009772 <_dtoa_r+0xa72>
 80097e2:	9a01      	ldr	r2, [sp, #4]
 80097e4:	9907      	ldr	r1, [sp, #28]
 80097e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80097ea:	428a      	cmp	r2, r1
 80097ec:	d02a      	beq.n	8009844 <_dtoa_r+0xb44>
 80097ee:	4659      	mov	r1, fp
 80097f0:	2300      	movs	r3, #0
 80097f2:	220a      	movs	r2, #10
 80097f4:	4620      	mov	r0, r4
 80097f6:	f000 f8e1 	bl	80099bc <__multadd>
 80097fa:	45b8      	cmp	r8, r7
 80097fc:	4683      	mov	fp, r0
 80097fe:	f04f 0300 	mov.w	r3, #0
 8009802:	f04f 020a 	mov.w	r2, #10
 8009806:	4641      	mov	r1, r8
 8009808:	4620      	mov	r0, r4
 800980a:	d107      	bne.n	800981c <_dtoa_r+0xb1c>
 800980c:	f000 f8d6 	bl	80099bc <__multadd>
 8009810:	4680      	mov	r8, r0
 8009812:	4607      	mov	r7, r0
 8009814:	9b01      	ldr	r3, [sp, #4]
 8009816:	3301      	adds	r3, #1
 8009818:	9301      	str	r3, [sp, #4]
 800981a:	e775      	b.n	8009708 <_dtoa_r+0xa08>
 800981c:	f000 f8ce 	bl	80099bc <__multadd>
 8009820:	4639      	mov	r1, r7
 8009822:	4680      	mov	r8, r0
 8009824:	2300      	movs	r3, #0
 8009826:	220a      	movs	r2, #10
 8009828:	4620      	mov	r0, r4
 800982a:	f000 f8c7 	bl	80099bc <__multadd>
 800982e:	4607      	mov	r7, r0
 8009830:	e7f0      	b.n	8009814 <_dtoa_r+0xb14>
 8009832:	f1b9 0f00 	cmp.w	r9, #0
 8009836:	9a00      	ldr	r2, [sp, #0]
 8009838:	bfcc      	ite	gt
 800983a:	464d      	movgt	r5, r9
 800983c:	2501      	movle	r5, #1
 800983e:	4415      	add	r5, r2
 8009840:	f04f 0800 	mov.w	r8, #0
 8009844:	4659      	mov	r1, fp
 8009846:	2201      	movs	r2, #1
 8009848:	4620      	mov	r0, r4
 800984a:	9301      	str	r3, [sp, #4]
 800984c:	f000 fa66 	bl	8009d1c <__lshift>
 8009850:	4631      	mov	r1, r6
 8009852:	4683      	mov	fp, r0
 8009854:	f000 face 	bl	8009df4 <__mcmp>
 8009858:	2800      	cmp	r0, #0
 800985a:	dcb2      	bgt.n	80097c2 <_dtoa_r+0xac2>
 800985c:	d102      	bne.n	8009864 <_dtoa_r+0xb64>
 800985e:	9b01      	ldr	r3, [sp, #4]
 8009860:	07db      	lsls	r3, r3, #31
 8009862:	d4ae      	bmi.n	80097c2 <_dtoa_r+0xac2>
 8009864:	462b      	mov	r3, r5
 8009866:	461d      	mov	r5, r3
 8009868:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800986c:	2a30      	cmp	r2, #48	; 0x30
 800986e:	d0fa      	beq.n	8009866 <_dtoa_r+0xb66>
 8009870:	e6f7      	b.n	8009662 <_dtoa_r+0x962>
 8009872:	9a00      	ldr	r2, [sp, #0]
 8009874:	429a      	cmp	r2, r3
 8009876:	d1a5      	bne.n	80097c4 <_dtoa_r+0xac4>
 8009878:	f10a 0a01 	add.w	sl, sl, #1
 800987c:	2331      	movs	r3, #49	; 0x31
 800987e:	e779      	b.n	8009774 <_dtoa_r+0xa74>
 8009880:	4b13      	ldr	r3, [pc, #76]	; (80098d0 <_dtoa_r+0xbd0>)
 8009882:	f7ff baaf 	b.w	8008de4 <_dtoa_r+0xe4>
 8009886:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009888:	2b00      	cmp	r3, #0
 800988a:	f47f aa86 	bne.w	8008d9a <_dtoa_r+0x9a>
 800988e:	4b11      	ldr	r3, [pc, #68]	; (80098d4 <_dtoa_r+0xbd4>)
 8009890:	f7ff baa8 	b.w	8008de4 <_dtoa_r+0xe4>
 8009894:	f1b9 0f00 	cmp.w	r9, #0
 8009898:	dc03      	bgt.n	80098a2 <_dtoa_r+0xba2>
 800989a:	9b05      	ldr	r3, [sp, #20]
 800989c:	2b02      	cmp	r3, #2
 800989e:	f73f aec9 	bgt.w	8009634 <_dtoa_r+0x934>
 80098a2:	9d00      	ldr	r5, [sp, #0]
 80098a4:	4631      	mov	r1, r6
 80098a6:	4658      	mov	r0, fp
 80098a8:	f7ff f99d 	bl	8008be6 <quorem>
 80098ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80098b0:	f805 3b01 	strb.w	r3, [r5], #1
 80098b4:	9a00      	ldr	r2, [sp, #0]
 80098b6:	1aaa      	subs	r2, r5, r2
 80098b8:	4591      	cmp	r9, r2
 80098ba:	ddba      	ble.n	8009832 <_dtoa_r+0xb32>
 80098bc:	4659      	mov	r1, fp
 80098be:	2300      	movs	r3, #0
 80098c0:	220a      	movs	r2, #10
 80098c2:	4620      	mov	r0, r4
 80098c4:	f000 f87a 	bl	80099bc <__multadd>
 80098c8:	4683      	mov	fp, r0
 80098ca:	e7eb      	b.n	80098a4 <_dtoa_r+0xba4>
 80098cc:	0800b787 	.word	0x0800b787
 80098d0:	0800b6e0 	.word	0x0800b6e0
 80098d4:	0800b704 	.word	0x0800b704

080098d8 <_localeconv_r>:
 80098d8:	4800      	ldr	r0, [pc, #0]	; (80098dc <_localeconv_r+0x4>)
 80098da:	4770      	bx	lr
 80098dc:	20000164 	.word	0x20000164

080098e0 <__malloc_lock>:
 80098e0:	4801      	ldr	r0, [pc, #4]	; (80098e8 <__malloc_lock+0x8>)
 80098e2:	f000 bd22 	b.w	800a32a <__retarget_lock_acquire_recursive>
 80098e6:	bf00      	nop
 80098e8:	20000cb4 	.word	0x20000cb4

080098ec <__malloc_unlock>:
 80098ec:	4801      	ldr	r0, [pc, #4]	; (80098f4 <__malloc_unlock+0x8>)
 80098ee:	f000 bd1d 	b.w	800a32c <__retarget_lock_release_recursive>
 80098f2:	bf00      	nop
 80098f4:	20000cb4 	.word	0x20000cb4

080098f8 <_Balloc>:
 80098f8:	b570      	push	{r4, r5, r6, lr}
 80098fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80098fc:	4604      	mov	r4, r0
 80098fe:	460d      	mov	r5, r1
 8009900:	b976      	cbnz	r6, 8009920 <_Balloc+0x28>
 8009902:	2010      	movs	r0, #16
 8009904:	f7fe fbfe 	bl	8008104 <malloc>
 8009908:	4602      	mov	r2, r0
 800990a:	6260      	str	r0, [r4, #36]	; 0x24
 800990c:	b920      	cbnz	r0, 8009918 <_Balloc+0x20>
 800990e:	4b18      	ldr	r3, [pc, #96]	; (8009970 <_Balloc+0x78>)
 8009910:	4818      	ldr	r0, [pc, #96]	; (8009974 <_Balloc+0x7c>)
 8009912:	2166      	movs	r1, #102	; 0x66
 8009914:	f000 fcd8 	bl	800a2c8 <__assert_func>
 8009918:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800991c:	6006      	str	r6, [r0, #0]
 800991e:	60c6      	str	r6, [r0, #12]
 8009920:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009922:	68f3      	ldr	r3, [r6, #12]
 8009924:	b183      	cbz	r3, 8009948 <_Balloc+0x50>
 8009926:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009928:	68db      	ldr	r3, [r3, #12]
 800992a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800992e:	b9b8      	cbnz	r0, 8009960 <_Balloc+0x68>
 8009930:	2101      	movs	r1, #1
 8009932:	fa01 f605 	lsl.w	r6, r1, r5
 8009936:	1d72      	adds	r2, r6, #5
 8009938:	0092      	lsls	r2, r2, #2
 800993a:	4620      	mov	r0, r4
 800993c:	f000 fb5a 	bl	8009ff4 <_calloc_r>
 8009940:	b160      	cbz	r0, 800995c <_Balloc+0x64>
 8009942:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009946:	e00e      	b.n	8009966 <_Balloc+0x6e>
 8009948:	2221      	movs	r2, #33	; 0x21
 800994a:	2104      	movs	r1, #4
 800994c:	4620      	mov	r0, r4
 800994e:	f000 fb51 	bl	8009ff4 <_calloc_r>
 8009952:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009954:	60f0      	str	r0, [r6, #12]
 8009956:	68db      	ldr	r3, [r3, #12]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d1e4      	bne.n	8009926 <_Balloc+0x2e>
 800995c:	2000      	movs	r0, #0
 800995e:	bd70      	pop	{r4, r5, r6, pc}
 8009960:	6802      	ldr	r2, [r0, #0]
 8009962:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009966:	2300      	movs	r3, #0
 8009968:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800996c:	e7f7      	b.n	800995e <_Balloc+0x66>
 800996e:	bf00      	nop
 8009970:	0800b711 	.word	0x0800b711
 8009974:	0800b798 	.word	0x0800b798

08009978 <_Bfree>:
 8009978:	b570      	push	{r4, r5, r6, lr}
 800997a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800997c:	4605      	mov	r5, r0
 800997e:	460c      	mov	r4, r1
 8009980:	b976      	cbnz	r6, 80099a0 <_Bfree+0x28>
 8009982:	2010      	movs	r0, #16
 8009984:	f7fe fbbe 	bl	8008104 <malloc>
 8009988:	4602      	mov	r2, r0
 800998a:	6268      	str	r0, [r5, #36]	; 0x24
 800998c:	b920      	cbnz	r0, 8009998 <_Bfree+0x20>
 800998e:	4b09      	ldr	r3, [pc, #36]	; (80099b4 <_Bfree+0x3c>)
 8009990:	4809      	ldr	r0, [pc, #36]	; (80099b8 <_Bfree+0x40>)
 8009992:	218a      	movs	r1, #138	; 0x8a
 8009994:	f000 fc98 	bl	800a2c8 <__assert_func>
 8009998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800999c:	6006      	str	r6, [r0, #0]
 800999e:	60c6      	str	r6, [r0, #12]
 80099a0:	b13c      	cbz	r4, 80099b2 <_Bfree+0x3a>
 80099a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80099a4:	6862      	ldr	r2, [r4, #4]
 80099a6:	68db      	ldr	r3, [r3, #12]
 80099a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80099ac:	6021      	str	r1, [r4, #0]
 80099ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80099b2:	bd70      	pop	{r4, r5, r6, pc}
 80099b4:	0800b711 	.word	0x0800b711
 80099b8:	0800b798 	.word	0x0800b798

080099bc <__multadd>:
 80099bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099c0:	690e      	ldr	r6, [r1, #16]
 80099c2:	4607      	mov	r7, r0
 80099c4:	4698      	mov	r8, r3
 80099c6:	460c      	mov	r4, r1
 80099c8:	f101 0014 	add.w	r0, r1, #20
 80099cc:	2300      	movs	r3, #0
 80099ce:	6805      	ldr	r5, [r0, #0]
 80099d0:	b2a9      	uxth	r1, r5
 80099d2:	fb02 8101 	mla	r1, r2, r1, r8
 80099d6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80099da:	0c2d      	lsrs	r5, r5, #16
 80099dc:	fb02 c505 	mla	r5, r2, r5, ip
 80099e0:	b289      	uxth	r1, r1
 80099e2:	3301      	adds	r3, #1
 80099e4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80099e8:	429e      	cmp	r6, r3
 80099ea:	f840 1b04 	str.w	r1, [r0], #4
 80099ee:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80099f2:	dcec      	bgt.n	80099ce <__multadd+0x12>
 80099f4:	f1b8 0f00 	cmp.w	r8, #0
 80099f8:	d022      	beq.n	8009a40 <__multadd+0x84>
 80099fa:	68a3      	ldr	r3, [r4, #8]
 80099fc:	42b3      	cmp	r3, r6
 80099fe:	dc19      	bgt.n	8009a34 <__multadd+0x78>
 8009a00:	6861      	ldr	r1, [r4, #4]
 8009a02:	4638      	mov	r0, r7
 8009a04:	3101      	adds	r1, #1
 8009a06:	f7ff ff77 	bl	80098f8 <_Balloc>
 8009a0a:	4605      	mov	r5, r0
 8009a0c:	b928      	cbnz	r0, 8009a1a <__multadd+0x5e>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	4b0d      	ldr	r3, [pc, #52]	; (8009a48 <__multadd+0x8c>)
 8009a12:	480e      	ldr	r0, [pc, #56]	; (8009a4c <__multadd+0x90>)
 8009a14:	21b5      	movs	r1, #181	; 0xb5
 8009a16:	f000 fc57 	bl	800a2c8 <__assert_func>
 8009a1a:	6922      	ldr	r2, [r4, #16]
 8009a1c:	3202      	adds	r2, #2
 8009a1e:	f104 010c 	add.w	r1, r4, #12
 8009a22:	0092      	lsls	r2, r2, #2
 8009a24:	300c      	adds	r0, #12
 8009a26:	f7fe fb75 	bl	8008114 <memcpy>
 8009a2a:	4621      	mov	r1, r4
 8009a2c:	4638      	mov	r0, r7
 8009a2e:	f7ff ffa3 	bl	8009978 <_Bfree>
 8009a32:	462c      	mov	r4, r5
 8009a34:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009a38:	3601      	adds	r6, #1
 8009a3a:	f8c3 8014 	str.w	r8, [r3, #20]
 8009a3e:	6126      	str	r6, [r4, #16]
 8009a40:	4620      	mov	r0, r4
 8009a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a46:	bf00      	nop
 8009a48:	0800b787 	.word	0x0800b787
 8009a4c:	0800b798 	.word	0x0800b798

08009a50 <__hi0bits>:
 8009a50:	0c03      	lsrs	r3, r0, #16
 8009a52:	041b      	lsls	r3, r3, #16
 8009a54:	b9d3      	cbnz	r3, 8009a8c <__hi0bits+0x3c>
 8009a56:	0400      	lsls	r0, r0, #16
 8009a58:	2310      	movs	r3, #16
 8009a5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009a5e:	bf04      	itt	eq
 8009a60:	0200      	lsleq	r0, r0, #8
 8009a62:	3308      	addeq	r3, #8
 8009a64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009a68:	bf04      	itt	eq
 8009a6a:	0100      	lsleq	r0, r0, #4
 8009a6c:	3304      	addeq	r3, #4
 8009a6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009a72:	bf04      	itt	eq
 8009a74:	0080      	lsleq	r0, r0, #2
 8009a76:	3302      	addeq	r3, #2
 8009a78:	2800      	cmp	r0, #0
 8009a7a:	db05      	blt.n	8009a88 <__hi0bits+0x38>
 8009a7c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009a80:	f103 0301 	add.w	r3, r3, #1
 8009a84:	bf08      	it	eq
 8009a86:	2320      	moveq	r3, #32
 8009a88:	4618      	mov	r0, r3
 8009a8a:	4770      	bx	lr
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	e7e4      	b.n	8009a5a <__hi0bits+0xa>

08009a90 <__lo0bits>:
 8009a90:	6803      	ldr	r3, [r0, #0]
 8009a92:	f013 0207 	ands.w	r2, r3, #7
 8009a96:	4601      	mov	r1, r0
 8009a98:	d00b      	beq.n	8009ab2 <__lo0bits+0x22>
 8009a9a:	07da      	lsls	r2, r3, #31
 8009a9c:	d424      	bmi.n	8009ae8 <__lo0bits+0x58>
 8009a9e:	0798      	lsls	r0, r3, #30
 8009aa0:	bf49      	itett	mi
 8009aa2:	085b      	lsrmi	r3, r3, #1
 8009aa4:	089b      	lsrpl	r3, r3, #2
 8009aa6:	2001      	movmi	r0, #1
 8009aa8:	600b      	strmi	r3, [r1, #0]
 8009aaa:	bf5c      	itt	pl
 8009aac:	600b      	strpl	r3, [r1, #0]
 8009aae:	2002      	movpl	r0, #2
 8009ab0:	4770      	bx	lr
 8009ab2:	b298      	uxth	r0, r3
 8009ab4:	b9b0      	cbnz	r0, 8009ae4 <__lo0bits+0x54>
 8009ab6:	0c1b      	lsrs	r3, r3, #16
 8009ab8:	2010      	movs	r0, #16
 8009aba:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009abe:	bf04      	itt	eq
 8009ac0:	0a1b      	lsreq	r3, r3, #8
 8009ac2:	3008      	addeq	r0, #8
 8009ac4:	071a      	lsls	r2, r3, #28
 8009ac6:	bf04      	itt	eq
 8009ac8:	091b      	lsreq	r3, r3, #4
 8009aca:	3004      	addeq	r0, #4
 8009acc:	079a      	lsls	r2, r3, #30
 8009ace:	bf04      	itt	eq
 8009ad0:	089b      	lsreq	r3, r3, #2
 8009ad2:	3002      	addeq	r0, #2
 8009ad4:	07da      	lsls	r2, r3, #31
 8009ad6:	d403      	bmi.n	8009ae0 <__lo0bits+0x50>
 8009ad8:	085b      	lsrs	r3, r3, #1
 8009ada:	f100 0001 	add.w	r0, r0, #1
 8009ade:	d005      	beq.n	8009aec <__lo0bits+0x5c>
 8009ae0:	600b      	str	r3, [r1, #0]
 8009ae2:	4770      	bx	lr
 8009ae4:	4610      	mov	r0, r2
 8009ae6:	e7e8      	b.n	8009aba <__lo0bits+0x2a>
 8009ae8:	2000      	movs	r0, #0
 8009aea:	4770      	bx	lr
 8009aec:	2020      	movs	r0, #32
 8009aee:	4770      	bx	lr

08009af0 <__i2b>:
 8009af0:	b510      	push	{r4, lr}
 8009af2:	460c      	mov	r4, r1
 8009af4:	2101      	movs	r1, #1
 8009af6:	f7ff feff 	bl	80098f8 <_Balloc>
 8009afa:	4602      	mov	r2, r0
 8009afc:	b928      	cbnz	r0, 8009b0a <__i2b+0x1a>
 8009afe:	4b05      	ldr	r3, [pc, #20]	; (8009b14 <__i2b+0x24>)
 8009b00:	4805      	ldr	r0, [pc, #20]	; (8009b18 <__i2b+0x28>)
 8009b02:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009b06:	f000 fbdf 	bl	800a2c8 <__assert_func>
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	6144      	str	r4, [r0, #20]
 8009b0e:	6103      	str	r3, [r0, #16]
 8009b10:	bd10      	pop	{r4, pc}
 8009b12:	bf00      	nop
 8009b14:	0800b787 	.word	0x0800b787
 8009b18:	0800b798 	.word	0x0800b798

08009b1c <__multiply>:
 8009b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b20:	4614      	mov	r4, r2
 8009b22:	690a      	ldr	r2, [r1, #16]
 8009b24:	6923      	ldr	r3, [r4, #16]
 8009b26:	429a      	cmp	r2, r3
 8009b28:	bfb8      	it	lt
 8009b2a:	460b      	movlt	r3, r1
 8009b2c:	460d      	mov	r5, r1
 8009b2e:	bfbc      	itt	lt
 8009b30:	4625      	movlt	r5, r4
 8009b32:	461c      	movlt	r4, r3
 8009b34:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009b38:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009b3c:	68ab      	ldr	r3, [r5, #8]
 8009b3e:	6869      	ldr	r1, [r5, #4]
 8009b40:	eb0a 0709 	add.w	r7, sl, r9
 8009b44:	42bb      	cmp	r3, r7
 8009b46:	b085      	sub	sp, #20
 8009b48:	bfb8      	it	lt
 8009b4a:	3101      	addlt	r1, #1
 8009b4c:	f7ff fed4 	bl	80098f8 <_Balloc>
 8009b50:	b930      	cbnz	r0, 8009b60 <__multiply+0x44>
 8009b52:	4602      	mov	r2, r0
 8009b54:	4b42      	ldr	r3, [pc, #264]	; (8009c60 <__multiply+0x144>)
 8009b56:	4843      	ldr	r0, [pc, #268]	; (8009c64 <__multiply+0x148>)
 8009b58:	f240 115d 	movw	r1, #349	; 0x15d
 8009b5c:	f000 fbb4 	bl	800a2c8 <__assert_func>
 8009b60:	f100 0614 	add.w	r6, r0, #20
 8009b64:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009b68:	4633      	mov	r3, r6
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	4543      	cmp	r3, r8
 8009b6e:	d31e      	bcc.n	8009bae <__multiply+0x92>
 8009b70:	f105 0c14 	add.w	ip, r5, #20
 8009b74:	f104 0314 	add.w	r3, r4, #20
 8009b78:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009b7c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009b80:	9202      	str	r2, [sp, #8]
 8009b82:	ebac 0205 	sub.w	r2, ip, r5
 8009b86:	3a15      	subs	r2, #21
 8009b88:	f022 0203 	bic.w	r2, r2, #3
 8009b8c:	3204      	adds	r2, #4
 8009b8e:	f105 0115 	add.w	r1, r5, #21
 8009b92:	458c      	cmp	ip, r1
 8009b94:	bf38      	it	cc
 8009b96:	2204      	movcc	r2, #4
 8009b98:	9201      	str	r2, [sp, #4]
 8009b9a:	9a02      	ldr	r2, [sp, #8]
 8009b9c:	9303      	str	r3, [sp, #12]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d808      	bhi.n	8009bb4 <__multiply+0x98>
 8009ba2:	2f00      	cmp	r7, #0
 8009ba4:	dc55      	bgt.n	8009c52 <__multiply+0x136>
 8009ba6:	6107      	str	r7, [r0, #16]
 8009ba8:	b005      	add	sp, #20
 8009baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bae:	f843 2b04 	str.w	r2, [r3], #4
 8009bb2:	e7db      	b.n	8009b6c <__multiply+0x50>
 8009bb4:	f8b3 a000 	ldrh.w	sl, [r3]
 8009bb8:	f1ba 0f00 	cmp.w	sl, #0
 8009bbc:	d020      	beq.n	8009c00 <__multiply+0xe4>
 8009bbe:	f105 0e14 	add.w	lr, r5, #20
 8009bc2:	46b1      	mov	r9, r6
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009bca:	f8d9 b000 	ldr.w	fp, [r9]
 8009bce:	b2a1      	uxth	r1, r4
 8009bd0:	fa1f fb8b 	uxth.w	fp, fp
 8009bd4:	fb0a b101 	mla	r1, sl, r1, fp
 8009bd8:	4411      	add	r1, r2
 8009bda:	f8d9 2000 	ldr.w	r2, [r9]
 8009bde:	0c24      	lsrs	r4, r4, #16
 8009be0:	0c12      	lsrs	r2, r2, #16
 8009be2:	fb0a 2404 	mla	r4, sl, r4, r2
 8009be6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009bea:	b289      	uxth	r1, r1
 8009bec:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009bf0:	45f4      	cmp	ip, lr
 8009bf2:	f849 1b04 	str.w	r1, [r9], #4
 8009bf6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009bfa:	d8e4      	bhi.n	8009bc6 <__multiply+0xaa>
 8009bfc:	9901      	ldr	r1, [sp, #4]
 8009bfe:	5072      	str	r2, [r6, r1]
 8009c00:	9a03      	ldr	r2, [sp, #12]
 8009c02:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009c06:	3304      	adds	r3, #4
 8009c08:	f1b9 0f00 	cmp.w	r9, #0
 8009c0c:	d01f      	beq.n	8009c4e <__multiply+0x132>
 8009c0e:	6834      	ldr	r4, [r6, #0]
 8009c10:	f105 0114 	add.w	r1, r5, #20
 8009c14:	46b6      	mov	lr, r6
 8009c16:	f04f 0a00 	mov.w	sl, #0
 8009c1a:	880a      	ldrh	r2, [r1, #0]
 8009c1c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009c20:	fb09 b202 	mla	r2, r9, r2, fp
 8009c24:	4492      	add	sl, r2
 8009c26:	b2a4      	uxth	r4, r4
 8009c28:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009c2c:	f84e 4b04 	str.w	r4, [lr], #4
 8009c30:	f851 4b04 	ldr.w	r4, [r1], #4
 8009c34:	f8be 2000 	ldrh.w	r2, [lr]
 8009c38:	0c24      	lsrs	r4, r4, #16
 8009c3a:	fb09 2404 	mla	r4, r9, r4, r2
 8009c3e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009c42:	458c      	cmp	ip, r1
 8009c44:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009c48:	d8e7      	bhi.n	8009c1a <__multiply+0xfe>
 8009c4a:	9a01      	ldr	r2, [sp, #4]
 8009c4c:	50b4      	str	r4, [r6, r2]
 8009c4e:	3604      	adds	r6, #4
 8009c50:	e7a3      	b.n	8009b9a <__multiply+0x7e>
 8009c52:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d1a5      	bne.n	8009ba6 <__multiply+0x8a>
 8009c5a:	3f01      	subs	r7, #1
 8009c5c:	e7a1      	b.n	8009ba2 <__multiply+0x86>
 8009c5e:	bf00      	nop
 8009c60:	0800b787 	.word	0x0800b787
 8009c64:	0800b798 	.word	0x0800b798

08009c68 <__pow5mult>:
 8009c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c6c:	4615      	mov	r5, r2
 8009c6e:	f012 0203 	ands.w	r2, r2, #3
 8009c72:	4606      	mov	r6, r0
 8009c74:	460f      	mov	r7, r1
 8009c76:	d007      	beq.n	8009c88 <__pow5mult+0x20>
 8009c78:	4c25      	ldr	r4, [pc, #148]	; (8009d10 <__pow5mult+0xa8>)
 8009c7a:	3a01      	subs	r2, #1
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c82:	f7ff fe9b 	bl	80099bc <__multadd>
 8009c86:	4607      	mov	r7, r0
 8009c88:	10ad      	asrs	r5, r5, #2
 8009c8a:	d03d      	beq.n	8009d08 <__pow5mult+0xa0>
 8009c8c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009c8e:	b97c      	cbnz	r4, 8009cb0 <__pow5mult+0x48>
 8009c90:	2010      	movs	r0, #16
 8009c92:	f7fe fa37 	bl	8008104 <malloc>
 8009c96:	4602      	mov	r2, r0
 8009c98:	6270      	str	r0, [r6, #36]	; 0x24
 8009c9a:	b928      	cbnz	r0, 8009ca8 <__pow5mult+0x40>
 8009c9c:	4b1d      	ldr	r3, [pc, #116]	; (8009d14 <__pow5mult+0xac>)
 8009c9e:	481e      	ldr	r0, [pc, #120]	; (8009d18 <__pow5mult+0xb0>)
 8009ca0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009ca4:	f000 fb10 	bl	800a2c8 <__assert_func>
 8009ca8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009cac:	6004      	str	r4, [r0, #0]
 8009cae:	60c4      	str	r4, [r0, #12]
 8009cb0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009cb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009cb8:	b94c      	cbnz	r4, 8009cce <__pow5mult+0x66>
 8009cba:	f240 2171 	movw	r1, #625	; 0x271
 8009cbe:	4630      	mov	r0, r6
 8009cc0:	f7ff ff16 	bl	8009af0 <__i2b>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009cca:	4604      	mov	r4, r0
 8009ccc:	6003      	str	r3, [r0, #0]
 8009cce:	f04f 0900 	mov.w	r9, #0
 8009cd2:	07eb      	lsls	r3, r5, #31
 8009cd4:	d50a      	bpl.n	8009cec <__pow5mult+0x84>
 8009cd6:	4639      	mov	r1, r7
 8009cd8:	4622      	mov	r2, r4
 8009cda:	4630      	mov	r0, r6
 8009cdc:	f7ff ff1e 	bl	8009b1c <__multiply>
 8009ce0:	4639      	mov	r1, r7
 8009ce2:	4680      	mov	r8, r0
 8009ce4:	4630      	mov	r0, r6
 8009ce6:	f7ff fe47 	bl	8009978 <_Bfree>
 8009cea:	4647      	mov	r7, r8
 8009cec:	106d      	asrs	r5, r5, #1
 8009cee:	d00b      	beq.n	8009d08 <__pow5mult+0xa0>
 8009cf0:	6820      	ldr	r0, [r4, #0]
 8009cf2:	b938      	cbnz	r0, 8009d04 <__pow5mult+0x9c>
 8009cf4:	4622      	mov	r2, r4
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	f7ff ff0f 	bl	8009b1c <__multiply>
 8009cfe:	6020      	str	r0, [r4, #0]
 8009d00:	f8c0 9000 	str.w	r9, [r0]
 8009d04:	4604      	mov	r4, r0
 8009d06:	e7e4      	b.n	8009cd2 <__pow5mult+0x6a>
 8009d08:	4638      	mov	r0, r7
 8009d0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d0e:	bf00      	nop
 8009d10:	0800b8e8 	.word	0x0800b8e8
 8009d14:	0800b711 	.word	0x0800b711
 8009d18:	0800b798 	.word	0x0800b798

08009d1c <__lshift>:
 8009d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d20:	460c      	mov	r4, r1
 8009d22:	6849      	ldr	r1, [r1, #4]
 8009d24:	6923      	ldr	r3, [r4, #16]
 8009d26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d2a:	68a3      	ldr	r3, [r4, #8]
 8009d2c:	4607      	mov	r7, r0
 8009d2e:	4691      	mov	r9, r2
 8009d30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d34:	f108 0601 	add.w	r6, r8, #1
 8009d38:	42b3      	cmp	r3, r6
 8009d3a:	db0b      	blt.n	8009d54 <__lshift+0x38>
 8009d3c:	4638      	mov	r0, r7
 8009d3e:	f7ff fddb 	bl	80098f8 <_Balloc>
 8009d42:	4605      	mov	r5, r0
 8009d44:	b948      	cbnz	r0, 8009d5a <__lshift+0x3e>
 8009d46:	4602      	mov	r2, r0
 8009d48:	4b28      	ldr	r3, [pc, #160]	; (8009dec <__lshift+0xd0>)
 8009d4a:	4829      	ldr	r0, [pc, #164]	; (8009df0 <__lshift+0xd4>)
 8009d4c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009d50:	f000 faba 	bl	800a2c8 <__assert_func>
 8009d54:	3101      	adds	r1, #1
 8009d56:	005b      	lsls	r3, r3, #1
 8009d58:	e7ee      	b.n	8009d38 <__lshift+0x1c>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	f100 0114 	add.w	r1, r0, #20
 8009d60:	f100 0210 	add.w	r2, r0, #16
 8009d64:	4618      	mov	r0, r3
 8009d66:	4553      	cmp	r3, sl
 8009d68:	db33      	blt.n	8009dd2 <__lshift+0xb6>
 8009d6a:	6920      	ldr	r0, [r4, #16]
 8009d6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d70:	f104 0314 	add.w	r3, r4, #20
 8009d74:	f019 091f 	ands.w	r9, r9, #31
 8009d78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009d80:	d02b      	beq.n	8009dda <__lshift+0xbe>
 8009d82:	f1c9 0e20 	rsb	lr, r9, #32
 8009d86:	468a      	mov	sl, r1
 8009d88:	2200      	movs	r2, #0
 8009d8a:	6818      	ldr	r0, [r3, #0]
 8009d8c:	fa00 f009 	lsl.w	r0, r0, r9
 8009d90:	4302      	orrs	r2, r0
 8009d92:	f84a 2b04 	str.w	r2, [sl], #4
 8009d96:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d9a:	459c      	cmp	ip, r3
 8009d9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009da0:	d8f3      	bhi.n	8009d8a <__lshift+0x6e>
 8009da2:	ebac 0304 	sub.w	r3, ip, r4
 8009da6:	3b15      	subs	r3, #21
 8009da8:	f023 0303 	bic.w	r3, r3, #3
 8009dac:	3304      	adds	r3, #4
 8009dae:	f104 0015 	add.w	r0, r4, #21
 8009db2:	4584      	cmp	ip, r0
 8009db4:	bf38      	it	cc
 8009db6:	2304      	movcc	r3, #4
 8009db8:	50ca      	str	r2, [r1, r3]
 8009dba:	b10a      	cbz	r2, 8009dc0 <__lshift+0xa4>
 8009dbc:	f108 0602 	add.w	r6, r8, #2
 8009dc0:	3e01      	subs	r6, #1
 8009dc2:	4638      	mov	r0, r7
 8009dc4:	612e      	str	r6, [r5, #16]
 8009dc6:	4621      	mov	r1, r4
 8009dc8:	f7ff fdd6 	bl	8009978 <_Bfree>
 8009dcc:	4628      	mov	r0, r5
 8009dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	e7c5      	b.n	8009d66 <__lshift+0x4a>
 8009dda:	3904      	subs	r1, #4
 8009ddc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009de0:	f841 2f04 	str.w	r2, [r1, #4]!
 8009de4:	459c      	cmp	ip, r3
 8009de6:	d8f9      	bhi.n	8009ddc <__lshift+0xc0>
 8009de8:	e7ea      	b.n	8009dc0 <__lshift+0xa4>
 8009dea:	bf00      	nop
 8009dec:	0800b787 	.word	0x0800b787
 8009df0:	0800b798 	.word	0x0800b798

08009df4 <__mcmp>:
 8009df4:	b530      	push	{r4, r5, lr}
 8009df6:	6902      	ldr	r2, [r0, #16]
 8009df8:	690c      	ldr	r4, [r1, #16]
 8009dfa:	1b12      	subs	r2, r2, r4
 8009dfc:	d10e      	bne.n	8009e1c <__mcmp+0x28>
 8009dfe:	f100 0314 	add.w	r3, r0, #20
 8009e02:	3114      	adds	r1, #20
 8009e04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009e08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009e0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009e10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009e14:	42a5      	cmp	r5, r4
 8009e16:	d003      	beq.n	8009e20 <__mcmp+0x2c>
 8009e18:	d305      	bcc.n	8009e26 <__mcmp+0x32>
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	4610      	mov	r0, r2
 8009e1e:	bd30      	pop	{r4, r5, pc}
 8009e20:	4283      	cmp	r3, r0
 8009e22:	d3f3      	bcc.n	8009e0c <__mcmp+0x18>
 8009e24:	e7fa      	b.n	8009e1c <__mcmp+0x28>
 8009e26:	f04f 32ff 	mov.w	r2, #4294967295
 8009e2a:	e7f7      	b.n	8009e1c <__mcmp+0x28>

08009e2c <__mdiff>:
 8009e2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e30:	460c      	mov	r4, r1
 8009e32:	4606      	mov	r6, r0
 8009e34:	4611      	mov	r1, r2
 8009e36:	4620      	mov	r0, r4
 8009e38:	4617      	mov	r7, r2
 8009e3a:	f7ff ffdb 	bl	8009df4 <__mcmp>
 8009e3e:	1e05      	subs	r5, r0, #0
 8009e40:	d110      	bne.n	8009e64 <__mdiff+0x38>
 8009e42:	4629      	mov	r1, r5
 8009e44:	4630      	mov	r0, r6
 8009e46:	f7ff fd57 	bl	80098f8 <_Balloc>
 8009e4a:	b930      	cbnz	r0, 8009e5a <__mdiff+0x2e>
 8009e4c:	4b39      	ldr	r3, [pc, #228]	; (8009f34 <__mdiff+0x108>)
 8009e4e:	4602      	mov	r2, r0
 8009e50:	f240 2132 	movw	r1, #562	; 0x232
 8009e54:	4838      	ldr	r0, [pc, #224]	; (8009f38 <__mdiff+0x10c>)
 8009e56:	f000 fa37 	bl	800a2c8 <__assert_func>
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009e60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e64:	bfa4      	itt	ge
 8009e66:	463b      	movge	r3, r7
 8009e68:	4627      	movge	r7, r4
 8009e6a:	4630      	mov	r0, r6
 8009e6c:	6879      	ldr	r1, [r7, #4]
 8009e6e:	bfa6      	itte	ge
 8009e70:	461c      	movge	r4, r3
 8009e72:	2500      	movge	r5, #0
 8009e74:	2501      	movlt	r5, #1
 8009e76:	f7ff fd3f 	bl	80098f8 <_Balloc>
 8009e7a:	b920      	cbnz	r0, 8009e86 <__mdiff+0x5a>
 8009e7c:	4b2d      	ldr	r3, [pc, #180]	; (8009f34 <__mdiff+0x108>)
 8009e7e:	4602      	mov	r2, r0
 8009e80:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009e84:	e7e6      	b.n	8009e54 <__mdiff+0x28>
 8009e86:	693e      	ldr	r6, [r7, #16]
 8009e88:	60c5      	str	r5, [r0, #12]
 8009e8a:	6925      	ldr	r5, [r4, #16]
 8009e8c:	f107 0114 	add.w	r1, r7, #20
 8009e90:	f104 0914 	add.w	r9, r4, #20
 8009e94:	f100 0e14 	add.w	lr, r0, #20
 8009e98:	f107 0210 	add.w	r2, r7, #16
 8009e9c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009ea0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009ea4:	46f2      	mov	sl, lr
 8009ea6:	2700      	movs	r7, #0
 8009ea8:	f859 3b04 	ldr.w	r3, [r9], #4
 8009eac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009eb0:	fa1f f883 	uxth.w	r8, r3
 8009eb4:	fa17 f78b 	uxtah	r7, r7, fp
 8009eb8:	0c1b      	lsrs	r3, r3, #16
 8009eba:	eba7 0808 	sub.w	r8, r7, r8
 8009ebe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009ec2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009ec6:	fa1f f888 	uxth.w	r8, r8
 8009eca:	141f      	asrs	r7, r3, #16
 8009ecc:	454d      	cmp	r5, r9
 8009ece:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009ed2:	f84a 3b04 	str.w	r3, [sl], #4
 8009ed6:	d8e7      	bhi.n	8009ea8 <__mdiff+0x7c>
 8009ed8:	1b2b      	subs	r3, r5, r4
 8009eda:	3b15      	subs	r3, #21
 8009edc:	f023 0303 	bic.w	r3, r3, #3
 8009ee0:	3304      	adds	r3, #4
 8009ee2:	3415      	adds	r4, #21
 8009ee4:	42a5      	cmp	r5, r4
 8009ee6:	bf38      	it	cc
 8009ee8:	2304      	movcc	r3, #4
 8009eea:	4419      	add	r1, r3
 8009eec:	4473      	add	r3, lr
 8009eee:	469e      	mov	lr, r3
 8009ef0:	460d      	mov	r5, r1
 8009ef2:	4565      	cmp	r5, ip
 8009ef4:	d30e      	bcc.n	8009f14 <__mdiff+0xe8>
 8009ef6:	f10c 0203 	add.w	r2, ip, #3
 8009efa:	1a52      	subs	r2, r2, r1
 8009efc:	f022 0203 	bic.w	r2, r2, #3
 8009f00:	3903      	subs	r1, #3
 8009f02:	458c      	cmp	ip, r1
 8009f04:	bf38      	it	cc
 8009f06:	2200      	movcc	r2, #0
 8009f08:	441a      	add	r2, r3
 8009f0a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009f0e:	b17b      	cbz	r3, 8009f30 <__mdiff+0x104>
 8009f10:	6106      	str	r6, [r0, #16]
 8009f12:	e7a5      	b.n	8009e60 <__mdiff+0x34>
 8009f14:	f855 8b04 	ldr.w	r8, [r5], #4
 8009f18:	fa17 f488 	uxtah	r4, r7, r8
 8009f1c:	1422      	asrs	r2, r4, #16
 8009f1e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009f22:	b2a4      	uxth	r4, r4
 8009f24:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009f28:	f84e 4b04 	str.w	r4, [lr], #4
 8009f2c:	1417      	asrs	r7, r2, #16
 8009f2e:	e7e0      	b.n	8009ef2 <__mdiff+0xc6>
 8009f30:	3e01      	subs	r6, #1
 8009f32:	e7ea      	b.n	8009f0a <__mdiff+0xde>
 8009f34:	0800b787 	.word	0x0800b787
 8009f38:	0800b798 	.word	0x0800b798

08009f3c <__d2b>:
 8009f3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009f40:	4689      	mov	r9, r1
 8009f42:	2101      	movs	r1, #1
 8009f44:	ec57 6b10 	vmov	r6, r7, d0
 8009f48:	4690      	mov	r8, r2
 8009f4a:	f7ff fcd5 	bl	80098f8 <_Balloc>
 8009f4e:	4604      	mov	r4, r0
 8009f50:	b930      	cbnz	r0, 8009f60 <__d2b+0x24>
 8009f52:	4602      	mov	r2, r0
 8009f54:	4b25      	ldr	r3, [pc, #148]	; (8009fec <__d2b+0xb0>)
 8009f56:	4826      	ldr	r0, [pc, #152]	; (8009ff0 <__d2b+0xb4>)
 8009f58:	f240 310a 	movw	r1, #778	; 0x30a
 8009f5c:	f000 f9b4 	bl	800a2c8 <__assert_func>
 8009f60:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009f64:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009f68:	bb35      	cbnz	r5, 8009fb8 <__d2b+0x7c>
 8009f6a:	2e00      	cmp	r6, #0
 8009f6c:	9301      	str	r3, [sp, #4]
 8009f6e:	d028      	beq.n	8009fc2 <__d2b+0x86>
 8009f70:	4668      	mov	r0, sp
 8009f72:	9600      	str	r6, [sp, #0]
 8009f74:	f7ff fd8c 	bl	8009a90 <__lo0bits>
 8009f78:	9900      	ldr	r1, [sp, #0]
 8009f7a:	b300      	cbz	r0, 8009fbe <__d2b+0x82>
 8009f7c:	9a01      	ldr	r2, [sp, #4]
 8009f7e:	f1c0 0320 	rsb	r3, r0, #32
 8009f82:	fa02 f303 	lsl.w	r3, r2, r3
 8009f86:	430b      	orrs	r3, r1
 8009f88:	40c2      	lsrs	r2, r0
 8009f8a:	6163      	str	r3, [r4, #20]
 8009f8c:	9201      	str	r2, [sp, #4]
 8009f8e:	9b01      	ldr	r3, [sp, #4]
 8009f90:	61a3      	str	r3, [r4, #24]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	bf14      	ite	ne
 8009f96:	2202      	movne	r2, #2
 8009f98:	2201      	moveq	r2, #1
 8009f9a:	6122      	str	r2, [r4, #16]
 8009f9c:	b1d5      	cbz	r5, 8009fd4 <__d2b+0x98>
 8009f9e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009fa2:	4405      	add	r5, r0
 8009fa4:	f8c9 5000 	str.w	r5, [r9]
 8009fa8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009fac:	f8c8 0000 	str.w	r0, [r8]
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	b003      	add	sp, #12
 8009fb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009fbc:	e7d5      	b.n	8009f6a <__d2b+0x2e>
 8009fbe:	6161      	str	r1, [r4, #20]
 8009fc0:	e7e5      	b.n	8009f8e <__d2b+0x52>
 8009fc2:	a801      	add	r0, sp, #4
 8009fc4:	f7ff fd64 	bl	8009a90 <__lo0bits>
 8009fc8:	9b01      	ldr	r3, [sp, #4]
 8009fca:	6163      	str	r3, [r4, #20]
 8009fcc:	2201      	movs	r2, #1
 8009fce:	6122      	str	r2, [r4, #16]
 8009fd0:	3020      	adds	r0, #32
 8009fd2:	e7e3      	b.n	8009f9c <__d2b+0x60>
 8009fd4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009fd8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009fdc:	f8c9 0000 	str.w	r0, [r9]
 8009fe0:	6918      	ldr	r0, [r3, #16]
 8009fe2:	f7ff fd35 	bl	8009a50 <__hi0bits>
 8009fe6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009fea:	e7df      	b.n	8009fac <__d2b+0x70>
 8009fec:	0800b787 	.word	0x0800b787
 8009ff0:	0800b798 	.word	0x0800b798

08009ff4 <_calloc_r>:
 8009ff4:	b513      	push	{r0, r1, r4, lr}
 8009ff6:	434a      	muls	r2, r1
 8009ff8:	4611      	mov	r1, r2
 8009ffa:	9201      	str	r2, [sp, #4]
 8009ffc:	f7fe f8f0 	bl	80081e0 <_malloc_r>
 800a000:	4604      	mov	r4, r0
 800a002:	b118      	cbz	r0, 800a00c <_calloc_r+0x18>
 800a004:	9a01      	ldr	r2, [sp, #4]
 800a006:	2100      	movs	r1, #0
 800a008:	f7fe f892 	bl	8008130 <memset>
 800a00c:	4620      	mov	r0, r4
 800a00e:	b002      	add	sp, #8
 800a010:	bd10      	pop	{r4, pc}

0800a012 <__ssputs_r>:
 800a012:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a016:	688e      	ldr	r6, [r1, #8]
 800a018:	429e      	cmp	r6, r3
 800a01a:	4682      	mov	sl, r0
 800a01c:	460c      	mov	r4, r1
 800a01e:	4690      	mov	r8, r2
 800a020:	461f      	mov	r7, r3
 800a022:	d838      	bhi.n	800a096 <__ssputs_r+0x84>
 800a024:	898a      	ldrh	r2, [r1, #12]
 800a026:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a02a:	d032      	beq.n	800a092 <__ssputs_r+0x80>
 800a02c:	6825      	ldr	r5, [r4, #0]
 800a02e:	6909      	ldr	r1, [r1, #16]
 800a030:	eba5 0901 	sub.w	r9, r5, r1
 800a034:	6965      	ldr	r5, [r4, #20]
 800a036:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a03a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a03e:	3301      	adds	r3, #1
 800a040:	444b      	add	r3, r9
 800a042:	106d      	asrs	r5, r5, #1
 800a044:	429d      	cmp	r5, r3
 800a046:	bf38      	it	cc
 800a048:	461d      	movcc	r5, r3
 800a04a:	0553      	lsls	r3, r2, #21
 800a04c:	d531      	bpl.n	800a0b2 <__ssputs_r+0xa0>
 800a04e:	4629      	mov	r1, r5
 800a050:	f7fe f8c6 	bl	80081e0 <_malloc_r>
 800a054:	4606      	mov	r6, r0
 800a056:	b950      	cbnz	r0, 800a06e <__ssputs_r+0x5c>
 800a058:	230c      	movs	r3, #12
 800a05a:	f8ca 3000 	str.w	r3, [sl]
 800a05e:	89a3      	ldrh	r3, [r4, #12]
 800a060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a064:	81a3      	strh	r3, [r4, #12]
 800a066:	f04f 30ff 	mov.w	r0, #4294967295
 800a06a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a06e:	6921      	ldr	r1, [r4, #16]
 800a070:	464a      	mov	r2, r9
 800a072:	f7fe f84f 	bl	8008114 <memcpy>
 800a076:	89a3      	ldrh	r3, [r4, #12]
 800a078:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a07c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a080:	81a3      	strh	r3, [r4, #12]
 800a082:	6126      	str	r6, [r4, #16]
 800a084:	6165      	str	r5, [r4, #20]
 800a086:	444e      	add	r6, r9
 800a088:	eba5 0509 	sub.w	r5, r5, r9
 800a08c:	6026      	str	r6, [r4, #0]
 800a08e:	60a5      	str	r5, [r4, #8]
 800a090:	463e      	mov	r6, r7
 800a092:	42be      	cmp	r6, r7
 800a094:	d900      	bls.n	800a098 <__ssputs_r+0x86>
 800a096:	463e      	mov	r6, r7
 800a098:	4632      	mov	r2, r6
 800a09a:	6820      	ldr	r0, [r4, #0]
 800a09c:	4641      	mov	r1, r8
 800a09e:	f000 f958 	bl	800a352 <memmove>
 800a0a2:	68a3      	ldr	r3, [r4, #8]
 800a0a4:	6822      	ldr	r2, [r4, #0]
 800a0a6:	1b9b      	subs	r3, r3, r6
 800a0a8:	4432      	add	r2, r6
 800a0aa:	60a3      	str	r3, [r4, #8]
 800a0ac:	6022      	str	r2, [r4, #0]
 800a0ae:	2000      	movs	r0, #0
 800a0b0:	e7db      	b.n	800a06a <__ssputs_r+0x58>
 800a0b2:	462a      	mov	r2, r5
 800a0b4:	f000 f967 	bl	800a386 <_realloc_r>
 800a0b8:	4606      	mov	r6, r0
 800a0ba:	2800      	cmp	r0, #0
 800a0bc:	d1e1      	bne.n	800a082 <__ssputs_r+0x70>
 800a0be:	6921      	ldr	r1, [r4, #16]
 800a0c0:	4650      	mov	r0, sl
 800a0c2:	f7fe f83d 	bl	8008140 <_free_r>
 800a0c6:	e7c7      	b.n	800a058 <__ssputs_r+0x46>

0800a0c8 <_svfiprintf_r>:
 800a0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0cc:	4698      	mov	r8, r3
 800a0ce:	898b      	ldrh	r3, [r1, #12]
 800a0d0:	061b      	lsls	r3, r3, #24
 800a0d2:	b09d      	sub	sp, #116	; 0x74
 800a0d4:	4607      	mov	r7, r0
 800a0d6:	460d      	mov	r5, r1
 800a0d8:	4614      	mov	r4, r2
 800a0da:	d50e      	bpl.n	800a0fa <_svfiprintf_r+0x32>
 800a0dc:	690b      	ldr	r3, [r1, #16]
 800a0de:	b963      	cbnz	r3, 800a0fa <_svfiprintf_r+0x32>
 800a0e0:	2140      	movs	r1, #64	; 0x40
 800a0e2:	f7fe f87d 	bl	80081e0 <_malloc_r>
 800a0e6:	6028      	str	r0, [r5, #0]
 800a0e8:	6128      	str	r0, [r5, #16]
 800a0ea:	b920      	cbnz	r0, 800a0f6 <_svfiprintf_r+0x2e>
 800a0ec:	230c      	movs	r3, #12
 800a0ee:	603b      	str	r3, [r7, #0]
 800a0f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0f4:	e0d1      	b.n	800a29a <_svfiprintf_r+0x1d2>
 800a0f6:	2340      	movs	r3, #64	; 0x40
 800a0f8:	616b      	str	r3, [r5, #20]
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	9309      	str	r3, [sp, #36]	; 0x24
 800a0fe:	2320      	movs	r3, #32
 800a100:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a104:	f8cd 800c 	str.w	r8, [sp, #12]
 800a108:	2330      	movs	r3, #48	; 0x30
 800a10a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a2b4 <_svfiprintf_r+0x1ec>
 800a10e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a112:	f04f 0901 	mov.w	r9, #1
 800a116:	4623      	mov	r3, r4
 800a118:	469a      	mov	sl, r3
 800a11a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a11e:	b10a      	cbz	r2, 800a124 <_svfiprintf_r+0x5c>
 800a120:	2a25      	cmp	r2, #37	; 0x25
 800a122:	d1f9      	bne.n	800a118 <_svfiprintf_r+0x50>
 800a124:	ebba 0b04 	subs.w	fp, sl, r4
 800a128:	d00b      	beq.n	800a142 <_svfiprintf_r+0x7a>
 800a12a:	465b      	mov	r3, fp
 800a12c:	4622      	mov	r2, r4
 800a12e:	4629      	mov	r1, r5
 800a130:	4638      	mov	r0, r7
 800a132:	f7ff ff6e 	bl	800a012 <__ssputs_r>
 800a136:	3001      	adds	r0, #1
 800a138:	f000 80aa 	beq.w	800a290 <_svfiprintf_r+0x1c8>
 800a13c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a13e:	445a      	add	r2, fp
 800a140:	9209      	str	r2, [sp, #36]	; 0x24
 800a142:	f89a 3000 	ldrb.w	r3, [sl]
 800a146:	2b00      	cmp	r3, #0
 800a148:	f000 80a2 	beq.w	800a290 <_svfiprintf_r+0x1c8>
 800a14c:	2300      	movs	r3, #0
 800a14e:	f04f 32ff 	mov.w	r2, #4294967295
 800a152:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a156:	f10a 0a01 	add.w	sl, sl, #1
 800a15a:	9304      	str	r3, [sp, #16]
 800a15c:	9307      	str	r3, [sp, #28]
 800a15e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a162:	931a      	str	r3, [sp, #104]	; 0x68
 800a164:	4654      	mov	r4, sl
 800a166:	2205      	movs	r2, #5
 800a168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a16c:	4851      	ldr	r0, [pc, #324]	; (800a2b4 <_svfiprintf_r+0x1ec>)
 800a16e:	f7f6 f80f 	bl	8000190 <memchr>
 800a172:	9a04      	ldr	r2, [sp, #16]
 800a174:	b9d8      	cbnz	r0, 800a1ae <_svfiprintf_r+0xe6>
 800a176:	06d0      	lsls	r0, r2, #27
 800a178:	bf44      	itt	mi
 800a17a:	2320      	movmi	r3, #32
 800a17c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a180:	0711      	lsls	r1, r2, #28
 800a182:	bf44      	itt	mi
 800a184:	232b      	movmi	r3, #43	; 0x2b
 800a186:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a18a:	f89a 3000 	ldrb.w	r3, [sl]
 800a18e:	2b2a      	cmp	r3, #42	; 0x2a
 800a190:	d015      	beq.n	800a1be <_svfiprintf_r+0xf6>
 800a192:	9a07      	ldr	r2, [sp, #28]
 800a194:	4654      	mov	r4, sl
 800a196:	2000      	movs	r0, #0
 800a198:	f04f 0c0a 	mov.w	ip, #10
 800a19c:	4621      	mov	r1, r4
 800a19e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1a2:	3b30      	subs	r3, #48	; 0x30
 800a1a4:	2b09      	cmp	r3, #9
 800a1a6:	d94e      	bls.n	800a246 <_svfiprintf_r+0x17e>
 800a1a8:	b1b0      	cbz	r0, 800a1d8 <_svfiprintf_r+0x110>
 800a1aa:	9207      	str	r2, [sp, #28]
 800a1ac:	e014      	b.n	800a1d8 <_svfiprintf_r+0x110>
 800a1ae:	eba0 0308 	sub.w	r3, r0, r8
 800a1b2:	fa09 f303 	lsl.w	r3, r9, r3
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	9304      	str	r3, [sp, #16]
 800a1ba:	46a2      	mov	sl, r4
 800a1bc:	e7d2      	b.n	800a164 <_svfiprintf_r+0x9c>
 800a1be:	9b03      	ldr	r3, [sp, #12]
 800a1c0:	1d19      	adds	r1, r3, #4
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	9103      	str	r1, [sp, #12]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	bfbb      	ittet	lt
 800a1ca:	425b      	neglt	r3, r3
 800a1cc:	f042 0202 	orrlt.w	r2, r2, #2
 800a1d0:	9307      	strge	r3, [sp, #28]
 800a1d2:	9307      	strlt	r3, [sp, #28]
 800a1d4:	bfb8      	it	lt
 800a1d6:	9204      	strlt	r2, [sp, #16]
 800a1d8:	7823      	ldrb	r3, [r4, #0]
 800a1da:	2b2e      	cmp	r3, #46	; 0x2e
 800a1dc:	d10c      	bne.n	800a1f8 <_svfiprintf_r+0x130>
 800a1de:	7863      	ldrb	r3, [r4, #1]
 800a1e0:	2b2a      	cmp	r3, #42	; 0x2a
 800a1e2:	d135      	bne.n	800a250 <_svfiprintf_r+0x188>
 800a1e4:	9b03      	ldr	r3, [sp, #12]
 800a1e6:	1d1a      	adds	r2, r3, #4
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	9203      	str	r2, [sp, #12]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	bfb8      	it	lt
 800a1f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a1f4:	3402      	adds	r4, #2
 800a1f6:	9305      	str	r3, [sp, #20]
 800a1f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a2c4 <_svfiprintf_r+0x1fc>
 800a1fc:	7821      	ldrb	r1, [r4, #0]
 800a1fe:	2203      	movs	r2, #3
 800a200:	4650      	mov	r0, sl
 800a202:	f7f5 ffc5 	bl	8000190 <memchr>
 800a206:	b140      	cbz	r0, 800a21a <_svfiprintf_r+0x152>
 800a208:	2340      	movs	r3, #64	; 0x40
 800a20a:	eba0 000a 	sub.w	r0, r0, sl
 800a20e:	fa03 f000 	lsl.w	r0, r3, r0
 800a212:	9b04      	ldr	r3, [sp, #16]
 800a214:	4303      	orrs	r3, r0
 800a216:	3401      	adds	r4, #1
 800a218:	9304      	str	r3, [sp, #16]
 800a21a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a21e:	4826      	ldr	r0, [pc, #152]	; (800a2b8 <_svfiprintf_r+0x1f0>)
 800a220:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a224:	2206      	movs	r2, #6
 800a226:	f7f5 ffb3 	bl	8000190 <memchr>
 800a22a:	2800      	cmp	r0, #0
 800a22c:	d038      	beq.n	800a2a0 <_svfiprintf_r+0x1d8>
 800a22e:	4b23      	ldr	r3, [pc, #140]	; (800a2bc <_svfiprintf_r+0x1f4>)
 800a230:	bb1b      	cbnz	r3, 800a27a <_svfiprintf_r+0x1b2>
 800a232:	9b03      	ldr	r3, [sp, #12]
 800a234:	3307      	adds	r3, #7
 800a236:	f023 0307 	bic.w	r3, r3, #7
 800a23a:	3308      	adds	r3, #8
 800a23c:	9303      	str	r3, [sp, #12]
 800a23e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a240:	4433      	add	r3, r6
 800a242:	9309      	str	r3, [sp, #36]	; 0x24
 800a244:	e767      	b.n	800a116 <_svfiprintf_r+0x4e>
 800a246:	fb0c 3202 	mla	r2, ip, r2, r3
 800a24a:	460c      	mov	r4, r1
 800a24c:	2001      	movs	r0, #1
 800a24e:	e7a5      	b.n	800a19c <_svfiprintf_r+0xd4>
 800a250:	2300      	movs	r3, #0
 800a252:	3401      	adds	r4, #1
 800a254:	9305      	str	r3, [sp, #20]
 800a256:	4619      	mov	r1, r3
 800a258:	f04f 0c0a 	mov.w	ip, #10
 800a25c:	4620      	mov	r0, r4
 800a25e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a262:	3a30      	subs	r2, #48	; 0x30
 800a264:	2a09      	cmp	r2, #9
 800a266:	d903      	bls.n	800a270 <_svfiprintf_r+0x1a8>
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d0c5      	beq.n	800a1f8 <_svfiprintf_r+0x130>
 800a26c:	9105      	str	r1, [sp, #20]
 800a26e:	e7c3      	b.n	800a1f8 <_svfiprintf_r+0x130>
 800a270:	fb0c 2101 	mla	r1, ip, r1, r2
 800a274:	4604      	mov	r4, r0
 800a276:	2301      	movs	r3, #1
 800a278:	e7f0      	b.n	800a25c <_svfiprintf_r+0x194>
 800a27a:	ab03      	add	r3, sp, #12
 800a27c:	9300      	str	r3, [sp, #0]
 800a27e:	462a      	mov	r2, r5
 800a280:	4b0f      	ldr	r3, [pc, #60]	; (800a2c0 <_svfiprintf_r+0x1f8>)
 800a282:	a904      	add	r1, sp, #16
 800a284:	4638      	mov	r0, r7
 800a286:	f7fe f8a5 	bl	80083d4 <_printf_float>
 800a28a:	1c42      	adds	r2, r0, #1
 800a28c:	4606      	mov	r6, r0
 800a28e:	d1d6      	bne.n	800a23e <_svfiprintf_r+0x176>
 800a290:	89ab      	ldrh	r3, [r5, #12]
 800a292:	065b      	lsls	r3, r3, #25
 800a294:	f53f af2c 	bmi.w	800a0f0 <_svfiprintf_r+0x28>
 800a298:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a29a:	b01d      	add	sp, #116	; 0x74
 800a29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2a0:	ab03      	add	r3, sp, #12
 800a2a2:	9300      	str	r3, [sp, #0]
 800a2a4:	462a      	mov	r2, r5
 800a2a6:	4b06      	ldr	r3, [pc, #24]	; (800a2c0 <_svfiprintf_r+0x1f8>)
 800a2a8:	a904      	add	r1, sp, #16
 800a2aa:	4638      	mov	r0, r7
 800a2ac:	f7fe fb36 	bl	800891c <_printf_i>
 800a2b0:	e7eb      	b.n	800a28a <_svfiprintf_r+0x1c2>
 800a2b2:	bf00      	nop
 800a2b4:	0800b8f4 	.word	0x0800b8f4
 800a2b8:	0800b8fe 	.word	0x0800b8fe
 800a2bc:	080083d5 	.word	0x080083d5
 800a2c0:	0800a013 	.word	0x0800a013
 800a2c4:	0800b8fa 	.word	0x0800b8fa

0800a2c8 <__assert_func>:
 800a2c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a2ca:	4614      	mov	r4, r2
 800a2cc:	461a      	mov	r2, r3
 800a2ce:	4b09      	ldr	r3, [pc, #36]	; (800a2f4 <__assert_func+0x2c>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4605      	mov	r5, r0
 800a2d4:	68d8      	ldr	r0, [r3, #12]
 800a2d6:	b14c      	cbz	r4, 800a2ec <__assert_func+0x24>
 800a2d8:	4b07      	ldr	r3, [pc, #28]	; (800a2f8 <__assert_func+0x30>)
 800a2da:	9100      	str	r1, [sp, #0]
 800a2dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a2e0:	4906      	ldr	r1, [pc, #24]	; (800a2fc <__assert_func+0x34>)
 800a2e2:	462b      	mov	r3, r5
 800a2e4:	f000 f80e 	bl	800a304 <fiprintf>
 800a2e8:	f000 fa9a 	bl	800a820 <abort>
 800a2ec:	4b04      	ldr	r3, [pc, #16]	; (800a300 <__assert_func+0x38>)
 800a2ee:	461c      	mov	r4, r3
 800a2f0:	e7f3      	b.n	800a2da <__assert_func+0x12>
 800a2f2:	bf00      	nop
 800a2f4:	20000010 	.word	0x20000010
 800a2f8:	0800b905 	.word	0x0800b905
 800a2fc:	0800b912 	.word	0x0800b912
 800a300:	0800b940 	.word	0x0800b940

0800a304 <fiprintf>:
 800a304:	b40e      	push	{r1, r2, r3}
 800a306:	b503      	push	{r0, r1, lr}
 800a308:	4601      	mov	r1, r0
 800a30a:	ab03      	add	r3, sp, #12
 800a30c:	4805      	ldr	r0, [pc, #20]	; (800a324 <fiprintf+0x20>)
 800a30e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a312:	6800      	ldr	r0, [r0, #0]
 800a314:	9301      	str	r3, [sp, #4]
 800a316:	f000 f885 	bl	800a424 <_vfiprintf_r>
 800a31a:	b002      	add	sp, #8
 800a31c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a320:	b003      	add	sp, #12
 800a322:	4770      	bx	lr
 800a324:	20000010 	.word	0x20000010

0800a328 <__retarget_lock_init_recursive>:
 800a328:	4770      	bx	lr

0800a32a <__retarget_lock_acquire_recursive>:
 800a32a:	4770      	bx	lr

0800a32c <__retarget_lock_release_recursive>:
 800a32c:	4770      	bx	lr

0800a32e <__ascii_mbtowc>:
 800a32e:	b082      	sub	sp, #8
 800a330:	b901      	cbnz	r1, 800a334 <__ascii_mbtowc+0x6>
 800a332:	a901      	add	r1, sp, #4
 800a334:	b142      	cbz	r2, 800a348 <__ascii_mbtowc+0x1a>
 800a336:	b14b      	cbz	r3, 800a34c <__ascii_mbtowc+0x1e>
 800a338:	7813      	ldrb	r3, [r2, #0]
 800a33a:	600b      	str	r3, [r1, #0]
 800a33c:	7812      	ldrb	r2, [r2, #0]
 800a33e:	1e10      	subs	r0, r2, #0
 800a340:	bf18      	it	ne
 800a342:	2001      	movne	r0, #1
 800a344:	b002      	add	sp, #8
 800a346:	4770      	bx	lr
 800a348:	4610      	mov	r0, r2
 800a34a:	e7fb      	b.n	800a344 <__ascii_mbtowc+0x16>
 800a34c:	f06f 0001 	mvn.w	r0, #1
 800a350:	e7f8      	b.n	800a344 <__ascii_mbtowc+0x16>

0800a352 <memmove>:
 800a352:	4288      	cmp	r0, r1
 800a354:	b510      	push	{r4, lr}
 800a356:	eb01 0402 	add.w	r4, r1, r2
 800a35a:	d902      	bls.n	800a362 <memmove+0x10>
 800a35c:	4284      	cmp	r4, r0
 800a35e:	4623      	mov	r3, r4
 800a360:	d807      	bhi.n	800a372 <memmove+0x20>
 800a362:	1e43      	subs	r3, r0, #1
 800a364:	42a1      	cmp	r1, r4
 800a366:	d008      	beq.n	800a37a <memmove+0x28>
 800a368:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a36c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a370:	e7f8      	b.n	800a364 <memmove+0x12>
 800a372:	4402      	add	r2, r0
 800a374:	4601      	mov	r1, r0
 800a376:	428a      	cmp	r2, r1
 800a378:	d100      	bne.n	800a37c <memmove+0x2a>
 800a37a:	bd10      	pop	{r4, pc}
 800a37c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a380:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a384:	e7f7      	b.n	800a376 <memmove+0x24>

0800a386 <_realloc_r>:
 800a386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a388:	4607      	mov	r7, r0
 800a38a:	4614      	mov	r4, r2
 800a38c:	460e      	mov	r6, r1
 800a38e:	b921      	cbnz	r1, 800a39a <_realloc_r+0x14>
 800a390:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a394:	4611      	mov	r1, r2
 800a396:	f7fd bf23 	b.w	80081e0 <_malloc_r>
 800a39a:	b922      	cbnz	r2, 800a3a6 <_realloc_r+0x20>
 800a39c:	f7fd fed0 	bl	8008140 <_free_r>
 800a3a0:	4625      	mov	r5, r4
 800a3a2:	4628      	mov	r0, r5
 800a3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3a6:	f000 fc5f 	bl	800ac68 <_malloc_usable_size_r>
 800a3aa:	42a0      	cmp	r0, r4
 800a3ac:	d20f      	bcs.n	800a3ce <_realloc_r+0x48>
 800a3ae:	4621      	mov	r1, r4
 800a3b0:	4638      	mov	r0, r7
 800a3b2:	f7fd ff15 	bl	80081e0 <_malloc_r>
 800a3b6:	4605      	mov	r5, r0
 800a3b8:	2800      	cmp	r0, #0
 800a3ba:	d0f2      	beq.n	800a3a2 <_realloc_r+0x1c>
 800a3bc:	4631      	mov	r1, r6
 800a3be:	4622      	mov	r2, r4
 800a3c0:	f7fd fea8 	bl	8008114 <memcpy>
 800a3c4:	4631      	mov	r1, r6
 800a3c6:	4638      	mov	r0, r7
 800a3c8:	f7fd feba 	bl	8008140 <_free_r>
 800a3cc:	e7e9      	b.n	800a3a2 <_realloc_r+0x1c>
 800a3ce:	4635      	mov	r5, r6
 800a3d0:	e7e7      	b.n	800a3a2 <_realloc_r+0x1c>

0800a3d2 <__sfputc_r>:
 800a3d2:	6893      	ldr	r3, [r2, #8]
 800a3d4:	3b01      	subs	r3, #1
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	b410      	push	{r4}
 800a3da:	6093      	str	r3, [r2, #8]
 800a3dc:	da08      	bge.n	800a3f0 <__sfputc_r+0x1e>
 800a3de:	6994      	ldr	r4, [r2, #24]
 800a3e0:	42a3      	cmp	r3, r4
 800a3e2:	db01      	blt.n	800a3e8 <__sfputc_r+0x16>
 800a3e4:	290a      	cmp	r1, #10
 800a3e6:	d103      	bne.n	800a3f0 <__sfputc_r+0x1e>
 800a3e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3ec:	f000 b94a 	b.w	800a684 <__swbuf_r>
 800a3f0:	6813      	ldr	r3, [r2, #0]
 800a3f2:	1c58      	adds	r0, r3, #1
 800a3f4:	6010      	str	r0, [r2, #0]
 800a3f6:	7019      	strb	r1, [r3, #0]
 800a3f8:	4608      	mov	r0, r1
 800a3fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3fe:	4770      	bx	lr

0800a400 <__sfputs_r>:
 800a400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a402:	4606      	mov	r6, r0
 800a404:	460f      	mov	r7, r1
 800a406:	4614      	mov	r4, r2
 800a408:	18d5      	adds	r5, r2, r3
 800a40a:	42ac      	cmp	r4, r5
 800a40c:	d101      	bne.n	800a412 <__sfputs_r+0x12>
 800a40e:	2000      	movs	r0, #0
 800a410:	e007      	b.n	800a422 <__sfputs_r+0x22>
 800a412:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a416:	463a      	mov	r2, r7
 800a418:	4630      	mov	r0, r6
 800a41a:	f7ff ffda 	bl	800a3d2 <__sfputc_r>
 800a41e:	1c43      	adds	r3, r0, #1
 800a420:	d1f3      	bne.n	800a40a <__sfputs_r+0xa>
 800a422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a424 <_vfiprintf_r>:
 800a424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a428:	460d      	mov	r5, r1
 800a42a:	b09d      	sub	sp, #116	; 0x74
 800a42c:	4614      	mov	r4, r2
 800a42e:	4698      	mov	r8, r3
 800a430:	4606      	mov	r6, r0
 800a432:	b118      	cbz	r0, 800a43c <_vfiprintf_r+0x18>
 800a434:	6983      	ldr	r3, [r0, #24]
 800a436:	b90b      	cbnz	r3, 800a43c <_vfiprintf_r+0x18>
 800a438:	f000 fb14 	bl	800aa64 <__sinit>
 800a43c:	4b89      	ldr	r3, [pc, #548]	; (800a664 <_vfiprintf_r+0x240>)
 800a43e:	429d      	cmp	r5, r3
 800a440:	d11b      	bne.n	800a47a <_vfiprintf_r+0x56>
 800a442:	6875      	ldr	r5, [r6, #4]
 800a444:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a446:	07d9      	lsls	r1, r3, #31
 800a448:	d405      	bmi.n	800a456 <_vfiprintf_r+0x32>
 800a44a:	89ab      	ldrh	r3, [r5, #12]
 800a44c:	059a      	lsls	r2, r3, #22
 800a44e:	d402      	bmi.n	800a456 <_vfiprintf_r+0x32>
 800a450:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a452:	f7ff ff6a 	bl	800a32a <__retarget_lock_acquire_recursive>
 800a456:	89ab      	ldrh	r3, [r5, #12]
 800a458:	071b      	lsls	r3, r3, #28
 800a45a:	d501      	bpl.n	800a460 <_vfiprintf_r+0x3c>
 800a45c:	692b      	ldr	r3, [r5, #16]
 800a45e:	b9eb      	cbnz	r3, 800a49c <_vfiprintf_r+0x78>
 800a460:	4629      	mov	r1, r5
 800a462:	4630      	mov	r0, r6
 800a464:	f000 f96e 	bl	800a744 <__swsetup_r>
 800a468:	b1c0      	cbz	r0, 800a49c <_vfiprintf_r+0x78>
 800a46a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a46c:	07dc      	lsls	r4, r3, #31
 800a46e:	d50e      	bpl.n	800a48e <_vfiprintf_r+0x6a>
 800a470:	f04f 30ff 	mov.w	r0, #4294967295
 800a474:	b01d      	add	sp, #116	; 0x74
 800a476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a47a:	4b7b      	ldr	r3, [pc, #492]	; (800a668 <_vfiprintf_r+0x244>)
 800a47c:	429d      	cmp	r5, r3
 800a47e:	d101      	bne.n	800a484 <_vfiprintf_r+0x60>
 800a480:	68b5      	ldr	r5, [r6, #8]
 800a482:	e7df      	b.n	800a444 <_vfiprintf_r+0x20>
 800a484:	4b79      	ldr	r3, [pc, #484]	; (800a66c <_vfiprintf_r+0x248>)
 800a486:	429d      	cmp	r5, r3
 800a488:	bf08      	it	eq
 800a48a:	68f5      	ldreq	r5, [r6, #12]
 800a48c:	e7da      	b.n	800a444 <_vfiprintf_r+0x20>
 800a48e:	89ab      	ldrh	r3, [r5, #12]
 800a490:	0598      	lsls	r0, r3, #22
 800a492:	d4ed      	bmi.n	800a470 <_vfiprintf_r+0x4c>
 800a494:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a496:	f7ff ff49 	bl	800a32c <__retarget_lock_release_recursive>
 800a49a:	e7e9      	b.n	800a470 <_vfiprintf_r+0x4c>
 800a49c:	2300      	movs	r3, #0
 800a49e:	9309      	str	r3, [sp, #36]	; 0x24
 800a4a0:	2320      	movs	r3, #32
 800a4a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4aa:	2330      	movs	r3, #48	; 0x30
 800a4ac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a670 <_vfiprintf_r+0x24c>
 800a4b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a4b4:	f04f 0901 	mov.w	r9, #1
 800a4b8:	4623      	mov	r3, r4
 800a4ba:	469a      	mov	sl, r3
 800a4bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4c0:	b10a      	cbz	r2, 800a4c6 <_vfiprintf_r+0xa2>
 800a4c2:	2a25      	cmp	r2, #37	; 0x25
 800a4c4:	d1f9      	bne.n	800a4ba <_vfiprintf_r+0x96>
 800a4c6:	ebba 0b04 	subs.w	fp, sl, r4
 800a4ca:	d00b      	beq.n	800a4e4 <_vfiprintf_r+0xc0>
 800a4cc:	465b      	mov	r3, fp
 800a4ce:	4622      	mov	r2, r4
 800a4d0:	4629      	mov	r1, r5
 800a4d2:	4630      	mov	r0, r6
 800a4d4:	f7ff ff94 	bl	800a400 <__sfputs_r>
 800a4d8:	3001      	adds	r0, #1
 800a4da:	f000 80aa 	beq.w	800a632 <_vfiprintf_r+0x20e>
 800a4de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4e0:	445a      	add	r2, fp
 800a4e2:	9209      	str	r2, [sp, #36]	; 0x24
 800a4e4:	f89a 3000 	ldrb.w	r3, [sl]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	f000 80a2 	beq.w	800a632 <_vfiprintf_r+0x20e>
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4f8:	f10a 0a01 	add.w	sl, sl, #1
 800a4fc:	9304      	str	r3, [sp, #16]
 800a4fe:	9307      	str	r3, [sp, #28]
 800a500:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a504:	931a      	str	r3, [sp, #104]	; 0x68
 800a506:	4654      	mov	r4, sl
 800a508:	2205      	movs	r2, #5
 800a50a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a50e:	4858      	ldr	r0, [pc, #352]	; (800a670 <_vfiprintf_r+0x24c>)
 800a510:	f7f5 fe3e 	bl	8000190 <memchr>
 800a514:	9a04      	ldr	r2, [sp, #16]
 800a516:	b9d8      	cbnz	r0, 800a550 <_vfiprintf_r+0x12c>
 800a518:	06d1      	lsls	r1, r2, #27
 800a51a:	bf44      	itt	mi
 800a51c:	2320      	movmi	r3, #32
 800a51e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a522:	0713      	lsls	r3, r2, #28
 800a524:	bf44      	itt	mi
 800a526:	232b      	movmi	r3, #43	; 0x2b
 800a528:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a52c:	f89a 3000 	ldrb.w	r3, [sl]
 800a530:	2b2a      	cmp	r3, #42	; 0x2a
 800a532:	d015      	beq.n	800a560 <_vfiprintf_r+0x13c>
 800a534:	9a07      	ldr	r2, [sp, #28]
 800a536:	4654      	mov	r4, sl
 800a538:	2000      	movs	r0, #0
 800a53a:	f04f 0c0a 	mov.w	ip, #10
 800a53e:	4621      	mov	r1, r4
 800a540:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a544:	3b30      	subs	r3, #48	; 0x30
 800a546:	2b09      	cmp	r3, #9
 800a548:	d94e      	bls.n	800a5e8 <_vfiprintf_r+0x1c4>
 800a54a:	b1b0      	cbz	r0, 800a57a <_vfiprintf_r+0x156>
 800a54c:	9207      	str	r2, [sp, #28]
 800a54e:	e014      	b.n	800a57a <_vfiprintf_r+0x156>
 800a550:	eba0 0308 	sub.w	r3, r0, r8
 800a554:	fa09 f303 	lsl.w	r3, r9, r3
 800a558:	4313      	orrs	r3, r2
 800a55a:	9304      	str	r3, [sp, #16]
 800a55c:	46a2      	mov	sl, r4
 800a55e:	e7d2      	b.n	800a506 <_vfiprintf_r+0xe2>
 800a560:	9b03      	ldr	r3, [sp, #12]
 800a562:	1d19      	adds	r1, r3, #4
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	9103      	str	r1, [sp, #12]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	bfbb      	ittet	lt
 800a56c:	425b      	neglt	r3, r3
 800a56e:	f042 0202 	orrlt.w	r2, r2, #2
 800a572:	9307      	strge	r3, [sp, #28]
 800a574:	9307      	strlt	r3, [sp, #28]
 800a576:	bfb8      	it	lt
 800a578:	9204      	strlt	r2, [sp, #16]
 800a57a:	7823      	ldrb	r3, [r4, #0]
 800a57c:	2b2e      	cmp	r3, #46	; 0x2e
 800a57e:	d10c      	bne.n	800a59a <_vfiprintf_r+0x176>
 800a580:	7863      	ldrb	r3, [r4, #1]
 800a582:	2b2a      	cmp	r3, #42	; 0x2a
 800a584:	d135      	bne.n	800a5f2 <_vfiprintf_r+0x1ce>
 800a586:	9b03      	ldr	r3, [sp, #12]
 800a588:	1d1a      	adds	r2, r3, #4
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	9203      	str	r2, [sp, #12]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	bfb8      	it	lt
 800a592:	f04f 33ff 	movlt.w	r3, #4294967295
 800a596:	3402      	adds	r4, #2
 800a598:	9305      	str	r3, [sp, #20]
 800a59a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a680 <_vfiprintf_r+0x25c>
 800a59e:	7821      	ldrb	r1, [r4, #0]
 800a5a0:	2203      	movs	r2, #3
 800a5a2:	4650      	mov	r0, sl
 800a5a4:	f7f5 fdf4 	bl	8000190 <memchr>
 800a5a8:	b140      	cbz	r0, 800a5bc <_vfiprintf_r+0x198>
 800a5aa:	2340      	movs	r3, #64	; 0x40
 800a5ac:	eba0 000a 	sub.w	r0, r0, sl
 800a5b0:	fa03 f000 	lsl.w	r0, r3, r0
 800a5b4:	9b04      	ldr	r3, [sp, #16]
 800a5b6:	4303      	orrs	r3, r0
 800a5b8:	3401      	adds	r4, #1
 800a5ba:	9304      	str	r3, [sp, #16]
 800a5bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5c0:	482c      	ldr	r0, [pc, #176]	; (800a674 <_vfiprintf_r+0x250>)
 800a5c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a5c6:	2206      	movs	r2, #6
 800a5c8:	f7f5 fde2 	bl	8000190 <memchr>
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	d03f      	beq.n	800a650 <_vfiprintf_r+0x22c>
 800a5d0:	4b29      	ldr	r3, [pc, #164]	; (800a678 <_vfiprintf_r+0x254>)
 800a5d2:	bb1b      	cbnz	r3, 800a61c <_vfiprintf_r+0x1f8>
 800a5d4:	9b03      	ldr	r3, [sp, #12]
 800a5d6:	3307      	adds	r3, #7
 800a5d8:	f023 0307 	bic.w	r3, r3, #7
 800a5dc:	3308      	adds	r3, #8
 800a5de:	9303      	str	r3, [sp, #12]
 800a5e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5e2:	443b      	add	r3, r7
 800a5e4:	9309      	str	r3, [sp, #36]	; 0x24
 800a5e6:	e767      	b.n	800a4b8 <_vfiprintf_r+0x94>
 800a5e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5ec:	460c      	mov	r4, r1
 800a5ee:	2001      	movs	r0, #1
 800a5f0:	e7a5      	b.n	800a53e <_vfiprintf_r+0x11a>
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	3401      	adds	r4, #1
 800a5f6:	9305      	str	r3, [sp, #20]
 800a5f8:	4619      	mov	r1, r3
 800a5fa:	f04f 0c0a 	mov.w	ip, #10
 800a5fe:	4620      	mov	r0, r4
 800a600:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a604:	3a30      	subs	r2, #48	; 0x30
 800a606:	2a09      	cmp	r2, #9
 800a608:	d903      	bls.n	800a612 <_vfiprintf_r+0x1ee>
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d0c5      	beq.n	800a59a <_vfiprintf_r+0x176>
 800a60e:	9105      	str	r1, [sp, #20]
 800a610:	e7c3      	b.n	800a59a <_vfiprintf_r+0x176>
 800a612:	fb0c 2101 	mla	r1, ip, r1, r2
 800a616:	4604      	mov	r4, r0
 800a618:	2301      	movs	r3, #1
 800a61a:	e7f0      	b.n	800a5fe <_vfiprintf_r+0x1da>
 800a61c:	ab03      	add	r3, sp, #12
 800a61e:	9300      	str	r3, [sp, #0]
 800a620:	462a      	mov	r2, r5
 800a622:	4b16      	ldr	r3, [pc, #88]	; (800a67c <_vfiprintf_r+0x258>)
 800a624:	a904      	add	r1, sp, #16
 800a626:	4630      	mov	r0, r6
 800a628:	f7fd fed4 	bl	80083d4 <_printf_float>
 800a62c:	4607      	mov	r7, r0
 800a62e:	1c78      	adds	r0, r7, #1
 800a630:	d1d6      	bne.n	800a5e0 <_vfiprintf_r+0x1bc>
 800a632:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a634:	07d9      	lsls	r1, r3, #31
 800a636:	d405      	bmi.n	800a644 <_vfiprintf_r+0x220>
 800a638:	89ab      	ldrh	r3, [r5, #12]
 800a63a:	059a      	lsls	r2, r3, #22
 800a63c:	d402      	bmi.n	800a644 <_vfiprintf_r+0x220>
 800a63e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a640:	f7ff fe74 	bl	800a32c <__retarget_lock_release_recursive>
 800a644:	89ab      	ldrh	r3, [r5, #12]
 800a646:	065b      	lsls	r3, r3, #25
 800a648:	f53f af12 	bmi.w	800a470 <_vfiprintf_r+0x4c>
 800a64c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a64e:	e711      	b.n	800a474 <_vfiprintf_r+0x50>
 800a650:	ab03      	add	r3, sp, #12
 800a652:	9300      	str	r3, [sp, #0]
 800a654:	462a      	mov	r2, r5
 800a656:	4b09      	ldr	r3, [pc, #36]	; (800a67c <_vfiprintf_r+0x258>)
 800a658:	a904      	add	r1, sp, #16
 800a65a:	4630      	mov	r0, r6
 800a65c:	f7fe f95e 	bl	800891c <_printf_i>
 800a660:	e7e4      	b.n	800a62c <_vfiprintf_r+0x208>
 800a662:	bf00      	nop
 800a664:	0800ba6c 	.word	0x0800ba6c
 800a668:	0800ba8c 	.word	0x0800ba8c
 800a66c:	0800ba4c 	.word	0x0800ba4c
 800a670:	0800b8f4 	.word	0x0800b8f4
 800a674:	0800b8fe 	.word	0x0800b8fe
 800a678:	080083d5 	.word	0x080083d5
 800a67c:	0800a401 	.word	0x0800a401
 800a680:	0800b8fa 	.word	0x0800b8fa

0800a684 <__swbuf_r>:
 800a684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a686:	460e      	mov	r6, r1
 800a688:	4614      	mov	r4, r2
 800a68a:	4605      	mov	r5, r0
 800a68c:	b118      	cbz	r0, 800a696 <__swbuf_r+0x12>
 800a68e:	6983      	ldr	r3, [r0, #24]
 800a690:	b90b      	cbnz	r3, 800a696 <__swbuf_r+0x12>
 800a692:	f000 f9e7 	bl	800aa64 <__sinit>
 800a696:	4b21      	ldr	r3, [pc, #132]	; (800a71c <__swbuf_r+0x98>)
 800a698:	429c      	cmp	r4, r3
 800a69a:	d12b      	bne.n	800a6f4 <__swbuf_r+0x70>
 800a69c:	686c      	ldr	r4, [r5, #4]
 800a69e:	69a3      	ldr	r3, [r4, #24]
 800a6a0:	60a3      	str	r3, [r4, #8]
 800a6a2:	89a3      	ldrh	r3, [r4, #12]
 800a6a4:	071a      	lsls	r2, r3, #28
 800a6a6:	d52f      	bpl.n	800a708 <__swbuf_r+0x84>
 800a6a8:	6923      	ldr	r3, [r4, #16]
 800a6aa:	b36b      	cbz	r3, 800a708 <__swbuf_r+0x84>
 800a6ac:	6923      	ldr	r3, [r4, #16]
 800a6ae:	6820      	ldr	r0, [r4, #0]
 800a6b0:	1ac0      	subs	r0, r0, r3
 800a6b2:	6963      	ldr	r3, [r4, #20]
 800a6b4:	b2f6      	uxtb	r6, r6
 800a6b6:	4283      	cmp	r3, r0
 800a6b8:	4637      	mov	r7, r6
 800a6ba:	dc04      	bgt.n	800a6c6 <__swbuf_r+0x42>
 800a6bc:	4621      	mov	r1, r4
 800a6be:	4628      	mov	r0, r5
 800a6c0:	f000 f93c 	bl	800a93c <_fflush_r>
 800a6c4:	bb30      	cbnz	r0, 800a714 <__swbuf_r+0x90>
 800a6c6:	68a3      	ldr	r3, [r4, #8]
 800a6c8:	3b01      	subs	r3, #1
 800a6ca:	60a3      	str	r3, [r4, #8]
 800a6cc:	6823      	ldr	r3, [r4, #0]
 800a6ce:	1c5a      	adds	r2, r3, #1
 800a6d0:	6022      	str	r2, [r4, #0]
 800a6d2:	701e      	strb	r6, [r3, #0]
 800a6d4:	6963      	ldr	r3, [r4, #20]
 800a6d6:	3001      	adds	r0, #1
 800a6d8:	4283      	cmp	r3, r0
 800a6da:	d004      	beq.n	800a6e6 <__swbuf_r+0x62>
 800a6dc:	89a3      	ldrh	r3, [r4, #12]
 800a6de:	07db      	lsls	r3, r3, #31
 800a6e0:	d506      	bpl.n	800a6f0 <__swbuf_r+0x6c>
 800a6e2:	2e0a      	cmp	r6, #10
 800a6e4:	d104      	bne.n	800a6f0 <__swbuf_r+0x6c>
 800a6e6:	4621      	mov	r1, r4
 800a6e8:	4628      	mov	r0, r5
 800a6ea:	f000 f927 	bl	800a93c <_fflush_r>
 800a6ee:	b988      	cbnz	r0, 800a714 <__swbuf_r+0x90>
 800a6f0:	4638      	mov	r0, r7
 800a6f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6f4:	4b0a      	ldr	r3, [pc, #40]	; (800a720 <__swbuf_r+0x9c>)
 800a6f6:	429c      	cmp	r4, r3
 800a6f8:	d101      	bne.n	800a6fe <__swbuf_r+0x7a>
 800a6fa:	68ac      	ldr	r4, [r5, #8]
 800a6fc:	e7cf      	b.n	800a69e <__swbuf_r+0x1a>
 800a6fe:	4b09      	ldr	r3, [pc, #36]	; (800a724 <__swbuf_r+0xa0>)
 800a700:	429c      	cmp	r4, r3
 800a702:	bf08      	it	eq
 800a704:	68ec      	ldreq	r4, [r5, #12]
 800a706:	e7ca      	b.n	800a69e <__swbuf_r+0x1a>
 800a708:	4621      	mov	r1, r4
 800a70a:	4628      	mov	r0, r5
 800a70c:	f000 f81a 	bl	800a744 <__swsetup_r>
 800a710:	2800      	cmp	r0, #0
 800a712:	d0cb      	beq.n	800a6ac <__swbuf_r+0x28>
 800a714:	f04f 37ff 	mov.w	r7, #4294967295
 800a718:	e7ea      	b.n	800a6f0 <__swbuf_r+0x6c>
 800a71a:	bf00      	nop
 800a71c:	0800ba6c 	.word	0x0800ba6c
 800a720:	0800ba8c 	.word	0x0800ba8c
 800a724:	0800ba4c 	.word	0x0800ba4c

0800a728 <__ascii_wctomb>:
 800a728:	b149      	cbz	r1, 800a73e <__ascii_wctomb+0x16>
 800a72a:	2aff      	cmp	r2, #255	; 0xff
 800a72c:	bf85      	ittet	hi
 800a72e:	238a      	movhi	r3, #138	; 0x8a
 800a730:	6003      	strhi	r3, [r0, #0]
 800a732:	700a      	strbls	r2, [r1, #0]
 800a734:	f04f 30ff 	movhi.w	r0, #4294967295
 800a738:	bf98      	it	ls
 800a73a:	2001      	movls	r0, #1
 800a73c:	4770      	bx	lr
 800a73e:	4608      	mov	r0, r1
 800a740:	4770      	bx	lr
	...

0800a744 <__swsetup_r>:
 800a744:	4b32      	ldr	r3, [pc, #200]	; (800a810 <__swsetup_r+0xcc>)
 800a746:	b570      	push	{r4, r5, r6, lr}
 800a748:	681d      	ldr	r5, [r3, #0]
 800a74a:	4606      	mov	r6, r0
 800a74c:	460c      	mov	r4, r1
 800a74e:	b125      	cbz	r5, 800a75a <__swsetup_r+0x16>
 800a750:	69ab      	ldr	r3, [r5, #24]
 800a752:	b913      	cbnz	r3, 800a75a <__swsetup_r+0x16>
 800a754:	4628      	mov	r0, r5
 800a756:	f000 f985 	bl	800aa64 <__sinit>
 800a75a:	4b2e      	ldr	r3, [pc, #184]	; (800a814 <__swsetup_r+0xd0>)
 800a75c:	429c      	cmp	r4, r3
 800a75e:	d10f      	bne.n	800a780 <__swsetup_r+0x3c>
 800a760:	686c      	ldr	r4, [r5, #4]
 800a762:	89a3      	ldrh	r3, [r4, #12]
 800a764:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a768:	0719      	lsls	r1, r3, #28
 800a76a:	d42c      	bmi.n	800a7c6 <__swsetup_r+0x82>
 800a76c:	06dd      	lsls	r5, r3, #27
 800a76e:	d411      	bmi.n	800a794 <__swsetup_r+0x50>
 800a770:	2309      	movs	r3, #9
 800a772:	6033      	str	r3, [r6, #0]
 800a774:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a778:	81a3      	strh	r3, [r4, #12]
 800a77a:	f04f 30ff 	mov.w	r0, #4294967295
 800a77e:	e03e      	b.n	800a7fe <__swsetup_r+0xba>
 800a780:	4b25      	ldr	r3, [pc, #148]	; (800a818 <__swsetup_r+0xd4>)
 800a782:	429c      	cmp	r4, r3
 800a784:	d101      	bne.n	800a78a <__swsetup_r+0x46>
 800a786:	68ac      	ldr	r4, [r5, #8]
 800a788:	e7eb      	b.n	800a762 <__swsetup_r+0x1e>
 800a78a:	4b24      	ldr	r3, [pc, #144]	; (800a81c <__swsetup_r+0xd8>)
 800a78c:	429c      	cmp	r4, r3
 800a78e:	bf08      	it	eq
 800a790:	68ec      	ldreq	r4, [r5, #12]
 800a792:	e7e6      	b.n	800a762 <__swsetup_r+0x1e>
 800a794:	0758      	lsls	r0, r3, #29
 800a796:	d512      	bpl.n	800a7be <__swsetup_r+0x7a>
 800a798:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a79a:	b141      	cbz	r1, 800a7ae <__swsetup_r+0x6a>
 800a79c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7a0:	4299      	cmp	r1, r3
 800a7a2:	d002      	beq.n	800a7aa <__swsetup_r+0x66>
 800a7a4:	4630      	mov	r0, r6
 800a7a6:	f7fd fccb 	bl	8008140 <_free_r>
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	6363      	str	r3, [r4, #52]	; 0x34
 800a7ae:	89a3      	ldrh	r3, [r4, #12]
 800a7b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a7b4:	81a3      	strh	r3, [r4, #12]
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	6063      	str	r3, [r4, #4]
 800a7ba:	6923      	ldr	r3, [r4, #16]
 800a7bc:	6023      	str	r3, [r4, #0]
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	f043 0308 	orr.w	r3, r3, #8
 800a7c4:	81a3      	strh	r3, [r4, #12]
 800a7c6:	6923      	ldr	r3, [r4, #16]
 800a7c8:	b94b      	cbnz	r3, 800a7de <__swsetup_r+0x9a>
 800a7ca:	89a3      	ldrh	r3, [r4, #12]
 800a7cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a7d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7d4:	d003      	beq.n	800a7de <__swsetup_r+0x9a>
 800a7d6:	4621      	mov	r1, r4
 800a7d8:	4630      	mov	r0, r6
 800a7da:	f000 fa05 	bl	800abe8 <__smakebuf_r>
 800a7de:	89a0      	ldrh	r0, [r4, #12]
 800a7e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a7e4:	f010 0301 	ands.w	r3, r0, #1
 800a7e8:	d00a      	beq.n	800a800 <__swsetup_r+0xbc>
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	60a3      	str	r3, [r4, #8]
 800a7ee:	6963      	ldr	r3, [r4, #20]
 800a7f0:	425b      	negs	r3, r3
 800a7f2:	61a3      	str	r3, [r4, #24]
 800a7f4:	6923      	ldr	r3, [r4, #16]
 800a7f6:	b943      	cbnz	r3, 800a80a <__swsetup_r+0xc6>
 800a7f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a7fc:	d1ba      	bne.n	800a774 <__swsetup_r+0x30>
 800a7fe:	bd70      	pop	{r4, r5, r6, pc}
 800a800:	0781      	lsls	r1, r0, #30
 800a802:	bf58      	it	pl
 800a804:	6963      	ldrpl	r3, [r4, #20]
 800a806:	60a3      	str	r3, [r4, #8]
 800a808:	e7f4      	b.n	800a7f4 <__swsetup_r+0xb0>
 800a80a:	2000      	movs	r0, #0
 800a80c:	e7f7      	b.n	800a7fe <__swsetup_r+0xba>
 800a80e:	bf00      	nop
 800a810:	20000010 	.word	0x20000010
 800a814:	0800ba6c 	.word	0x0800ba6c
 800a818:	0800ba8c 	.word	0x0800ba8c
 800a81c:	0800ba4c 	.word	0x0800ba4c

0800a820 <abort>:
 800a820:	b508      	push	{r3, lr}
 800a822:	2006      	movs	r0, #6
 800a824:	f000 fa50 	bl	800acc8 <raise>
 800a828:	2001      	movs	r0, #1
 800a82a:	f7f7 ffa5 	bl	8002778 <_exit>
	...

0800a830 <__sflush_r>:
 800a830:	898a      	ldrh	r2, [r1, #12]
 800a832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a836:	4605      	mov	r5, r0
 800a838:	0710      	lsls	r0, r2, #28
 800a83a:	460c      	mov	r4, r1
 800a83c:	d458      	bmi.n	800a8f0 <__sflush_r+0xc0>
 800a83e:	684b      	ldr	r3, [r1, #4]
 800a840:	2b00      	cmp	r3, #0
 800a842:	dc05      	bgt.n	800a850 <__sflush_r+0x20>
 800a844:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a846:	2b00      	cmp	r3, #0
 800a848:	dc02      	bgt.n	800a850 <__sflush_r+0x20>
 800a84a:	2000      	movs	r0, #0
 800a84c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a850:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a852:	2e00      	cmp	r6, #0
 800a854:	d0f9      	beq.n	800a84a <__sflush_r+0x1a>
 800a856:	2300      	movs	r3, #0
 800a858:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a85c:	682f      	ldr	r7, [r5, #0]
 800a85e:	602b      	str	r3, [r5, #0]
 800a860:	d032      	beq.n	800a8c8 <__sflush_r+0x98>
 800a862:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a864:	89a3      	ldrh	r3, [r4, #12]
 800a866:	075a      	lsls	r2, r3, #29
 800a868:	d505      	bpl.n	800a876 <__sflush_r+0x46>
 800a86a:	6863      	ldr	r3, [r4, #4]
 800a86c:	1ac0      	subs	r0, r0, r3
 800a86e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a870:	b10b      	cbz	r3, 800a876 <__sflush_r+0x46>
 800a872:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a874:	1ac0      	subs	r0, r0, r3
 800a876:	2300      	movs	r3, #0
 800a878:	4602      	mov	r2, r0
 800a87a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a87c:	6a21      	ldr	r1, [r4, #32]
 800a87e:	4628      	mov	r0, r5
 800a880:	47b0      	blx	r6
 800a882:	1c43      	adds	r3, r0, #1
 800a884:	89a3      	ldrh	r3, [r4, #12]
 800a886:	d106      	bne.n	800a896 <__sflush_r+0x66>
 800a888:	6829      	ldr	r1, [r5, #0]
 800a88a:	291d      	cmp	r1, #29
 800a88c:	d82c      	bhi.n	800a8e8 <__sflush_r+0xb8>
 800a88e:	4a2a      	ldr	r2, [pc, #168]	; (800a938 <__sflush_r+0x108>)
 800a890:	40ca      	lsrs	r2, r1
 800a892:	07d6      	lsls	r6, r2, #31
 800a894:	d528      	bpl.n	800a8e8 <__sflush_r+0xb8>
 800a896:	2200      	movs	r2, #0
 800a898:	6062      	str	r2, [r4, #4]
 800a89a:	04d9      	lsls	r1, r3, #19
 800a89c:	6922      	ldr	r2, [r4, #16]
 800a89e:	6022      	str	r2, [r4, #0]
 800a8a0:	d504      	bpl.n	800a8ac <__sflush_r+0x7c>
 800a8a2:	1c42      	adds	r2, r0, #1
 800a8a4:	d101      	bne.n	800a8aa <__sflush_r+0x7a>
 800a8a6:	682b      	ldr	r3, [r5, #0]
 800a8a8:	b903      	cbnz	r3, 800a8ac <__sflush_r+0x7c>
 800a8aa:	6560      	str	r0, [r4, #84]	; 0x54
 800a8ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8ae:	602f      	str	r7, [r5, #0]
 800a8b0:	2900      	cmp	r1, #0
 800a8b2:	d0ca      	beq.n	800a84a <__sflush_r+0x1a>
 800a8b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a8b8:	4299      	cmp	r1, r3
 800a8ba:	d002      	beq.n	800a8c2 <__sflush_r+0x92>
 800a8bc:	4628      	mov	r0, r5
 800a8be:	f7fd fc3f 	bl	8008140 <_free_r>
 800a8c2:	2000      	movs	r0, #0
 800a8c4:	6360      	str	r0, [r4, #52]	; 0x34
 800a8c6:	e7c1      	b.n	800a84c <__sflush_r+0x1c>
 800a8c8:	6a21      	ldr	r1, [r4, #32]
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	4628      	mov	r0, r5
 800a8ce:	47b0      	blx	r6
 800a8d0:	1c41      	adds	r1, r0, #1
 800a8d2:	d1c7      	bne.n	800a864 <__sflush_r+0x34>
 800a8d4:	682b      	ldr	r3, [r5, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d0c4      	beq.n	800a864 <__sflush_r+0x34>
 800a8da:	2b1d      	cmp	r3, #29
 800a8dc:	d001      	beq.n	800a8e2 <__sflush_r+0xb2>
 800a8de:	2b16      	cmp	r3, #22
 800a8e0:	d101      	bne.n	800a8e6 <__sflush_r+0xb6>
 800a8e2:	602f      	str	r7, [r5, #0]
 800a8e4:	e7b1      	b.n	800a84a <__sflush_r+0x1a>
 800a8e6:	89a3      	ldrh	r3, [r4, #12]
 800a8e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8ec:	81a3      	strh	r3, [r4, #12]
 800a8ee:	e7ad      	b.n	800a84c <__sflush_r+0x1c>
 800a8f0:	690f      	ldr	r7, [r1, #16]
 800a8f2:	2f00      	cmp	r7, #0
 800a8f4:	d0a9      	beq.n	800a84a <__sflush_r+0x1a>
 800a8f6:	0793      	lsls	r3, r2, #30
 800a8f8:	680e      	ldr	r6, [r1, #0]
 800a8fa:	bf08      	it	eq
 800a8fc:	694b      	ldreq	r3, [r1, #20]
 800a8fe:	600f      	str	r7, [r1, #0]
 800a900:	bf18      	it	ne
 800a902:	2300      	movne	r3, #0
 800a904:	eba6 0807 	sub.w	r8, r6, r7
 800a908:	608b      	str	r3, [r1, #8]
 800a90a:	f1b8 0f00 	cmp.w	r8, #0
 800a90e:	dd9c      	ble.n	800a84a <__sflush_r+0x1a>
 800a910:	6a21      	ldr	r1, [r4, #32]
 800a912:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a914:	4643      	mov	r3, r8
 800a916:	463a      	mov	r2, r7
 800a918:	4628      	mov	r0, r5
 800a91a:	47b0      	blx	r6
 800a91c:	2800      	cmp	r0, #0
 800a91e:	dc06      	bgt.n	800a92e <__sflush_r+0xfe>
 800a920:	89a3      	ldrh	r3, [r4, #12]
 800a922:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a926:	81a3      	strh	r3, [r4, #12]
 800a928:	f04f 30ff 	mov.w	r0, #4294967295
 800a92c:	e78e      	b.n	800a84c <__sflush_r+0x1c>
 800a92e:	4407      	add	r7, r0
 800a930:	eba8 0800 	sub.w	r8, r8, r0
 800a934:	e7e9      	b.n	800a90a <__sflush_r+0xda>
 800a936:	bf00      	nop
 800a938:	20400001 	.word	0x20400001

0800a93c <_fflush_r>:
 800a93c:	b538      	push	{r3, r4, r5, lr}
 800a93e:	690b      	ldr	r3, [r1, #16]
 800a940:	4605      	mov	r5, r0
 800a942:	460c      	mov	r4, r1
 800a944:	b913      	cbnz	r3, 800a94c <_fflush_r+0x10>
 800a946:	2500      	movs	r5, #0
 800a948:	4628      	mov	r0, r5
 800a94a:	bd38      	pop	{r3, r4, r5, pc}
 800a94c:	b118      	cbz	r0, 800a956 <_fflush_r+0x1a>
 800a94e:	6983      	ldr	r3, [r0, #24]
 800a950:	b90b      	cbnz	r3, 800a956 <_fflush_r+0x1a>
 800a952:	f000 f887 	bl	800aa64 <__sinit>
 800a956:	4b14      	ldr	r3, [pc, #80]	; (800a9a8 <_fflush_r+0x6c>)
 800a958:	429c      	cmp	r4, r3
 800a95a:	d11b      	bne.n	800a994 <_fflush_r+0x58>
 800a95c:	686c      	ldr	r4, [r5, #4]
 800a95e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d0ef      	beq.n	800a946 <_fflush_r+0xa>
 800a966:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a968:	07d0      	lsls	r0, r2, #31
 800a96a:	d404      	bmi.n	800a976 <_fflush_r+0x3a>
 800a96c:	0599      	lsls	r1, r3, #22
 800a96e:	d402      	bmi.n	800a976 <_fflush_r+0x3a>
 800a970:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a972:	f7ff fcda 	bl	800a32a <__retarget_lock_acquire_recursive>
 800a976:	4628      	mov	r0, r5
 800a978:	4621      	mov	r1, r4
 800a97a:	f7ff ff59 	bl	800a830 <__sflush_r>
 800a97e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a980:	07da      	lsls	r2, r3, #31
 800a982:	4605      	mov	r5, r0
 800a984:	d4e0      	bmi.n	800a948 <_fflush_r+0xc>
 800a986:	89a3      	ldrh	r3, [r4, #12]
 800a988:	059b      	lsls	r3, r3, #22
 800a98a:	d4dd      	bmi.n	800a948 <_fflush_r+0xc>
 800a98c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a98e:	f7ff fccd 	bl	800a32c <__retarget_lock_release_recursive>
 800a992:	e7d9      	b.n	800a948 <_fflush_r+0xc>
 800a994:	4b05      	ldr	r3, [pc, #20]	; (800a9ac <_fflush_r+0x70>)
 800a996:	429c      	cmp	r4, r3
 800a998:	d101      	bne.n	800a99e <_fflush_r+0x62>
 800a99a:	68ac      	ldr	r4, [r5, #8]
 800a99c:	e7df      	b.n	800a95e <_fflush_r+0x22>
 800a99e:	4b04      	ldr	r3, [pc, #16]	; (800a9b0 <_fflush_r+0x74>)
 800a9a0:	429c      	cmp	r4, r3
 800a9a2:	bf08      	it	eq
 800a9a4:	68ec      	ldreq	r4, [r5, #12]
 800a9a6:	e7da      	b.n	800a95e <_fflush_r+0x22>
 800a9a8:	0800ba6c 	.word	0x0800ba6c
 800a9ac:	0800ba8c 	.word	0x0800ba8c
 800a9b0:	0800ba4c 	.word	0x0800ba4c

0800a9b4 <std>:
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	b510      	push	{r4, lr}
 800a9b8:	4604      	mov	r4, r0
 800a9ba:	e9c0 3300 	strd	r3, r3, [r0]
 800a9be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a9c2:	6083      	str	r3, [r0, #8]
 800a9c4:	8181      	strh	r1, [r0, #12]
 800a9c6:	6643      	str	r3, [r0, #100]	; 0x64
 800a9c8:	81c2      	strh	r2, [r0, #14]
 800a9ca:	6183      	str	r3, [r0, #24]
 800a9cc:	4619      	mov	r1, r3
 800a9ce:	2208      	movs	r2, #8
 800a9d0:	305c      	adds	r0, #92	; 0x5c
 800a9d2:	f7fd fbad 	bl	8008130 <memset>
 800a9d6:	4b05      	ldr	r3, [pc, #20]	; (800a9ec <std+0x38>)
 800a9d8:	6263      	str	r3, [r4, #36]	; 0x24
 800a9da:	4b05      	ldr	r3, [pc, #20]	; (800a9f0 <std+0x3c>)
 800a9dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800a9de:	4b05      	ldr	r3, [pc, #20]	; (800a9f4 <std+0x40>)
 800a9e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a9e2:	4b05      	ldr	r3, [pc, #20]	; (800a9f8 <std+0x44>)
 800a9e4:	6224      	str	r4, [r4, #32]
 800a9e6:	6323      	str	r3, [r4, #48]	; 0x30
 800a9e8:	bd10      	pop	{r4, pc}
 800a9ea:	bf00      	nop
 800a9ec:	0800ad01 	.word	0x0800ad01
 800a9f0:	0800ad23 	.word	0x0800ad23
 800a9f4:	0800ad5b 	.word	0x0800ad5b
 800a9f8:	0800ad7f 	.word	0x0800ad7f

0800a9fc <_cleanup_r>:
 800a9fc:	4901      	ldr	r1, [pc, #4]	; (800aa04 <_cleanup_r+0x8>)
 800a9fe:	f000 b8af 	b.w	800ab60 <_fwalk_reent>
 800aa02:	bf00      	nop
 800aa04:	0800a93d 	.word	0x0800a93d

0800aa08 <__sfmoreglue>:
 800aa08:	b570      	push	{r4, r5, r6, lr}
 800aa0a:	1e4a      	subs	r2, r1, #1
 800aa0c:	2568      	movs	r5, #104	; 0x68
 800aa0e:	4355      	muls	r5, r2
 800aa10:	460e      	mov	r6, r1
 800aa12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aa16:	f7fd fbe3 	bl	80081e0 <_malloc_r>
 800aa1a:	4604      	mov	r4, r0
 800aa1c:	b140      	cbz	r0, 800aa30 <__sfmoreglue+0x28>
 800aa1e:	2100      	movs	r1, #0
 800aa20:	e9c0 1600 	strd	r1, r6, [r0]
 800aa24:	300c      	adds	r0, #12
 800aa26:	60a0      	str	r0, [r4, #8]
 800aa28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aa2c:	f7fd fb80 	bl	8008130 <memset>
 800aa30:	4620      	mov	r0, r4
 800aa32:	bd70      	pop	{r4, r5, r6, pc}

0800aa34 <__sfp_lock_acquire>:
 800aa34:	4801      	ldr	r0, [pc, #4]	; (800aa3c <__sfp_lock_acquire+0x8>)
 800aa36:	f7ff bc78 	b.w	800a32a <__retarget_lock_acquire_recursive>
 800aa3a:	bf00      	nop
 800aa3c:	20000cb8 	.word	0x20000cb8

0800aa40 <__sfp_lock_release>:
 800aa40:	4801      	ldr	r0, [pc, #4]	; (800aa48 <__sfp_lock_release+0x8>)
 800aa42:	f7ff bc73 	b.w	800a32c <__retarget_lock_release_recursive>
 800aa46:	bf00      	nop
 800aa48:	20000cb8 	.word	0x20000cb8

0800aa4c <__sinit_lock_acquire>:
 800aa4c:	4801      	ldr	r0, [pc, #4]	; (800aa54 <__sinit_lock_acquire+0x8>)
 800aa4e:	f7ff bc6c 	b.w	800a32a <__retarget_lock_acquire_recursive>
 800aa52:	bf00      	nop
 800aa54:	20000cb3 	.word	0x20000cb3

0800aa58 <__sinit_lock_release>:
 800aa58:	4801      	ldr	r0, [pc, #4]	; (800aa60 <__sinit_lock_release+0x8>)
 800aa5a:	f7ff bc67 	b.w	800a32c <__retarget_lock_release_recursive>
 800aa5e:	bf00      	nop
 800aa60:	20000cb3 	.word	0x20000cb3

0800aa64 <__sinit>:
 800aa64:	b510      	push	{r4, lr}
 800aa66:	4604      	mov	r4, r0
 800aa68:	f7ff fff0 	bl	800aa4c <__sinit_lock_acquire>
 800aa6c:	69a3      	ldr	r3, [r4, #24]
 800aa6e:	b11b      	cbz	r3, 800aa78 <__sinit+0x14>
 800aa70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa74:	f7ff bff0 	b.w	800aa58 <__sinit_lock_release>
 800aa78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aa7c:	6523      	str	r3, [r4, #80]	; 0x50
 800aa7e:	4b13      	ldr	r3, [pc, #76]	; (800aacc <__sinit+0x68>)
 800aa80:	4a13      	ldr	r2, [pc, #76]	; (800aad0 <__sinit+0x6c>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	62a2      	str	r2, [r4, #40]	; 0x28
 800aa86:	42a3      	cmp	r3, r4
 800aa88:	bf04      	itt	eq
 800aa8a:	2301      	moveq	r3, #1
 800aa8c:	61a3      	streq	r3, [r4, #24]
 800aa8e:	4620      	mov	r0, r4
 800aa90:	f000 f820 	bl	800aad4 <__sfp>
 800aa94:	6060      	str	r0, [r4, #4]
 800aa96:	4620      	mov	r0, r4
 800aa98:	f000 f81c 	bl	800aad4 <__sfp>
 800aa9c:	60a0      	str	r0, [r4, #8]
 800aa9e:	4620      	mov	r0, r4
 800aaa0:	f000 f818 	bl	800aad4 <__sfp>
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	60e0      	str	r0, [r4, #12]
 800aaa8:	2104      	movs	r1, #4
 800aaaa:	6860      	ldr	r0, [r4, #4]
 800aaac:	f7ff ff82 	bl	800a9b4 <std>
 800aab0:	68a0      	ldr	r0, [r4, #8]
 800aab2:	2201      	movs	r2, #1
 800aab4:	2109      	movs	r1, #9
 800aab6:	f7ff ff7d 	bl	800a9b4 <std>
 800aaba:	68e0      	ldr	r0, [r4, #12]
 800aabc:	2202      	movs	r2, #2
 800aabe:	2112      	movs	r1, #18
 800aac0:	f7ff ff78 	bl	800a9b4 <std>
 800aac4:	2301      	movs	r3, #1
 800aac6:	61a3      	str	r3, [r4, #24]
 800aac8:	e7d2      	b.n	800aa70 <__sinit+0xc>
 800aaca:	bf00      	nop
 800aacc:	0800b6cc 	.word	0x0800b6cc
 800aad0:	0800a9fd 	.word	0x0800a9fd

0800aad4 <__sfp>:
 800aad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad6:	4607      	mov	r7, r0
 800aad8:	f7ff ffac 	bl	800aa34 <__sfp_lock_acquire>
 800aadc:	4b1e      	ldr	r3, [pc, #120]	; (800ab58 <__sfp+0x84>)
 800aade:	681e      	ldr	r6, [r3, #0]
 800aae0:	69b3      	ldr	r3, [r6, #24]
 800aae2:	b913      	cbnz	r3, 800aaea <__sfp+0x16>
 800aae4:	4630      	mov	r0, r6
 800aae6:	f7ff ffbd 	bl	800aa64 <__sinit>
 800aaea:	3648      	adds	r6, #72	; 0x48
 800aaec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800aaf0:	3b01      	subs	r3, #1
 800aaf2:	d503      	bpl.n	800aafc <__sfp+0x28>
 800aaf4:	6833      	ldr	r3, [r6, #0]
 800aaf6:	b30b      	cbz	r3, 800ab3c <__sfp+0x68>
 800aaf8:	6836      	ldr	r6, [r6, #0]
 800aafa:	e7f7      	b.n	800aaec <__sfp+0x18>
 800aafc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ab00:	b9d5      	cbnz	r5, 800ab38 <__sfp+0x64>
 800ab02:	4b16      	ldr	r3, [pc, #88]	; (800ab5c <__sfp+0x88>)
 800ab04:	60e3      	str	r3, [r4, #12]
 800ab06:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ab0a:	6665      	str	r5, [r4, #100]	; 0x64
 800ab0c:	f7ff fc0c 	bl	800a328 <__retarget_lock_init_recursive>
 800ab10:	f7ff ff96 	bl	800aa40 <__sfp_lock_release>
 800ab14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ab18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ab1c:	6025      	str	r5, [r4, #0]
 800ab1e:	61a5      	str	r5, [r4, #24]
 800ab20:	2208      	movs	r2, #8
 800ab22:	4629      	mov	r1, r5
 800ab24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ab28:	f7fd fb02 	bl	8008130 <memset>
 800ab2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ab30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ab34:	4620      	mov	r0, r4
 800ab36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab38:	3468      	adds	r4, #104	; 0x68
 800ab3a:	e7d9      	b.n	800aaf0 <__sfp+0x1c>
 800ab3c:	2104      	movs	r1, #4
 800ab3e:	4638      	mov	r0, r7
 800ab40:	f7ff ff62 	bl	800aa08 <__sfmoreglue>
 800ab44:	4604      	mov	r4, r0
 800ab46:	6030      	str	r0, [r6, #0]
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d1d5      	bne.n	800aaf8 <__sfp+0x24>
 800ab4c:	f7ff ff78 	bl	800aa40 <__sfp_lock_release>
 800ab50:	230c      	movs	r3, #12
 800ab52:	603b      	str	r3, [r7, #0]
 800ab54:	e7ee      	b.n	800ab34 <__sfp+0x60>
 800ab56:	bf00      	nop
 800ab58:	0800b6cc 	.word	0x0800b6cc
 800ab5c:	ffff0001 	.word	0xffff0001

0800ab60 <_fwalk_reent>:
 800ab60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab64:	4606      	mov	r6, r0
 800ab66:	4688      	mov	r8, r1
 800ab68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ab6c:	2700      	movs	r7, #0
 800ab6e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab72:	f1b9 0901 	subs.w	r9, r9, #1
 800ab76:	d505      	bpl.n	800ab84 <_fwalk_reent+0x24>
 800ab78:	6824      	ldr	r4, [r4, #0]
 800ab7a:	2c00      	cmp	r4, #0
 800ab7c:	d1f7      	bne.n	800ab6e <_fwalk_reent+0xe>
 800ab7e:	4638      	mov	r0, r7
 800ab80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab84:	89ab      	ldrh	r3, [r5, #12]
 800ab86:	2b01      	cmp	r3, #1
 800ab88:	d907      	bls.n	800ab9a <_fwalk_reent+0x3a>
 800ab8a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	d003      	beq.n	800ab9a <_fwalk_reent+0x3a>
 800ab92:	4629      	mov	r1, r5
 800ab94:	4630      	mov	r0, r6
 800ab96:	47c0      	blx	r8
 800ab98:	4307      	orrs	r7, r0
 800ab9a:	3568      	adds	r5, #104	; 0x68
 800ab9c:	e7e9      	b.n	800ab72 <_fwalk_reent+0x12>

0800ab9e <__swhatbuf_r>:
 800ab9e:	b570      	push	{r4, r5, r6, lr}
 800aba0:	460e      	mov	r6, r1
 800aba2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aba6:	2900      	cmp	r1, #0
 800aba8:	b096      	sub	sp, #88	; 0x58
 800abaa:	4614      	mov	r4, r2
 800abac:	461d      	mov	r5, r3
 800abae:	da07      	bge.n	800abc0 <__swhatbuf_r+0x22>
 800abb0:	2300      	movs	r3, #0
 800abb2:	602b      	str	r3, [r5, #0]
 800abb4:	89b3      	ldrh	r3, [r6, #12]
 800abb6:	061a      	lsls	r2, r3, #24
 800abb8:	d410      	bmi.n	800abdc <__swhatbuf_r+0x3e>
 800abba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abbe:	e00e      	b.n	800abde <__swhatbuf_r+0x40>
 800abc0:	466a      	mov	r2, sp
 800abc2:	f000 f903 	bl	800adcc <_fstat_r>
 800abc6:	2800      	cmp	r0, #0
 800abc8:	dbf2      	blt.n	800abb0 <__swhatbuf_r+0x12>
 800abca:	9a01      	ldr	r2, [sp, #4]
 800abcc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800abd0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800abd4:	425a      	negs	r2, r3
 800abd6:	415a      	adcs	r2, r3
 800abd8:	602a      	str	r2, [r5, #0]
 800abda:	e7ee      	b.n	800abba <__swhatbuf_r+0x1c>
 800abdc:	2340      	movs	r3, #64	; 0x40
 800abde:	2000      	movs	r0, #0
 800abe0:	6023      	str	r3, [r4, #0]
 800abe2:	b016      	add	sp, #88	; 0x58
 800abe4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800abe8 <__smakebuf_r>:
 800abe8:	898b      	ldrh	r3, [r1, #12]
 800abea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800abec:	079d      	lsls	r5, r3, #30
 800abee:	4606      	mov	r6, r0
 800abf0:	460c      	mov	r4, r1
 800abf2:	d507      	bpl.n	800ac04 <__smakebuf_r+0x1c>
 800abf4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800abf8:	6023      	str	r3, [r4, #0]
 800abfa:	6123      	str	r3, [r4, #16]
 800abfc:	2301      	movs	r3, #1
 800abfe:	6163      	str	r3, [r4, #20]
 800ac00:	b002      	add	sp, #8
 800ac02:	bd70      	pop	{r4, r5, r6, pc}
 800ac04:	ab01      	add	r3, sp, #4
 800ac06:	466a      	mov	r2, sp
 800ac08:	f7ff ffc9 	bl	800ab9e <__swhatbuf_r>
 800ac0c:	9900      	ldr	r1, [sp, #0]
 800ac0e:	4605      	mov	r5, r0
 800ac10:	4630      	mov	r0, r6
 800ac12:	f7fd fae5 	bl	80081e0 <_malloc_r>
 800ac16:	b948      	cbnz	r0, 800ac2c <__smakebuf_r+0x44>
 800ac18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac1c:	059a      	lsls	r2, r3, #22
 800ac1e:	d4ef      	bmi.n	800ac00 <__smakebuf_r+0x18>
 800ac20:	f023 0303 	bic.w	r3, r3, #3
 800ac24:	f043 0302 	orr.w	r3, r3, #2
 800ac28:	81a3      	strh	r3, [r4, #12]
 800ac2a:	e7e3      	b.n	800abf4 <__smakebuf_r+0xc>
 800ac2c:	4b0d      	ldr	r3, [pc, #52]	; (800ac64 <__smakebuf_r+0x7c>)
 800ac2e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ac30:	89a3      	ldrh	r3, [r4, #12]
 800ac32:	6020      	str	r0, [r4, #0]
 800ac34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac38:	81a3      	strh	r3, [r4, #12]
 800ac3a:	9b00      	ldr	r3, [sp, #0]
 800ac3c:	6163      	str	r3, [r4, #20]
 800ac3e:	9b01      	ldr	r3, [sp, #4]
 800ac40:	6120      	str	r0, [r4, #16]
 800ac42:	b15b      	cbz	r3, 800ac5c <__smakebuf_r+0x74>
 800ac44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac48:	4630      	mov	r0, r6
 800ac4a:	f000 f8d1 	bl	800adf0 <_isatty_r>
 800ac4e:	b128      	cbz	r0, 800ac5c <__smakebuf_r+0x74>
 800ac50:	89a3      	ldrh	r3, [r4, #12]
 800ac52:	f023 0303 	bic.w	r3, r3, #3
 800ac56:	f043 0301 	orr.w	r3, r3, #1
 800ac5a:	81a3      	strh	r3, [r4, #12]
 800ac5c:	89a0      	ldrh	r0, [r4, #12]
 800ac5e:	4305      	orrs	r5, r0
 800ac60:	81a5      	strh	r5, [r4, #12]
 800ac62:	e7cd      	b.n	800ac00 <__smakebuf_r+0x18>
 800ac64:	0800a9fd 	.word	0x0800a9fd

0800ac68 <_malloc_usable_size_r>:
 800ac68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac6c:	1f18      	subs	r0, r3, #4
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	bfbc      	itt	lt
 800ac72:	580b      	ldrlt	r3, [r1, r0]
 800ac74:	18c0      	addlt	r0, r0, r3
 800ac76:	4770      	bx	lr

0800ac78 <_raise_r>:
 800ac78:	291f      	cmp	r1, #31
 800ac7a:	b538      	push	{r3, r4, r5, lr}
 800ac7c:	4604      	mov	r4, r0
 800ac7e:	460d      	mov	r5, r1
 800ac80:	d904      	bls.n	800ac8c <_raise_r+0x14>
 800ac82:	2316      	movs	r3, #22
 800ac84:	6003      	str	r3, [r0, #0]
 800ac86:	f04f 30ff 	mov.w	r0, #4294967295
 800ac8a:	bd38      	pop	{r3, r4, r5, pc}
 800ac8c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ac8e:	b112      	cbz	r2, 800ac96 <_raise_r+0x1e>
 800ac90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac94:	b94b      	cbnz	r3, 800acaa <_raise_r+0x32>
 800ac96:	4620      	mov	r0, r4
 800ac98:	f000 f830 	bl	800acfc <_getpid_r>
 800ac9c:	462a      	mov	r2, r5
 800ac9e:	4601      	mov	r1, r0
 800aca0:	4620      	mov	r0, r4
 800aca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aca6:	f000 b817 	b.w	800acd8 <_kill_r>
 800acaa:	2b01      	cmp	r3, #1
 800acac:	d00a      	beq.n	800acc4 <_raise_r+0x4c>
 800acae:	1c59      	adds	r1, r3, #1
 800acb0:	d103      	bne.n	800acba <_raise_r+0x42>
 800acb2:	2316      	movs	r3, #22
 800acb4:	6003      	str	r3, [r0, #0]
 800acb6:	2001      	movs	r0, #1
 800acb8:	e7e7      	b.n	800ac8a <_raise_r+0x12>
 800acba:	2400      	movs	r4, #0
 800acbc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800acc0:	4628      	mov	r0, r5
 800acc2:	4798      	blx	r3
 800acc4:	2000      	movs	r0, #0
 800acc6:	e7e0      	b.n	800ac8a <_raise_r+0x12>

0800acc8 <raise>:
 800acc8:	4b02      	ldr	r3, [pc, #8]	; (800acd4 <raise+0xc>)
 800acca:	4601      	mov	r1, r0
 800accc:	6818      	ldr	r0, [r3, #0]
 800acce:	f7ff bfd3 	b.w	800ac78 <_raise_r>
 800acd2:	bf00      	nop
 800acd4:	20000010 	.word	0x20000010

0800acd8 <_kill_r>:
 800acd8:	b538      	push	{r3, r4, r5, lr}
 800acda:	4d07      	ldr	r5, [pc, #28]	; (800acf8 <_kill_r+0x20>)
 800acdc:	2300      	movs	r3, #0
 800acde:	4604      	mov	r4, r0
 800ace0:	4608      	mov	r0, r1
 800ace2:	4611      	mov	r1, r2
 800ace4:	602b      	str	r3, [r5, #0]
 800ace6:	f7f7 fd37 	bl	8002758 <_kill>
 800acea:	1c43      	adds	r3, r0, #1
 800acec:	d102      	bne.n	800acf4 <_kill_r+0x1c>
 800acee:	682b      	ldr	r3, [r5, #0]
 800acf0:	b103      	cbz	r3, 800acf4 <_kill_r+0x1c>
 800acf2:	6023      	str	r3, [r4, #0]
 800acf4:	bd38      	pop	{r3, r4, r5, pc}
 800acf6:	bf00      	nop
 800acf8:	20000cac 	.word	0x20000cac

0800acfc <_getpid_r>:
 800acfc:	f7f7 bd24 	b.w	8002748 <_getpid>

0800ad00 <__sread>:
 800ad00:	b510      	push	{r4, lr}
 800ad02:	460c      	mov	r4, r1
 800ad04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad08:	f000 f894 	bl	800ae34 <_read_r>
 800ad0c:	2800      	cmp	r0, #0
 800ad0e:	bfab      	itete	ge
 800ad10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad12:	89a3      	ldrhlt	r3, [r4, #12]
 800ad14:	181b      	addge	r3, r3, r0
 800ad16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad1a:	bfac      	ite	ge
 800ad1c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad1e:	81a3      	strhlt	r3, [r4, #12]
 800ad20:	bd10      	pop	{r4, pc}

0800ad22 <__swrite>:
 800ad22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad26:	461f      	mov	r7, r3
 800ad28:	898b      	ldrh	r3, [r1, #12]
 800ad2a:	05db      	lsls	r3, r3, #23
 800ad2c:	4605      	mov	r5, r0
 800ad2e:	460c      	mov	r4, r1
 800ad30:	4616      	mov	r6, r2
 800ad32:	d505      	bpl.n	800ad40 <__swrite+0x1e>
 800ad34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad38:	2302      	movs	r3, #2
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	f000 f868 	bl	800ae10 <_lseek_r>
 800ad40:	89a3      	ldrh	r3, [r4, #12]
 800ad42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad4a:	81a3      	strh	r3, [r4, #12]
 800ad4c:	4632      	mov	r2, r6
 800ad4e:	463b      	mov	r3, r7
 800ad50:	4628      	mov	r0, r5
 800ad52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad56:	f000 b817 	b.w	800ad88 <_write_r>

0800ad5a <__sseek>:
 800ad5a:	b510      	push	{r4, lr}
 800ad5c:	460c      	mov	r4, r1
 800ad5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad62:	f000 f855 	bl	800ae10 <_lseek_r>
 800ad66:	1c43      	adds	r3, r0, #1
 800ad68:	89a3      	ldrh	r3, [r4, #12]
 800ad6a:	bf15      	itete	ne
 800ad6c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ad6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ad72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ad76:	81a3      	strheq	r3, [r4, #12]
 800ad78:	bf18      	it	ne
 800ad7a:	81a3      	strhne	r3, [r4, #12]
 800ad7c:	bd10      	pop	{r4, pc}

0800ad7e <__sclose>:
 800ad7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad82:	f000 b813 	b.w	800adac <_close_r>
	...

0800ad88 <_write_r>:
 800ad88:	b538      	push	{r3, r4, r5, lr}
 800ad8a:	4d07      	ldr	r5, [pc, #28]	; (800ada8 <_write_r+0x20>)
 800ad8c:	4604      	mov	r4, r0
 800ad8e:	4608      	mov	r0, r1
 800ad90:	4611      	mov	r1, r2
 800ad92:	2200      	movs	r2, #0
 800ad94:	602a      	str	r2, [r5, #0]
 800ad96:	461a      	mov	r2, r3
 800ad98:	f7f7 fd15 	bl	80027c6 <_write>
 800ad9c:	1c43      	adds	r3, r0, #1
 800ad9e:	d102      	bne.n	800ada6 <_write_r+0x1e>
 800ada0:	682b      	ldr	r3, [r5, #0]
 800ada2:	b103      	cbz	r3, 800ada6 <_write_r+0x1e>
 800ada4:	6023      	str	r3, [r4, #0]
 800ada6:	bd38      	pop	{r3, r4, r5, pc}
 800ada8:	20000cac 	.word	0x20000cac

0800adac <_close_r>:
 800adac:	b538      	push	{r3, r4, r5, lr}
 800adae:	4d06      	ldr	r5, [pc, #24]	; (800adc8 <_close_r+0x1c>)
 800adb0:	2300      	movs	r3, #0
 800adb2:	4604      	mov	r4, r0
 800adb4:	4608      	mov	r0, r1
 800adb6:	602b      	str	r3, [r5, #0]
 800adb8:	f7f7 fd21 	bl	80027fe <_close>
 800adbc:	1c43      	adds	r3, r0, #1
 800adbe:	d102      	bne.n	800adc6 <_close_r+0x1a>
 800adc0:	682b      	ldr	r3, [r5, #0]
 800adc2:	b103      	cbz	r3, 800adc6 <_close_r+0x1a>
 800adc4:	6023      	str	r3, [r4, #0]
 800adc6:	bd38      	pop	{r3, r4, r5, pc}
 800adc8:	20000cac 	.word	0x20000cac

0800adcc <_fstat_r>:
 800adcc:	b538      	push	{r3, r4, r5, lr}
 800adce:	4d07      	ldr	r5, [pc, #28]	; (800adec <_fstat_r+0x20>)
 800add0:	2300      	movs	r3, #0
 800add2:	4604      	mov	r4, r0
 800add4:	4608      	mov	r0, r1
 800add6:	4611      	mov	r1, r2
 800add8:	602b      	str	r3, [r5, #0]
 800adda:	f7f7 fd1c 	bl	8002816 <_fstat>
 800adde:	1c43      	adds	r3, r0, #1
 800ade0:	d102      	bne.n	800ade8 <_fstat_r+0x1c>
 800ade2:	682b      	ldr	r3, [r5, #0]
 800ade4:	b103      	cbz	r3, 800ade8 <_fstat_r+0x1c>
 800ade6:	6023      	str	r3, [r4, #0]
 800ade8:	bd38      	pop	{r3, r4, r5, pc}
 800adea:	bf00      	nop
 800adec:	20000cac 	.word	0x20000cac

0800adf0 <_isatty_r>:
 800adf0:	b538      	push	{r3, r4, r5, lr}
 800adf2:	4d06      	ldr	r5, [pc, #24]	; (800ae0c <_isatty_r+0x1c>)
 800adf4:	2300      	movs	r3, #0
 800adf6:	4604      	mov	r4, r0
 800adf8:	4608      	mov	r0, r1
 800adfa:	602b      	str	r3, [r5, #0]
 800adfc:	f7f7 fd1b 	bl	8002836 <_isatty>
 800ae00:	1c43      	adds	r3, r0, #1
 800ae02:	d102      	bne.n	800ae0a <_isatty_r+0x1a>
 800ae04:	682b      	ldr	r3, [r5, #0]
 800ae06:	b103      	cbz	r3, 800ae0a <_isatty_r+0x1a>
 800ae08:	6023      	str	r3, [r4, #0]
 800ae0a:	bd38      	pop	{r3, r4, r5, pc}
 800ae0c:	20000cac 	.word	0x20000cac

0800ae10 <_lseek_r>:
 800ae10:	b538      	push	{r3, r4, r5, lr}
 800ae12:	4d07      	ldr	r5, [pc, #28]	; (800ae30 <_lseek_r+0x20>)
 800ae14:	4604      	mov	r4, r0
 800ae16:	4608      	mov	r0, r1
 800ae18:	4611      	mov	r1, r2
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	602a      	str	r2, [r5, #0]
 800ae1e:	461a      	mov	r2, r3
 800ae20:	f7f7 fd14 	bl	800284c <_lseek>
 800ae24:	1c43      	adds	r3, r0, #1
 800ae26:	d102      	bne.n	800ae2e <_lseek_r+0x1e>
 800ae28:	682b      	ldr	r3, [r5, #0]
 800ae2a:	b103      	cbz	r3, 800ae2e <_lseek_r+0x1e>
 800ae2c:	6023      	str	r3, [r4, #0]
 800ae2e:	bd38      	pop	{r3, r4, r5, pc}
 800ae30:	20000cac 	.word	0x20000cac

0800ae34 <_read_r>:
 800ae34:	b538      	push	{r3, r4, r5, lr}
 800ae36:	4d07      	ldr	r5, [pc, #28]	; (800ae54 <_read_r+0x20>)
 800ae38:	4604      	mov	r4, r0
 800ae3a:	4608      	mov	r0, r1
 800ae3c:	4611      	mov	r1, r2
 800ae3e:	2200      	movs	r2, #0
 800ae40:	602a      	str	r2, [r5, #0]
 800ae42:	461a      	mov	r2, r3
 800ae44:	f7f7 fca2 	bl	800278c <_read>
 800ae48:	1c43      	adds	r3, r0, #1
 800ae4a:	d102      	bne.n	800ae52 <_read_r+0x1e>
 800ae4c:	682b      	ldr	r3, [r5, #0]
 800ae4e:	b103      	cbz	r3, 800ae52 <_read_r+0x1e>
 800ae50:	6023      	str	r3, [r4, #0]
 800ae52:	bd38      	pop	{r3, r4, r5, pc}
 800ae54:	20000cac 	.word	0x20000cac

0800ae58 <_init>:
 800ae58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae5a:	bf00      	nop
 800ae5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae5e:	bc08      	pop	{r3}
 800ae60:	469e      	mov	lr, r3
 800ae62:	4770      	bx	lr

0800ae64 <_fini>:
 800ae64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae66:	bf00      	nop
 800ae68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae6a:	bc08      	pop	{r3}
 800ae6c:	469e      	mov	lr, r3
 800ae6e:	4770      	bx	lr
