Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5495bf6f1ce24995a1746cdf164e9a1c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_divider_behav xil_defaultlib.clock_divider -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clock_divider
Built simulation snapshot clock_divider_behav
