{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 15:10:28 2018 " "Info: Processing started: Sat Dec 01 15:10:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serial_adder -c serial_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serial_adder -c serial_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "shift " "Info: Assuming node \"shift\" is an undefined clock" {  } { { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "c " "Info: Detected gated clock \"c\" as buffer" {  } { { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "shift register register srg4:g0\|so mydff:g2\|q 500.0 MHz Internal " "Info: Clock \"shift\" Internal fmax is restricted to 500.0 MHz between source register \"srg4:g0\|so\" and destination register \"mydff:g2\|q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.034 ns + Longest register register " "Info: + Longest register to register delay is 1.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srg4:g0\|so 1 REG LCFF_X34_Y3_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y3_N27; Fanout = 2; REG Node = 'srg4:g0\|so'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:g0|so } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.272 ns) 0.879 ns full_adder:g1\|c~1 2 COMB LCCOMB_X35_Y6_N2 1 " "Info: 2: + IC(0.607 ns) + CELL(0.272 ns) = 0.879 ns; Loc. = LCCOMB_X35_Y6_N2; Fanout = 1; COMB Node = 'full_adder:g1\|c~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { srg4:g0|so full_adder:g1|c~1 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/full_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.034 ns mydff:g2\|q 3 REG LCFF_X35_Y6_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.034 ns; Loc. = LCFF_X35_Y6_N3; Fanout = 2; REG Node = 'mydff:g2\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { full_adder:g1|c~1 mydff:g2|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 41.30 % ) " "Info: Total cell delay = 0.427 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.607 ns ( 58.70 % ) " "Info: Total interconnect delay = 0.607 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { srg4:g0|so full_adder:g1|c~1 mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.034 ns" { srg4:g0|so {} full_adder:g1|c~1 {} mydff:g2|q {} } { 0.000ns 0.607ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift destination 5.443 ns + Shortest register " "Info: + Shortest clock path from clock \"shift\" to destination register is 5.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns shift 1 CLK PIN_E21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E21; Fanout = 1; CLK Node = 'shift'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.053 ns) 1.980 ns c 2 COMB LCCOMB_X10_Y26_N20 1 " "Info: 2: + IC(1.097 ns) + CELL(0.053 ns) = 1.980 ns; Loc. = LCCOMB_X10_Y26_N20; Fanout = 1; COMB Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { shift c } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 4.172 ns c~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(2.192 ns) + CELL(0.000 ns) = 4.172 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { c c~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 5.443 ns mydff:g2\|q 4 REG LCFF_X35_Y6_N3 2 " "Info: 4: + IC(0.653 ns) + CELL(0.618 ns) = 5.443 ns; Loc. = LCFF_X35_Y6_N3; Fanout = 2; REG Node = 'mydff:g2\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { c~clkctrl mydff:g2|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 27.58 % ) " "Info: Total cell delay = 1.501 ns ( 27.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.942 ns ( 72.42 % ) " "Info: Total interconnect delay = 3.942 ns ( 72.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.443 ns" { shift c c~clkctrl mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.443 ns" { shift {} shift~combout {} c {} c~clkctrl {} mydff:g2|q {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.653ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift source 5.454 ns - Longest register " "Info: - Longest clock path from clock \"shift\" to source register is 5.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns shift 1 CLK PIN_E21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E21; Fanout = 1; CLK Node = 'shift'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.053 ns) 1.980 ns c 2 COMB LCCOMB_X10_Y26_N20 1 " "Info: 2: + IC(1.097 ns) + CELL(0.053 ns) = 1.980 ns; Loc. = LCCOMB_X10_Y26_N20; Fanout = 1; COMB Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { shift c } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 4.172 ns c~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(2.192 ns) + CELL(0.000 ns) = 4.172 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { c c~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.454 ns srg4:g0\|so 4 REG LCFF_X34_Y3_N27 2 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 5.454 ns; Loc. = LCFF_X34_Y3_N27; Fanout = 2; REG Node = 'srg4:g0\|so'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { c~clkctrl srg4:g0|so } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 27.52 % ) " "Info: Total cell delay = 1.501 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.953 ns ( 72.48 % ) " "Info: Total interconnect delay = 3.953 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { shift c c~clkctrl srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { shift {} shift~combout {} c {} c~clkctrl {} srg4:g0|so {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.664ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.443 ns" { shift c c~clkctrl mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.443 ns" { shift {} shift~combout {} c {} c~clkctrl {} mydff:g2|q {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.653ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { shift c c~clkctrl srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { shift {} shift~combout {} c {} c~clkctrl {} srg4:g0|so {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.664ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { srg4:g0|so full_adder:g1|c~1 mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.034 ns" { srg4:g0|so {} full_adder:g1|c~1 {} mydff:g2|q {} } { 0.000ns 0.607ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.443 ns" { shift c c~clkctrl mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.443 ns" { shift {} shift~combout {} c {} c~clkctrl {} mydff:g2|q {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.653ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { shift c c~clkctrl srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { shift {} shift~combout {} c {} c~clkctrl {} srg4:g0|so {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.664ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { mydff:g2|q {} } {  } {  } "" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register srg4:g0\|so mydff:g2\|q 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"srg4:g0\|so\" and destination register \"mydff:g2\|q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.034 ns + Longest register register " "Info: + Longest register to register delay is 1.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srg4:g0\|so 1 REG LCFF_X34_Y3_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y3_N27; Fanout = 2; REG Node = 'srg4:g0\|so'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:g0|so } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.272 ns) 0.879 ns full_adder:g1\|c~1 2 COMB LCCOMB_X35_Y6_N2 1 " "Info: 2: + IC(0.607 ns) + CELL(0.272 ns) = 0.879 ns; Loc. = LCCOMB_X35_Y6_N2; Fanout = 1; COMB Node = 'full_adder:g1\|c~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { srg4:g0|so full_adder:g1|c~1 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/full_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.034 ns mydff:g2\|q 3 REG LCFF_X35_Y6_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.034 ns; Loc. = LCFF_X35_Y6_N3; Fanout = 2; REG Node = 'mydff:g2\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { full_adder:g1|c~1 mydff:g2|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 41.30 % ) " "Info: Total cell delay = 0.427 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.607 ns ( 58.70 % ) " "Info: Total interconnect delay = 0.607 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { srg4:g0|so full_adder:g1|c~1 mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.034 ns" { srg4:g0|so {} full_adder:g1|c~1 {} mydff:g2|q {} } { 0.000ns 0.607ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.321 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_C18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.154 ns) 1.858 ns c 2 COMB LCCOMB_X10_Y26_N20 1 " "Info: 2: + IC(0.847 ns) + CELL(0.154 ns) = 1.858 ns; Loc. = LCCOMB_X10_Y26_N20; Fanout = 1; COMB Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { clk c } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 4.050 ns c~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(2.192 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { c c~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 5.321 ns mydff:g2\|q 4 REG LCFF_X35_Y6_N3 2 " "Info: 4: + IC(0.653 ns) + CELL(0.618 ns) = 5.321 ns; Loc. = LCFF_X35_Y6_N3; Fanout = 2; REG Node = 'mydff:g2\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { c~clkctrl mydff:g2|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 30.61 % ) " "Info: Total cell delay = 1.629 ns ( 30.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.692 ns ( 69.39 % ) " "Info: Total interconnect delay = 3.692 ns ( 69.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.321 ns" { clk c c~clkctrl mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.321 ns" { clk {} clk~combout {} c {} c~clkctrl {} mydff:g2|q {} } { 0.000ns 0.000ns 0.847ns 2.192ns 0.653ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.332 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_C18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.154 ns) 1.858 ns c 2 COMB LCCOMB_X10_Y26_N20 1 " "Info: 2: + IC(0.847 ns) + CELL(0.154 ns) = 1.858 ns; Loc. = LCCOMB_X10_Y26_N20; Fanout = 1; COMB Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { clk c } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 4.050 ns c~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(2.192 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { c c~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.332 ns srg4:g0\|so 4 REG LCFF_X34_Y3_N27 2 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 5.332 ns; Loc. = LCFF_X34_Y3_N27; Fanout = 2; REG Node = 'srg4:g0\|so'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { c~clkctrl srg4:g0|so } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 30.55 % ) " "Info: Total cell delay = 1.629 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.703 ns ( 69.45 % ) " "Info: Total interconnect delay = 3.703 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { clk c c~clkctrl srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { clk {} clk~combout {} c {} c~clkctrl {} srg4:g0|so {} } { 0.000ns 0.000ns 0.847ns 2.192ns 0.664ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.321 ns" { clk c c~clkctrl mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.321 ns" { clk {} clk~combout {} c {} c~clkctrl {} mydff:g2|q {} } { 0.000ns 0.000ns 0.847ns 2.192ns 0.653ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { clk c c~clkctrl srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { clk {} clk~combout {} c {} c~clkctrl {} srg4:g0|so {} } { 0.000ns 0.000ns 0.847ns 2.192ns 0.664ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { srg4:g0|so full_adder:g1|c~1 mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.034 ns" { srg4:g0|so {} full_adder:g1|c~1 {} mydff:g2|q {} } { 0.000ns 0.607ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.321 ns" { clk c c~clkctrl mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.321 ns" { clk {} clk~combout {} c {} c~clkctrl {} mydff:g2|q {} } { 0.000ns 0.000ns 0.847ns 2.192ns 0.653ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { clk c c~clkctrl srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { clk {} clk~combout {} c {} c~clkctrl {} srg4:g0|so {} } { 0.000ns 0.000ns 0.847ns 2.192ns 0.664ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mydff:g2|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { mydff:g2|q {} } {  } {  } "" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "srg4:g0\|so r clk 1.280 ns register " "Info: tsu for register \"srg4:g0\|so\" (data pin = \"r\", clock pin = \"clk\") is 1.280 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.522 ns + Longest pin register " "Info: + Longest pin to register delay is 6.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns r 1 PIN PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; PIN Node = 'r'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.922 ns) + CELL(0.746 ns) 6.522 ns srg4:g0\|so 2 REG LCFF_X34_Y3_N27 2 " "Info: 2: + IC(4.922 ns) + CELL(0.746 ns) = 6.522 ns; Loc. = LCFF_X34_Y3_N27; Fanout = 2; REG Node = 'srg4:g0\|so'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { r srg4:g0|so } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 24.53 % ) " "Info: Total cell delay = 1.600 ns ( 24.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.922 ns ( 75.47 % ) " "Info: Total interconnect delay = 4.922 ns ( 75.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.522 ns" { r srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.522 ns" { r {} r~combout {} srg4:g0|so {} } { 0.000ns 0.000ns 4.922ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.332 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_C18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.154 ns) 1.858 ns c 2 COMB LCCOMB_X10_Y26_N20 1 " "Info: 2: + IC(0.847 ns) + CELL(0.154 ns) = 1.858 ns; Loc. = LCCOMB_X10_Y26_N20; Fanout = 1; COMB Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { clk c } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 4.050 ns c~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(2.192 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { c c~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.332 ns srg4:g0\|so 4 REG LCFF_X34_Y3_N27 2 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 5.332 ns; Loc. = LCFF_X34_Y3_N27; Fanout = 2; REG Node = 'srg4:g0\|so'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { c~clkctrl srg4:g0|so } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 30.55 % ) " "Info: Total cell delay = 1.629 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.703 ns ( 69.45 % ) " "Info: Total interconnect delay = 3.703 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { clk c c~clkctrl srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { clk {} clk~combout {} c {} c~clkctrl {} srg4:g0|so {} } { 0.000ns 0.000ns 0.847ns 2.192ns 0.664ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.522 ns" { r srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.522 ns" { r {} r~combout {} srg4:g0|so {} } { 0.000ns 0.000ns 4.922ns } { 0.000ns 0.854ns 0.746ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { clk c c~clkctrl srg4:g0|so } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { clk {} clk~combout {} c {} c~clkctrl {} srg4:g0|so {} } { 0.000ns 0.000ns 0.847ns 2.192ns 0.664ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "shift ans\[3\] srg4:g3\|data\[3\] 10.289 ns register " "Info: tco from clock \"shift\" to destination pin \"ans\[3\]\" through register \"srg4:g3\|data\[3\]\" is 10.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift source 5.454 ns + Longest register " "Info: + Longest clock path from clock \"shift\" to source register is 5.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns shift 1 CLK PIN_E21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E21; Fanout = 1; CLK Node = 'shift'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.053 ns) 1.980 ns c 2 COMB LCCOMB_X10_Y26_N20 1 " "Info: 2: + IC(1.097 ns) + CELL(0.053 ns) = 1.980 ns; Loc. = LCCOMB_X10_Y26_N20; Fanout = 1; COMB Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { shift c } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 4.172 ns c~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(2.192 ns) + CELL(0.000 ns) = 4.172 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { c c~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.454 ns srg4:g3\|data\[3\] 4 REG LCFF_X34_Y3_N25 2 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 5.454 ns; Loc. = LCFF_X34_Y3_N25; Fanout = 2; REG Node = 'srg4:g3\|data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { c~clkctrl srg4:g3|data[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 27.52 % ) " "Info: Total cell delay = 1.501 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.953 ns ( 72.48 % ) " "Info: Total interconnect delay = 3.953 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { shift c c~clkctrl srg4:g3|data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { shift {} shift~combout {} c {} c~clkctrl {} srg4:g3|data[3] {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.664ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.741 ns + Longest register pin " "Info: + Longest register to pin delay is 4.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srg4:g3\|data\[3\] 1 REG LCFF_X34_Y3_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y3_N25; Fanout = 2; REG Node = 'srg4:g3\|data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { srg4:g3|data[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.759 ns) + CELL(1.982 ns) 4.741 ns ans\[3\] 2 PIN PIN_B8 0 " "Info: 2: + IC(2.759 ns) + CELL(1.982 ns) = 4.741 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'ans\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { srg4:g3|data[3] ans[3] } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 41.81 % ) " "Info: Total cell delay = 1.982 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.759 ns ( 58.19 % ) " "Info: Total interconnect delay = 2.759 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { srg4:g3|data[3] ans[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { srg4:g3|data[3] {} ans[3] {} } { 0.000ns 2.759ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { shift c c~clkctrl srg4:g3|data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { shift {} shift~combout {} c {} c~clkctrl {} srg4:g3|data[3] {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.664ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { srg4:g3|data[3] ans[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.741 ns" { srg4:g3|data[3] {} ans[3] {} } { 0.000ns 2.759ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "srg4:g0\|data\[3\] si shift 0.720 ns register " "Info: th for register \"srg4:g0\|data\[3\]\" (data pin = \"si\", clock pin = \"shift\") is 0.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shift destination 5.454 ns + Longest register " "Info: + Longest clock path from clock \"shift\" to destination register is 5.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns shift 1 CLK PIN_E21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E21; Fanout = 1; CLK Node = 'shift'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.053 ns) 1.980 ns c 2 COMB LCCOMB_X10_Y26_N20 1 " "Info: 2: + IC(1.097 ns) + CELL(0.053 ns) = 1.980 ns; Loc. = LCCOMB_X10_Y26_N20; Fanout = 1; COMB Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { shift c } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 4.172 ns c~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(2.192 ns) + CELL(0.000 ns) = 4.172 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { c c~clkctrl } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 5.454 ns srg4:g0\|data\[3\] 4 REG LCFF_X34_Y3_N19 2 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 5.454 ns; Loc. = LCFF_X34_Y3_N19; Fanout = 2; REG Node = 'srg4:g0\|data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { c~clkctrl srg4:g0|data[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 27.52 % ) " "Info: Total cell delay = 1.501 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.953 ns ( 72.48 % ) " "Info: Total interconnect delay = 3.953 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { shift c c~clkctrl srg4:g0|data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { shift {} shift~combout {} c {} c~clkctrl {} srg4:g0|data[3] {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.664ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.883 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns si 1 PIN PIN_T9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 1; PIN Node = 'si'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { si } "NODE_NAME" } } { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.757 ns) + CELL(0.309 ns) 4.883 ns srg4:g0\|data\[3\] 2 REG LCFF_X34_Y3_N19 2 " "Info: 2: + IC(3.757 ns) + CELL(0.309 ns) = 4.883 ns; Loc. = LCFF_X34_Y3_N19; Fanout = 2; REG Node = 'srg4:g0\|data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { si srg4:g0|data[3] } "NODE_NAME" } } { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.126 ns ( 23.06 % ) " "Info: Total cell delay = 1.126 ns ( 23.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.757 ns ( 76.94 % ) " "Info: Total interconnect delay = 3.757 ns ( 76.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.883 ns" { si srg4:g0|data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.883 ns" { si {} si~combout {} srg4:g0|data[3] {} } { 0.000ns 0.000ns 3.757ns } { 0.000ns 0.817ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { shift c c~clkctrl srg4:g0|data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { shift {} shift~combout {} c {} c~clkctrl {} srg4:g0|data[3] {} } { 0.000ns 0.000ns 1.097ns 2.192ns 0.664ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.883 ns" { si srg4:g0|data[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.883 ns" { si {} si~combout {} srg4:g0|data[3] {} } { 0.000ns 0.000ns 3.757ns } { 0.000ns 0.817ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 15:10:29 2018 " "Info: Processing ended: Sat Dec 01 15:10:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
