[ START MERGED ]
n3660 wb_rst
rst rst_n_c
n10723 clk_c
SPI_INST/n299 SPI_INST/reg_ssmask_0
UART_INST/u_txmitt/n3406 UART_INST/u_txmitt/n562
n7422 n10236
n10682 lm8_inst/u1_isp8/rst_n_reg
lm8_inst/u1_isp8/n5708 lm8_inst/u1_isp8/n10210
lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/dec0_wre3 lm8_inst/u1_isp8/sp_we
lm8_inst/u1_isp8/u1_isp8_flow_cntl/n249 lm8_inst/u1_isp8/u1_isp8_flow_cntl/n8312
lm8_inst/u1_isp8/n5892 lm8_inst/u1_isp8/clrc
lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/add_sub_inv lm8_inst/u1_isp8/u1_isp8_alu/add_sel_inv
lm8_inst/u1_isp8/u1_isp8_alu/add_sel lm8_inst/u1_isp8/u1_isp8_alu/add_sel_inv
lm8_inst/u1_isp8/instr_l1_0 lm8_inst/u1_isp8/n5680
[ END MERGED ]
[ START CLIPPED ]
VCC_net
lm8_inst/VCC_net
lm8_inst/u1_isp8/VCC_net
lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/scuba_vlo
lm8_inst/u1_isp8/u1_isp8_flow_cntl/VCC_net
lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/scuba_vlo
lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/scuba_vhi
lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/scuba_vhi
lm8_inst/u1_isp8/pmi_distributed_dprampmi_distributed_dpramXO2binarynonenoreg8532/scuba_vhi
lm8_inst/u1_isp8/i53/scuba_vhi
lm8_inst/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg8532/scuba_vhi
lm8_wb_inst/pmi_rompmi_romXO2hexmenu.hexsyncdisablenoreg8101024/scuba_vlo
lm8_wb_inst/pmi_rompmi_romXO2hexmenu.hexsyncdisablenoreg8101024/scuba_vhi
lm8_inst/GND_net
lm8_inst/u1_isp8/GND_net
lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/scuba_vhi
lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/addsub_0/S0
lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/addsubd/S1
lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co4d
lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/addsubd/COUT
lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co4
lm8_inst/u1_isp8/u1_isp8_flow_cntl/add_491_11/S1
lm8_inst/u1_isp8/u1_isp8_flow_cntl/add_491_11/CO
lm8_inst/u1_isp8/u1_isp8_flow_cntl/add_491_1/S0
lm8_inst/u1_isp8/u1_isp8_flow_cntl/add_491_1/CI
lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/scuba_vlo
lm8_inst/u1_isp8/pmi_distributed_dprampmi_distributed_dpramXO2binarynonenoreg8532/scuba_vlo
lm8_inst/u1_isp8/i53/scuba_vlo
lm8_inst/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg8532/scuba_vlo
UART_INST/u_rxcver/VCC_net
UART_INST/u_rxcver/add_513_1/S0
UART_INST/u_rxcver/add_513_1/CI
UART_INST/u_rxcver/equal_17_16/S0
UART_INST/u_rxcver/equal_17_16/CO
UART_INST/u_rxcver/equal_17_15/S1
UART_INST/u_rxcver/equal_17_15/S0
UART_INST/u_rxcver/equal_17_13/S1
UART_INST/u_rxcver/equal_17_13/S0
UART_INST/u_rxcver/equal_17_0/S1
UART_INST/u_rxcver/equal_17_0/S0
UART_INST/u_rxcver/equal_17_0/CI
UART_INST/u_rxcver/add_505_17/S1
UART_INST/u_rxcver/add_505_17/CO
UART_INST/u_rxcver/add_505_1/S0
UART_INST/u_rxcver/add_505_1/CI
UART_INST/u_rxcver/add_513_17/S1
UART_INST/u_rxcver/add_513_17/CO
UART_INST/u_txmitt/sub_10_add_2_1/S0
UART_INST/u_txmitt/sub_10_add_2_1/CI
UART_INST/u_txmitt/sub_10_add_2_17/CO
SPI_INST/VCC_net
SPI_INST/data_cnt_752_add_4_7/S1
SPI_INST/data_cnt_752_add_4_7/CO
SPI_INST/data_cnt_752_add_4_1/S0
SPI_INST/data_cnt_752_add_4_1/CI
led_sw_inst/GND_net
TIME_INST/counter_753_add_4_1/S0
TIME_INST/counter_753_add_4_1/CI
TIME_INST/hours_756_add_4_9/S1
TIME_INST/hours_756_add_4_9/CO
TIME_INST/seconds_754_add_4_9/S1
TIME_INST/seconds_754_add_4_9/CO
TIME_INST/hours_756_add_4_1/S0
TIME_INST/hours_756_add_4_1/CI
TIME_INST/seconds_754_add_4_1/S0
TIME_INST/seconds_754_add_4_1/CI
TIME_INST/counter_753_add_4_25/CO
TIME_INST/minutes_755_add_4_9/S1
TIME_INST/minutes_755_add_4_9/CO
TIME_INST/minutes_755_add_4_1/S0
TIME_INST/minutes_755_add_4_1/CI
adc_wb_inst/adc_inst/SSD_ADC/box_ave/add_497_11/CO
adc_wb_inst/adc_inst/SSD_ADC/box_ave/add_497_1/S0
adc_wb_inst/adc_inst/SSD_ADC/box_ave/add_497_1/CI
adc_wb_inst/adc_inst/SSD_ADC/counter_761_add_4_11/S1
adc_wb_inst/adc_inst/SSD_ADC/counter_761_add_4_11/CO
adc_wb_inst/adc_inst/SSD_ADC/counter_761_add_4_1/S0
adc_wb_inst/adc_inst/SSD_ADC/counter_761_add_4_1/CI
adc_wb_inst/adc_inst/SSD_ADC/sigma_760_add_4_11/S1
adc_wb_inst/adc_inst/SSD_ADC/sigma_760_add_4_11/CO
adc_wb_inst/adc_inst/SSD_ADC/sigma_760_add_4_1/S0
adc_wb_inst/adc_inst/SSD_ADC/sigma_760_add_4_1/CI
[ END CLIPPED ]
[ START OSC ]
clk_c 24.18
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond_1.3_Production (92) -- WARNING: Map write only section -- Tue Oct 25 14:02:49 2011

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE GENERATE_BITSTREAM=ENABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE ;
LOCATE COMP "analog_cmp_p" SITE "E1" ;
LOCATE COMP "spi_miso" SITE "N4" ;
LOCATE COMP "sda" SITE "B8" ;
LOCATE COMP "scl" SITE "C8" ;
LOCATE COMP "spi_mosi" SITE "P13" ;
LOCATE COMP "uart_rx" SITE "H1" ;
LOCATE COMP "sw_0" SITE "C10" ;
LOCATE COMP "spi_csn" SITE "P3" ;
LOCATE COMP "spi_sclk" SITE "M4" ;
PGROUP "PIOauto_spi_sclk" 
	COMP "spi_sclk";
LOCATE PGROUP "PIOauto_spi_sclk" BANK 2 ;
LOCATE COMP "uart_tx" SITE "H3" ;
LOCATE COMP "sw_1" SITE "B13" ;
LOCATE COMP "led_0" SITE "F1" ;
LOCATE COMP "led_1" SITE "F2" ;
LOCATE COMP "sw_2" SITE "A13" ;
LOCATE COMP "led_2" SITE "F3" ;
LOCATE COMP "sw_3" SITE "B1" ;
LOCATE COMP "rst_n" SITE "K2" ;
LOCATE COMP "xin" SITE "C2" ;
LOCATE COMP "lock_pll" SITE "P7" ;
LOCATE COMP "clk_pll" SITE "M7" ;
LOCATE COMP "clk" SITE "N7" ;
LOCATE COMP "audio_pwm_out" SITE "E3" ;
LOCATE COMP "analog_out" SITE "C1" ;
LOCATE COMP "led_3" SITE "H2" ;
LOCATE COMP "xout" SITE "D1" ;
FREQUENCY NET "clk_c" 2.080000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
