{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627035102237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627035102237 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath_123 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"datapath_123\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627035102271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627035102318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627035102318 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627035102576 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627035102581 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627035102654 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627035102654 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627035102668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627035102668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627035102668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627035102668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627035102668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627035102668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627035102668 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627035102668 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627035102668 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627035102668 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627035102668 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627035102668 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627035102668 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627035102671 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "55 55 " "No exact pin location assignment(s) for 55 pins of 55 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1627035103219 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1198 " "The Timing Analyzer is analyzing 1198 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1627035104072 ""}
{ "Info" "ISTA_SDC_FOUND" "datapath_123.out.sdc " "Reading SDC File: 'datapath_123.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1627035104077 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "RF\|registers\[1\]\[2\]\|combout " "Node \"RF\|registers\[1\]\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627035104096 ""} { "Warning" "WSTA_SCC_NODE" "RF\|registers\[1\]\[2\]~2\|datac " "Node \"RF\|registers\[1\]\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627035104096 ""} { "Warning" "WSTA_SCC_NODE" "RF\|registers\[1\]\[2\]~2\|combout " "Node \"RF\|registers\[1\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627035104096 ""} { "Warning" "WSTA_SCC_NODE" "RF\|registers\[1\]\[2\]\|datab " "Node \"RF\|registers\[1\]\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627035104096 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627035104096 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "RF\|registers\[2\]\[1\]\|combout " "Node \"RF\|registers\[2\]\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627035104097 ""} { "Warning" "WSTA_SCC_NODE" "RF\|registers\[2\]\[1\]~1\|datac " "Node \"RF\|registers\[2\]\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627035104097 ""} { "Warning" "WSTA_SCC_NODE" "RF\|registers\[2\]\[1\]~1\|combout " "Node \"RF\|registers\[2\]\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627035104097 ""} { "Warning" "WSTA_SCC_NODE" "RF\|registers\[2\]\[1\]\|datab " "Node \"RF\|registers\[2\]\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627035104097 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627035104097 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_file_en " "Node: reg_file_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER_FILE:RF\|RA\[1\] reg_file_en " "Latch REGISTER_FILE:RF\|RA\[1\] is being clocked by reg_file_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627035104101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627035104101 "|DATAPATH_123|reg_file_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_en " "Node: alu_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_32_BIT:ALU\|sumsub_out\[0\] alu_en " "Latch ALU_32_BIT:ALU\|sumsub_out\[0\] is being clocked by alu_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627035104101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627035104101 "|DATAPATH_123|alu_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mar_wr_en " "Node: mar_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:MAR\|data\[4\] mar_wr_en " "Latch REGISTER32:MAR\|data\[4\] is being clocked by mar_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627035104101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627035104101 "|DATAPATH_123|mar_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ir_wr_en " "Node: ir_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:IR\|data\[12\] ir_wr_en " "Latch REGISTER32:IR\|data\[12\] is being clocked by ir_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627035104101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627035104101 "|DATAPATH_123|ir_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM:RAM_M\|cnt\[0\] " "Node: RAM:RAM_M\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM:RAM_M\|rm\[19\]~53 RAM:RAM_M\|cnt\[0\] " "Latch RAM:RAM_M\|rm\[19\]~53 is being clocked by RAM:RAM_M\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627035104101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627035104101 "|DATAPATH_123|RAM:RAM_M|cnt[0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1627035104122 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627035104122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627035104122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000          clk " "   4.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627035104122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.608      ram_clk " "   4.608      ram_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627035104122 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1627035104122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node ram_clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[0\] " "Destination node RAM:RAM_M\|cnt\[0\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[1\] " "Destination node RAM:RAM_M\|cnt\[1\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[2\] " "Destination node RAM:RAM_M\|cnt\[2\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[3\] " "Destination node RAM:RAM_M\|cnt\[3\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[4\] " "Destination node RAM:RAM_M\|cnt\[4\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[5\] " "Destination node RAM:RAM_M\|cnt\[5\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[6\] " "Destination node RAM:RAM_M\|cnt\[6\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[7\] " "Destination node RAM:RAM_M\|cnt\[7\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[8\] " "Destination node RAM:RAM_M\|cnt\[8\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[9\] " "Destination node RAM:RAM_M\|cnt\[9\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1627035104520 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627035104520 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_file_en~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node reg_file_en~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_FILE:RF\|reg_process~0 " "Destination node REGISTER_FILE:RF\|reg_process~0" {  } { { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_FILE:RF\|reg_process~1 " "Destination node REGISTER_FILE:RF\|reg_process~1" {  } { { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_FILE:RF\|registers\[1\]\[31\]~0 " "Destination node REGISTER_FILE:RF\|registers\[1\]\[31\]~0" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_FILE:RF\|reg_process~2 " "Destination node REGISTER_FILE:RF\|reg_process~2" {  } { { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627035104520 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ir_wr_en~input (placed in PIN N4 (CLK0n, DIFFIO_RX_L28n, DIFFOUT_L28n, High_Speed)) " "Automatically promoted node ir_wr_en~input (placed in PIN N4 (CLK0n, DIFFIO_RX_L28n, DIFFOUT_L28n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[31\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[31\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[30\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[30\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[27\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[27\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[28\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[28\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[29\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[29\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[19\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[19\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[20\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[20\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[18\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[18\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[17\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[17\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:IR\|d_out\[21\]\$latch~0 " "Destination node REGISTER32:IR\|d_out\[21\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1627035104520 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627035104520 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104520 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mar_wr_en~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node mar_wr_en~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[3\]\$latch~1 " "Destination node REGISTER32:MAR\|d_out\[3\]\$latch~1" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[2\]\$latch~0 " "Destination node REGISTER32:MAR\|d_out\[2\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[4\]\$latch~0 " "Destination node REGISTER32:MAR\|d_out\[4\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[5\]\$latch~0 " "Destination node REGISTER32:MAR\|d_out\[5\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[6\]\$latch~0 " "Destination node REGISTER32:MAR\|d_out\[6\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104520 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627035104520 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 5065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_32_BIT:ALU\|sumsub_out\[0\]~0  " "Automatically promoted node ALU_32_BIT:ALU\|sumsub_out\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_32_BIT:ALU\|RZ\[31\]~0  " "Automatically promoted node ALU_32_BIT:ALU\|RZ\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_32_BIT:ALU\|FLAG_B\[0\]~0 " "Destination node ALU_32_BIT:ALU\|FLAG_B\[0\]~0" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_32_BIT:ALU\|FLAG_B\[1\]~1 " "Destination node ALU_32_BIT:ALU\|FLAG_B\[1\]~1" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_32_BIT:ALU\|sumsub_out\[0\]~0 " "Destination node ALU_32_BIT:ALU\|sumsub_out\[0\]~0" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 2434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~10  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~11  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~13  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~15  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~16  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~17  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~19  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~21  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~22  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~23  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~24  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~25  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|Decoder0~26  " "Automatically promoted node REGISTER_FILE:RF\|Decoder0~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627035104521 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 4558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627035104521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627035105235 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627035105242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627035105243 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627035105250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627035105258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627035105268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627035105268 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627035105273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627035105413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1627035105419 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627035105419 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 2.5V 9 41 0 " "Number of I/O pins in group: 50 (unused VREF, 2.5V VCCIO, 9 input, 41 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1627035105424 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1627035105424 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1627035105424 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627035105425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627035105425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 32 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627035105425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627035105425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627035105425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627035105425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627035105425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627035105425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627035105425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1627035105425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1627035105425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627035105862 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1627035105871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627035107777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627035108784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627035108847 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627035121354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627035121354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627035122562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1627035127031 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627035127031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1627035137421 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627035137421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627035137424 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.74 " "Total time spent on timing analysis during the Fitter is 1.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1627035137736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627035137793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627035140783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627035140786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627035144128 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627035145337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/output_files/datapath_123.fit.smsg " "Generated suppressed messages file /home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/output_files/datapath_123.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627035146236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1126 " "Peak virtual memory: 1126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627035146998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 12:12:26 2021 " "Processing ended: Fri Jul 23 12:12:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627035146998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627035146998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627035146998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627035146998 ""}
