    I0 (_1of4_1_3 _1of4_1_2 _1of4_1_1 _1of4_1_0 _1of4_2_3 _1of4_2_2 \
        _1of4_2_1 _1of4_2_0 _1of4_3_3 _1of4_3_2 _1of4_3_1 _1of4_3_0 \
        A_63 A_62 A_61 A_60 A_59 A_58 A_57 A_56 A_55 A_54 A_53 A_52 \
        A_51 A_50 A_49 A_48 A_47 A_46 A_45 A_44 A_43 A_42 A_41 A_40 \
        A_39 A_38 A_37 A_36 A_35 A_34 A_33 A_32 A_31 A_30 A_29 A_28 \
        A_27 A_26 A_25 A_24 A_23 A_22 A_21 A_20 A_19 A_18 A_17 A_16 \
        A_15 A_14 A_13 A_12 A_11 A_10 A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 \
        A_1 A_0 En Valid_1 Valid_0) Demux_3e1of4
    I3 (Valid_1 Valid_0 Ack) or2_1x
    I1_3 (_1of4_4_3 Valid_0 En S_3) and3
    I1_2 (_1of4_4_2 Valid_0 En S_2) and3
    I1_1 (_1of4_4_1 Valid_0 En S_1) and3
    I1_0 (_1of4_4_0 Valid_0 En S_0) and3
    I2_3 (_1of4_4_3 Valid_1 En S_7) and3
    I2_2 (_1of4_4_2 Valid_1 En S_6) and3
    I2_1 (_1of4_4_1 Valid_1 En S_5) and3
    I2_0 (_1of4_4_0 Valid_1 En S_4) and3
ends _sub76
// End of subcircuit definition.
