#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 03 23:46:41 2017
# Process ID: 24300
# Current directory: C:/Users/sidxb/FPGA/ee2020/ee2020.runs/synth_1
# Command line: vivado.exe -log myDAC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source myDAC.tcl
# Log file: C:/Users/sidxb/FPGA/ee2020/ee2020.runs/synth_1/myDAC.vds
# Journal file: C:/Users/sidxb/FPGA/ee2020/ee2020.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source myDAC.tcl -notrace
Command: synth_design -top myDAC -part xc7a35tcpg236-1 -directive AreaOptimized_medium -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 316.074 ; gain = 105.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myDAC' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:22]
INFO: [Synth 8-638] synthesizing module 'var_clock' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/var_clock.v:22]
INFO: [Synth 8-256] done synthesizing module 'var_clock' (1#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/var_clock.v:22]
INFO: [Synth 8-638] synthesizing module 'var_clock__parameterized0' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/var_clock.v:22]
INFO: [Synth 8-256] done synthesizing module 'var_clock__parameterized0' (1#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/var_clock.v:22]
INFO: [Synth 8-638] synthesizing module 'var_clock__parameterized1' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/var_clock.v:22]
INFO: [Synth 8-256] done synthesizing module 'var_clock__parameterized1' (1#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/var_clock.v:22]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/debounce.v:22]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/debounce.v:22]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/hdl/MouseCtl.vhd:208]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/hdl/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/hdl/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (3#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (4#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/hdl/MouseCtl.vhd:208]
WARNING: [Synth 8-689] width (11) of port connection 'xpos' does not match port width (12) of module 'MouseCtl' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:76]
WARNING: [Synth 8-689] width (11) of port connection 'ypos' does not match port width (12) of module 'MouseCtl' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:76]
WARNING: [Synth 8-350] instance 'ms' of module 'MouseCtl' requires 16 connections, but only 14 given [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:76]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (5#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-638] synthesizing module 'text_mod' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:390]
INFO: [Synth 8-638] synthesizing module 'alphanum' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized0' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized0' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized1' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized1' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized2' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized2' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized3' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized3' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized4' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized4' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized5' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized5' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized6' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized6' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized7' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized7' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized8' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized8' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized9' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized9' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized10' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized10' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized11' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized11' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized12' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized12' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized13' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized13' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized14' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized14' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized15' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized15' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized16' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized16' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized17' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized17' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized18' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized18' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized19' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized19' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized20' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized20' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized21' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized21' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized22' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized22' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized23' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized23' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized24' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized24' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized25' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized25' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized26' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized26' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized27' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized27' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized28' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized28' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized29' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized29' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized30' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized30' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized31' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized31' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized32' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized32' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized33' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized33' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized34' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized34' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized35' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized35' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized36' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized36' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized37' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized37' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized38' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized38' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized39' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized39' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized40' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized40' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized41' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized41' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized42' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized42' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized43' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized43' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-638] synthesizing module 'alphanum__parameterized44' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'alphanum__parameterized44' (6#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:54]
INFO: [Synth 8-256] done synthesizing module 'text_mod' (7#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:390]
INFO: [Synth 8-638] synthesizing module 'num_to_digits1' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/new/seg_disp.v:100]
INFO: [Synth 8-256] done synthesizing module 'num_to_digits1' (8#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/new/seg_disp.v:100]
INFO: [Synth 8-638] synthesizing module 'num_to_digits' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/new/seg_disp.v:93]
INFO: [Synth 8-256] done synthesizing module 'num_to_digits' (9#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/new/seg_disp.v:93]
WARNING: [Synth 8-689] width (32) of port connection '_num' does not match port width (12) of module 'num_to_digits' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:179]
WARNING: [Synth 8-689] width (32) of port connection '_num' does not match port width (12) of module 'num_to_digits' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:180]
WARNING: [Synth 8-689] width (10) of port connection '_num' does not match port width (12) of module 'num_to_digits' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:181]
WARNING: [Synth 8-689] width (32) of port connection '_num' does not match port width (12) of module 'num_to_digits' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:183]
WARNING: [Synth 8-689] width (32) of port connection '_num' does not match port width (12) of module 'num_to_digits' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:184]
WARNING: [Synth 8-689] width (10) of port connection '_num' does not match port width (12) of module 'num_to_digits' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:185]
INFO: [Synth 8-638] synthesizing module 'clickable_num6_left' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:175]
INFO: [Synth 8-638] synthesizing module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:288]
INFO: [Synth 8-256] done synthesizing module 'vga_seg' (10#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:288]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:188]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:189]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:190]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:191]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:192]
INFO: [Synth 8-256] done synthesizing module 'clickable_num6_left' (11#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:175]
INFO: [Synth 8-638] synthesizing module 'clickable_num4' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:261]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:268]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:269]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:270]
INFO: [Synth 8-256] done synthesizing module 'clickable_num4' (12#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:261]
WARNING: [Synth 8-689] width (12) of port connection 'num' does not match port width (16) of module 'clickable_num4' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:197]
WARNING: [Synth 8-689] width (12) of port connection 'num' does not match port width (16) of module 'clickable_num4' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:198]
WARNING: [Synth 8-689] width (10) of port connection 'num' does not match port width (16) of module 'clickable_num4' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:199]
INFO: [Synth 8-638] synthesizing module 'clickable_num6_right' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:204]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:245]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:246]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:247]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:248]
WARNING: [Synth 8-689] width (32) of port connection 'hs' does not match port width (11) of module 'vga_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:249]
INFO: [Synth 8-256] done synthesizing module 'clickable_num6_right' (13#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:204]
WARNING: [Synth 8-689] width (12) of port connection 'num' does not match port width (16) of module 'clickable_num4' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:202]
WARNING: [Synth 8-689] width (12) of port connection 'num' does not match port width (16) of module 'clickable_num4' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:203]
WARNING: [Synth 8-689] width (10) of port connection 'num' does not match port width (16) of module 'clickable_num4' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:204]
INFO: [Synth 8-638] synthesizing module 'seg_disp' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/new/seg_disp.v:23]
INFO: [Synth 8-638] synthesizing module 'number_to_seg' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/new/seg_disp.v:80]
INFO: [Synth 8-256] done synthesizing module 'number_to_seg' (14#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/new/seg_disp.v:80]
INFO: [Synth 8-256] done synthesizing module 'seg_disp' (15#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/new/seg_disp.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'd1' does not match port width (8) of module 'seg_disp' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:244]
WARNING: [Synth 8-689] width (4) of port connection 'd2' does not match port width (8) of module 'seg_disp' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:244]
WARNING: [Synth 8-689] width (4) of port connection 'd3' does not match port width (8) of module 'seg_disp' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:244]
WARNING: [Synth 8-689] width (4) of port connection 'd4' does not match port width (8) of module 'seg_disp' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:244]
INFO: [Synth 8-638] synthesizing module 'arb' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/arb.v:22]
INFO: [Synth 8-638] synthesizing module 'async_receiver' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/uart.v:22]
INFO: [Synth 8-638] synthesizing module 'BaudTickGen' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/uart.v:122]
INFO: [Synth 8-256] done synthesizing module 'BaudTickGen' (16#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/uart.v:122]
INFO: [Synth 8-256] done synthesizing module 'async_receiver' (17#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/uart.v:22]
WARNING: [Synth 8-350] instance 'uart' of module 'async_receiver' requires 6 connections, but only 5 given [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/arb.v:36]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_arb' [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/blk_mem_gen_arb/synth/blk_mem_gen_arb.vhd:73]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at 'c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/blk_mem_gen_arb/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/blk_mem_gen_arb/synth/blk_mem_gen_arb.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_arb' (28#1) [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/blk_mem_gen_arb/synth/blk_mem_gen_arb.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'arb' (29#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/arb.v:22]
INFO: [Synth 8-638] synthesizing module 'sinemod' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/sine.v:23]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:72]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_13' declared at 'c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47294' bound to instance 'U0' of component 'dds_compiler_v6_0_13' [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_0' (38#1) [c:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'm_axis_data_tdata' does not match port width (16) of module 'dds_compiler_0' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/sine.v:36]
INFO: [Synth 8-256] done synthesizing module 'sinemod' (39#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/sine.v:23]
WARNING: [Synth 8-689] width (18) of port connection 'freq' does not match port width (32) of module 'sinemod' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:348]
WARNING: [Synth 8-689] width (12) of port connection 'amp' does not match port width (16) of module 'sinemod' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:348]
WARNING: [Synth 8-689] width (12) of port connection 'amp_off' does not match port width (16) of module 'sinemod' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:348]
WARNING: [Synth 8-689] width (18) of port connection 'freq' does not match port width (32) of module 'sinemod' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:349]
WARNING: [Synth 8-689] width (12) of port connection 'amp' does not match port width (16) of module 'sinemod' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:349]
WARNING: [Synth 8-689] width (12) of port connection 'amp_off' does not match port width (16) of module 'sinemod' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:349]
INFO: [Synth 8-638] synthesizing module 'square' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/square.v:23]
INFO: [Synth 8-256] done synthesizing module 'square' (40#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/square.v:23]
WARNING: [Synth 8-689] width (18) of port connection 'freq' does not match port width (32) of module 'square' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:352]
WARNING: [Synth 8-689] width (12) of port connection 'amp' does not match port width (17) of module 'square' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:352]
WARNING: [Synth 8-689] width (12) of port connection 'offset' does not match port width (17) of module 'square' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:352]
WARNING: [Synth 8-689] width (18) of port connection 'freq' does not match port width (32) of module 'square' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:353]
WARNING: [Synth 8-689] width (12) of port connection 'amp' does not match port width (17) of module 'square' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:353]
WARNING: [Synth 8-689] width (12) of port connection 'offset' does not match port width (17) of module 'square' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:353]
INFO: [Synth 8-638] synthesizing module 'triangle' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/triangle.v:23]
INFO: [Synth 8-256] done synthesizing module 'triangle' (41#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/triangle.v:23]
WARNING: [Synth 8-689] width (18) of port connection 'freq' does not match port width (34) of module 'triangle' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:356]
WARNING: [Synth 8-689] width (12) of port connection 'amp' does not match port width (34) of module 'triangle' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:356]
WARNING: [Synth 8-689] width (12) of port connection 'off' does not match port width (34) of module 'triangle' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:356]
WARNING: [Synth 8-689] width (10) of port connection 'duty' does not match port width (34) of module 'triangle' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:356]
WARNING: [Synth 8-689] width (18) of port connection 'freq' does not match port width (34) of module 'triangle' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:357]
WARNING: [Synth 8-689] width (12) of port connection 'amp' does not match port width (34) of module 'triangle' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:357]
WARNING: [Synth 8-689] width (12) of port connection 'off' does not match port width (34) of module 'triangle' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:357]
WARNING: [Synth 8-689] width (10) of port connection 'duty' does not match port width (34) of module 'triangle' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:357]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/Downloads/DA2RefComp.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (42#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/imports/Downloads/DA2RefComp.vhd:61]
WARNING: [Synth 8-350] instance 'dac' of module 'DA2RefComp' requires 10 connections, but only 8 given [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:366]
INFO: [Synth 8-638] synthesizing module 'region_mouse_white' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:280]
INFO: [Synth 8-256] done synthesizing module 'region_mouse_white' (43#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:280]
WARNING: [Synth 8-689] width (1) of port connection 'yes' does not match port width (4) of module 'region_mouse_white' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:371]
INFO: [Synth 8-638] synthesizing module 'region_mouse_black' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:284]
INFO: [Synth 8-256] done synthesizing module 'region_mouse_black' (44#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/vga.v:284]
WARNING: [Synth 8-689] width (1) of port connection 'yes' does not match port width (4) of module 'region_mouse_black' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:372]
INFO: [Synth 8-4471] merging register 'vgaBlue_reg[3:0]' into 'vgaGreen_reg[3:0]' [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:383]
INFO: [Synth 8-256] done synthesizing module 'myDAC' (45#1) [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:22]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized0 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized0 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized12 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized12 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized12 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized12 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized10 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized10 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized10 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized10 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized30 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized30 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized30 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized30 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized30 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized24 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized24 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized24 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized22 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized22 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized22 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized20 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized20 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized20 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized18 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized18 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized18 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized16 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized16 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized16 has unconnected port SINIT
WARNING: [Synth 8-3331] design sin_cos has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized14 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized14 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized14 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized14 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized14 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized8 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized8 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized6 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized6 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized6 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized6 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized4 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized4 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized4 has unconnected port SINIT
WARNING: [Synth 8-3331] design accum has unconnected port chan_addr[0]
WARNING: [Synth 8-3331] design accum has unconnected port chan_addr_del2[0]
WARNING: [Synth 8-3331] design accum has unconnected port chan_addr_del3[0]
WARNING: [Synth 8-3331] design accum has unconnected port addr_i[3]
WARNING: [Synth 8-3331] design accum has unconnected port addr_i[2]
WARNING: [Synth 8-3331] design accum has unconnected port addr_i[1]
WARNING: [Synth 8-3331] design accum has unconnected port addr_i[0]
WARNING: [Synth 8-3331] design accum has unconnected port phase_inc_we
WARNING: [Synth 8-3331] design accum has unconnected port phase_adj_we
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[21]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[20]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[19]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[18]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[17]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[16]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[15]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[14]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[13]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[12]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[11]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[10]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[9]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[8]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[7]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[6]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[5]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[4]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[3]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[2]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[1]
WARNING: [Synth 8-3331] design accum has unconnected port poff_in[0]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[21]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[20]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[19]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[18]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[17]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[16]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[15]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[14]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[13]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[12]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[11]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[10]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[9]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[8]
WARNING: [Synth 8-3331] design accum has unconnected port data_i[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 567.047 ; gain = 356.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dac:RST to constant 0 [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/main.v:366]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 567.047 ; gain = 356.215
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:186]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:188]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:265]
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:266]
WARNING: [Vivado 12-584] No ports matched 'QspiSCK'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:278]
WARNING: [Vivado 12-584] No ports matched 'QspiSCK'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:279]
WARNING: [Vivado 12-584] No ports matched 'QspiDB[0]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:281]
WARNING: [Vivado 12-584] No ports matched 'QspiDB[0]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:282]
WARNING: [Vivado 12-584] No ports matched 'QspiDB[1]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:284]
WARNING: [Vivado 12-584] No ports matched 'QspiDB[1]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:285]
WARNING: [Vivado 12-584] No ports matched 'QspiDB[2]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:287]
WARNING: [Vivado 12-584] No ports matched 'QspiDB[2]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:288]
WARNING: [Vivado 12-584] No ports matched 'QspiDB[3]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:290]
WARNING: [Vivado 12-584] No ports matched 'QspiDB[3]'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:291]
WARNING: [Vivado 12-584] No ports matched 'QspiCSn'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:293]
WARNING: [Vivado 12-584] No ports matched 'QspiCSn'. [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc:294]
Finished Parsing XDC File [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/myDAC_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/constrs_1/imports/Documents/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/myDAC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/myDAC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/sidxb/FPGA/ee2020/ee2020.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/sidxb/FPGA/ee2020/ee2020.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 715.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:01:48 . Memory (MB): peak = 715.461 ; gain = 504.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:01:48 . Memory (MB): peak = 715.461 ; gain = 504.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for arbmod/ddsram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arbmod/ddsram2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mysineA/sine_dds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mysineB/sine_dds. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:48 . Memory (MB): peak = 715.461 ; gain = 504.629
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "text_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "text_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'seg_disp'
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OversamplingCnt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "writedata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "writeen" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/square.v:49]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/triangle.v:29]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/triangle.v:39]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ampa" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "step2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
            rx_down_edge |                            00001 |                            00011
                rx_clk_l |                            00010 |                            00010
                rx_clk_h |                            00011 |                            00001
         rx_error_parity |                            00100 |                            00100
           rx_data_ready |                            00101 |                            00101
          tx_force_clk_l |                            00110 |                            00110
      tx_bring_data_down |                            00111 |                            00111
          tx_release_clk |                            01000 |                            01000
 tx_first_wait_down_edge |                            01001 |                            01001
                tx_clk_l |                            01010 |                            01010
         tx_wait_up_edge |                            01011 |                            01011
tx_wait_up_edge_before_ack |                            01100 |                            01101
             tx_wait_ack |                            01101 |                            01110
         tx_received_ack |                            01110 |                            01111
         tx_error_no_ack |                            01111 |                            10000
                tx_clk_h |                            10000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                           000000 |                           000000
          reset_wait_ack |                           000001 |                           000001
reset_wait_bat_completion |                           000010 |                           000010
           reset_wait_id |                           000011 |                           000011
reset_set_sample_rate_200 |                           000100 |                           000100
reset_set_sample_rate_200_wait_ack |                           000101 |                           000101
reset_send_sample_rate_200 |                           000110 |                           000110
reset_send_sample_rate_200_wait_ack |                           000111 |                           000111
reset_set_sample_rate_100 |                           001000 |                           001000
reset_set_sample_rate_100_wait_ack |                           001001 |                           001001
reset_send_sample_rate_100 |                           001010 |                           001010
reset_send_sample_rate_100_wait_ack |                           001011 |                           001011
reset_set_sample_rate_80 |                           001100 |                           001100
reset_set_sample_rate_80_wait_ack |                           001101 |                           001101
reset_send_sample_rate_80 |                           001110 |                           001110
reset_send_sample_rate_80_wait_ack |                           001111 |                           001111
           reset_read_id |                           010000 |                           010000
  reset_read_id_wait_ack |                           010001 |                           010001
   reset_read_id_wait_id |                           010010 |                           010010
    reset_set_resolution |                           010011 |                           010011
reset_set_resolution_wait_ack |                           010100 |                           010100
   reset_send_resolution |                           010101 |                           010101
reset_send_resolution_wait_ack |                           010110 |                           010110
reset_set_sample_rate_40 |                           010111 |                           010111
reset_set_sample_rate_40_wait_ack |                           011000 |                           011000
reset_send_sample_rate_40 |                           011001 |                           011001
reset_send_sample_rate_40_wait_ack |                           011010 |                           011010
  reset_enable_reporting |                           011011 |                           011011
reset_enable_reporting_wait_ack |                           011100 |                           011100
             read_byte_1 |                           011101 |                           011101
             read_byte_2 |                           011110 |                           011110
             read_byte_3 |                           011111 |                           011111
             read_byte_4 |                           100000 |                           100000
          mark_new_event |                           100001 |                           100100
           check_read_id |                           100010 |                           100001
  check_read_id_wait_ack |                           100011 |                           100010
   check_read_id_wait_id |                           100100 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'seg_disp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'sequential' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 715.461 ; gain = 504.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |text_mod__GB0 |           1|     22707|
|2     |text_mod__GB1 |           1|     21853|
|3     |triangle      |           2|     15123|
|4     |myDAC__GCB0   |           1|     23440|
|5     |myDAC__GCB1   |           1|     16317|
|6     |myDAC__GCB2   |           1|     13823|
|7     |myDAC__GCB3   |           1|     20719|
|8     |myDAC__GCB4   |           1|     14130|
|9     |myDAC__GCB5   |           1|     20164|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP preclip4, operation Mode is: A2*B.
DSP Report: register B is absorbed into DSP preclip4.
DSP Report: operator preclip4 is absorbed into DSP preclip4.
DSP Report: operator preclip4 is absorbed into DSP preclip4.
DSP Report: Generating DSP preclip4, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP preclip4.
DSP Report: operator preclip4 is absorbed into DSP preclip4.
DSP Report: operator preclip4 is absorbed into DSP preclip4.
DSP Report: Generating DSP preclip4, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP preclip4.
DSP Report: operator preclip4 is absorbed into DSP preclip4.
DSP Report: operator preclip4 is absorbed into DSP preclip4.
DSP Report: Generating DSP _num2, operation Mode is: A*(B:0xce4).
DSP Report: operator _num2 is absorbed into DSP _num2.
DSP Report: Generating DSP _num2, operation Mode is: A*(B:0xce4).
DSP Report: operator _num2 is absorbed into DSP _num2.
INFO: [Synth 8-3886] merging instance 'step_reg[4]' (FDRE) to 'step_reg[13]'
INFO: [Synth 8-3886] merging instance 'step_reg[5]' (FDRE) to 'step_reg[6]'
INFO: [Synth 8-3886] merging instance 'step_reg[8]' (FDRE) to 'step_reg[9]'
INFO: [Synth 8-3886] merging instance 'step_reg[10]' (FDRE) to 'step_reg[13]'
INFO: [Synth 8-3886] merging instance 'step_reg[11]' (FDRE) to 'step_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\step_reg[12] )
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[0]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[1]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[2]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[3]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[4]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[5]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[6]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[7]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[8]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[9]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[10]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/y_max_reg[11]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[0]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[1]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[2]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[3]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[4]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[5]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[6]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[7]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[8]' (FDSE) to 'ms/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'ms/x_max_reg[10]' (FDRE) to 'ms/x_max_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ms/\x_max_reg[11] )
WARNING: [Synth 8-3332] Sequential element (xpos_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (ypos_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[3]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[2]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[1]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (zpos_reg[0]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (new_event_reg) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[11]) is unused and will be removed from module MouseCtl.
WARNING: [Synth 8-3332] Sequential element (x_max_reg[9]) is unused and will be removed from module MouseCtl.
DSP Report: Generating DSP duty_load0, operation Mode is: A*B.
DSP Report: operator duty_load0 is absorbed into DSP duty_load0.
DSP Report: Generating DSP amped4, operation Mode is: A*B.
DSP Report: operator amped4 is absorbed into DSP amped4.
DSP Report: Generating DSP amped1, operation Mode is: ((C:0x3ff) or 0)+A*B.
DSP Report: operator amped2 is absorbed into DSP amped1.
DSP Report: operator amped4 is absorbed into DSP amped1.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[16]) is unused and will be removed from module sinemod__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[15]) is unused and will be removed from module sinemod__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[14]) is unused and will be removed from module sinemod__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[13]) is unused and will be removed from module sinemod__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[12]) is unused and will be removed from module sinemod__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (has_s_phase.s_phase_tlast_checks.event_s_phase_tlast_missing_reg) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (has_s_phase.s_phase_tlast_checks.event_s_phase_tlast_unexpected_reg) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-5545] ROM "vcdeb/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcdeb/clkout0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcsamp/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcsamp/clkout0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP duty_load0, operation Mode is: A*B.
DSP Report: operator duty_load0 is absorbed into DSP duty_load0.
DSP Report: Generating DSP amped4, operation Mode is: A*B.
DSP Report: operator amped4 is absorbed into DSP amped4.
DSP Report: Generating DSP amped1, operation Mode is: ((C:0x3ff) or 0)+A*B.
DSP Report: operator amped2 is absorbed into DSP amped1.
DSP Report: operator amped4 is absorbed into DSP amped1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/arb.v:85]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sidxb/FPGA/ee2020/ee2020.srcs/sources_1/new/arb.v:88]
DSP Report: Generating DSP phase_accA2, operation Mode is: (A:0x1a36e3)*B.
DSP Report: operator phase_accA2 is absorbed into DSP phase_accA2.
DSP Report: operator phase_accA2 is absorbed into DSP phase_accA2.
DSP Report: Generating DSP phase_accA2, operation Mode is: (PCIN>>17)+(A:0x1a36e3)*B.
DSP Report: operator phase_accA2 is absorbed into DSP phase_accA2.
DSP Report: operator phase_accA2 is absorbed into DSP phase_accA2.
DSP Report: Generating DSP phase_accA2, operation Mode is: (A:0x1a36e3)*B.
DSP Report: operator phase_accA2 is absorbed into DSP phase_accA2.
DSP Report: operator phase_accA2 is absorbed into DSP phase_accA2.
DSP Report: Generating DSP phase_accA2, operation Mode is: (PCIN>>17)+(A:0x1a36e3)*B.
DSP Report: operator phase_accA2 is absorbed into DSP phase_accA2.
DSP Report: operator phase_accA2 is absorbed into DSP phase_accA2.
DSP Report: Generating DSP phase_accB2, operation Mode is: (A:0x1a36e3)*B.
DSP Report: operator phase_accB2 is absorbed into DSP phase_accB2.
DSP Report: operator phase_accB2 is absorbed into DSP phase_accB2.
DSP Report: Generating DSP phase_accB2, operation Mode is: (PCIN>>17)+(A:0x1a36e3)*B.
DSP Report: operator phase_accB2 is absorbed into DSP phase_accB2.
DSP Report: operator phase_accB2 is absorbed into DSP phase_accB2.
DSP Report: Generating DSP phase_accB2, operation Mode is: (A:0x1a36e3)*B.
DSP Report: operator phase_accB2 is absorbed into DSP phase_accB2.
DSP Report: operator phase_accB2 is absorbed into DSP phase_accB2.
DSP Report: Generating DSP phase_accB2, operation Mode is: (PCIN>>17)+(A:0x1a36e3)*B.
DSP Report: operator phase_accB2 is absorbed into DSP phase_accB2.
DSP Report: operator phase_accB2 is absorbed into DSP phase_accB2.
INFO: [Synth 8-5545] ROM "vcdeb/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcdeb/clkout0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcsamp/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vcsamp/clkout0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP _num2, operation Mode is: A*(B:0xce4).
DSP Report: operator _num2 is absorbed into DSP _num2.
DSP Report: Generating DSP _num2, operation Mode is: A*(B:0xce4).
DSP Report: operator _num2 is absorbed into DSP _num2.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'vgaRed_reg[0]' (FD) to 'vgaRed_reg[3]'
INFO: [Synth 8-3886] merging instance 'vgaRed_reg[1]' (FD) to 'vgaRed_reg[3]'
INFO: [Synth 8-3886] merging instance 'vgaRed_reg[2]' (FD) to 'vgaRed_reg[3]'
INFO: [Synth 8-3886] merging instance 'vgaGreen_reg[0]' (FD) to 'vgaGreen_reg[3]'
INFO: [Synth 8-3886] merging instance 'vgaGreen_reg[1]' (FD) to 'vgaGreen_reg[3]'
INFO: [Synth 8-3886] merging instance 'vgaGreen_reg[2]' (FD) to 'vgaGreen_reg[3]'
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[1]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[2]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[3]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[4]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[5]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[6]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[7]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[8]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[9]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[10]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[11]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[12]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[13]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[14]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[15]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[16]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[17]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[18]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[19]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[20]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[21]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[22]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[23]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[24]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[25]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[26]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clk_counter_reg[27]) is unused and will be removed from module DA2RefComp.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[16]) is unused and will be removed from module sinemod.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[15]) is unused and will be removed from module sinemod.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[14]) is unused and will be removed from module sinemod.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[13]) is unused and will be removed from module sinemod.
WARNING: [Synth 8-3332] Sequential element (clipped_reg[12]) is unused and will be removed from module sinemod.
WARNING: [Synth 8-3332] Sequential element (tickgen/Acc_reg[1]) is unused and will be removed from module async_receiver.
WARNING: [Synth 8-3332] Sequential element (tickgen/Acc_reg[0]) is unused and will be removed from module async_receiver.
WARNING: [Synth 8-3332] Sequential element (RxD_endofpacket_reg) is unused and will be removed from module async_receiver.
WARNING: [Synth 8-3332] Sequential element (writedata_reg[13]) is unused and will be removed from module arb.
WARNING: [Synth 8-3332] Sequential element (writedata_reg[12]) is unused and will be removed from module arb.
WARNING: [Synth 8-3332] Sequential element (options_reg[13]) is unused and will be removed from module arb.
WARNING: [Synth 8-3332] Sequential element (options_reg[12]) is unused and will be removed from module arb.
WARNING: [Synth 8-3332] Sequential element (options_reg[11]) is unused and will be removed from module arb.
WARNING: [Synth 8-3332] Sequential element (options_reg[10]) is unused and will be removed from module arb.
WARNING: [Synth 8-3332] Sequential element (options_reg[9]) is unused and will be removed from module arb.
WARNING: [Synth 8-3332] Sequential element (options_reg[8]) is unused and will be removed from module arb.
WARNING: [Synth 8-3332] Sequential element (options_reg[7]) is unused and will be removed from module arb.
WARNING: [Synth 8-3332] Sequential element (options_reg[6]) is unused and will be removed from module arb.
INFO: [Synth 8-3332] Sequential element (has_s_phase.s_phase_tlast_checks.event_s_phase_tlast_missing_reg) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (has_s_phase.s_phase_tlast_checks.event_s_phase_tlast_unexpected_reg) is unused and will be removed from module dds_compiler_v6_0_13_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:52 . Memory (MB): peak = 715.461 ; gain = 504.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |text_mod__GB0 |           1|       759|
|2     |text_mod__GB1 |           1|       339|
|3     |triangle      |           2|      7408|
|4     |myDAC__GCB0   |           1|      4250|
|5     |myDAC__GCB1   |           1|      2879|
|6     |myDAC__GCB2   |           1|      4150|
|7     |myDAC__GCB3   |           1|      2896|
|8     |myDAC__GCB4   |           1|      7281|
|9     |myDAC__GCB5   |           1|     19029|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:41 ; elapsed = 00:03:09 . Memory (MB): peak = 864.750 ; gain = 653.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:26 . Memory (MB): peak = 922.688 ; gain = 711.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |text_mod__GB0             |           1|       759|
|2     |text_mod__GB1             |           1|       339|
|3     |triangle                  |           2|      6392|
|4     |myDAC__GCB0               |           1|      4187|
|5     |myDAC__GCB3               |           1|      2896|
|6     |var_clock__parameterized1 |           1|       147|
|7     |myDAC_GT0                 |           1|     33095|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[10]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[9]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[8]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[7]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[6]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[5]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[4]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[3]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[2]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[1]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[10]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[9]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[8]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[7]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[6]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[5]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[4]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[3]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[2]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[1]) is unused and will be removed from module dds_compiler_v6_0_13_viv.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[10]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[9]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[8]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[7]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[6]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[5]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[4]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[3]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[2]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg[1]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[10]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[9]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[8]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[7]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[6]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[5]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Synth 8-3332] Sequential element (i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_pipe_2_a.asyn_cos_RAM_op_reg[4]) is unused and will be removed from module dds_compiler_v6_0_13_viv__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:04 ; elapsed = 00:03:53 . Memory (MB): peak = 924.027 ; gain = 713.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |myDAC_GT0     |           1|     15078|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ms/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to ms/Inst_Ps2Interface/ps2_clk_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:08 ; elapsed = 00:03:58 . Memory (MB): peak = 924.027 ; gain = 713.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:09 ; elapsed = 00:03:58 . Memory (MB): peak = 924.027 ; gain = 713.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:13 ; elapsed = 00:04:03 . Memory (MB): peak = 924.027 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:14 ; elapsed = 00:04:03 . Memory (MB): peak = 924.027 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:14 ; elapsed = 00:04:04 . Memory (MB): peak = 924.027 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:14 ; elapsed = 00:04:04 . Memory (MB): peak = 924.027 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     5|
|2     |CARRY4      |  4530|
|3     |DSP48E1     |     6|
|4     |DSP48E1_1   |    12|
|5     |DSP48E1_3   |     2|
|6     |DSP48E1_4   |     2|
|7     |DSP48E1_5   |     2|
|8     |LUT1        |  2229|
|9     |LUT2        |  9374|
|10    |LUT3        |  5753|
|11    |LUT4        |  2230|
|12    |LUT5        |  2124|
|13    |LUT6        |  3077|
|14    |MUXF7       |    61|
|15    |MUXF8       |    19|
|16    |RAMB18E1_1  |     2|
|17    |RAMB36E1    |     2|
|18    |RAMB36E1_1  |     2|
|19    |RAMB36E1_10 |     2|
|20    |RAMB36E1_11 |     2|
|21    |RAMB36E1_12 |     2|
|22    |RAMB36E1_13 |     2|
|23    |RAMB36E1_14 |     2|
|24    |RAMB36E1_15 |     2|
|25    |RAMB36E1_16 |     2|
|26    |RAMB36E1_17 |     2|
|27    |RAMB36E1_18 |     2|
|28    |RAMB36E1_19 |     2|
|29    |RAMB36E1_2  |     2|
|30    |RAMB36E1_20 |     2|
|31    |RAMB36E1_21 |     2|
|32    |RAMB36E1_3  |     2|
|33    |RAMB36E1_4  |     2|
|34    |RAMB36E1_5  |     2|
|35    |RAMB36E1_6  |     2|
|36    |RAMB36E1_7  |     2|
|37    |RAMB36E1_8  |     2|
|38    |RAMB36E1_9  |     2|
|39    |SRL16E      |     8|
|40    |FDRE        |  1262|
|41    |FDSE        |    53|
|42    |IBUF        |    15|
|43    |IOBUF       |     2|
|44    |OBUF        |    39|
|45    |OBUFT       |    11|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:14 ; elapsed = 00:04:04 . Memory (MB): peak = 924.027 ; gain = 713.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 245 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:03:49 . Memory (MB): peak = 924.027 ; gain = 551.875
Synthesis Optimization Complete : Time (s): cpu = 00:03:14 ; elapsed = 00:04:05 . Memory (MB): peak = 924.027 ; gain = 713.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
373 Infos, 287 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:04:08 . Memory (MB): peak = 924.027 ; gain = 705.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/sidxb/FPGA/ee2020/ee2020.runs/synth_1/myDAC.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 924.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 03 23:51:00 2017...
