INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sondr/Lab1/Lab1.srcs/sim_1/imports/Lab1 notepad/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
