C51 COMPILER V9.52.0.0   FSYS_SEL                                                          07/21/2016 17:38:49 PAGE 1   


C51 COMPILER V9.52.0.0, COMPILATION OF MODULE FSYS_SEL
OBJECT MODULE PLACED IN .\Output\Fsys_SEL.obj
COMPILER INVOKED BY: C:\Keil\C51\BIN\C51.EXE Code\Fsys_SEL.c OPTIMIZE(7,SPEED) BROWSE INCDIR(..\..\Include) DEFINE(FOSC_
                    -160000) DEBUG OBJECTEXTEND PRINT(.\LST\Fsys_SEL.lst) TABS(2) OBJECT(.\Output\Fsys_SEL.obj)

line level    source

   1          /*--------------------------------------------------------------------------------------------------------
             --*/
   2          /*                                                                                                        
             - */
   3          /* Copyright(c) 2016 Nuvoton Technology Corp. All rights reserved.                                        
             - */
   4          /*                                                                                                        
             - */
   5          /*--------------------------------------------------------------------------------------------------------
             --*/
   6          
   7          //********************************************************************************************************
             -***
   8          //  Nuvoton Technoledge Corp. 
   9          //  Website: http://www.nuvoton.com
  10          //  E-Mail : MicroC-8bit@nuvoton.com
  11          //  Date   : Apr/21/2016
  12          //********************************************************************************************************
             -***
  13          
  14          //********************************************************************************************************
             -***
  15          //  File Function: N76E003 System clock select demo code
  16          //********************************************************************************************************
             -***
  17          
  18          #include <stdio.h>
  19          #include "N76E003.h"
  20          #include "Define.h"
  21          #include "Common.h"
  22          #include "Delay.h"
  23          #include "SFR_Macro.h"
  24          #include "Function_define.h"
  25          
  26          
  27          //========================================================================
  28          //  The test process:
  29          //  1. Power on is run as default HIRC, show LED Fsys tickle faster
  30          //  2. toggle P3.0 to GND.
  31          //  2. call modify Fsys code to LIRC.
  32          //  3. LED tickle speed slowly than before.
  33          //========================================================================
  34          void main(void)
  35          {
  36   1      
  37   1      /* Note
  38   1        MCU power on system clock is HIRC (16 MHz)
  39   1        Please keep P3.0 HIGH before you want to modify Fsys to LIRC
  40   1      */
  41   1        
  42   1          Set_All_GPIO_Quasi_Mode;                    // In Common.h define
  43   1          set_CLOEN;                                  // Also can check P1.1 CLO pin for clock to find the Fsys change.
  44   1          set_P30;
  45   1          while (P30)                                 // when P3.0 keep high, clock out HIRC
C51 COMPILER V9.52.0.0   FSYS_SEL                                                          07/21/2016 17:38:49 PAGE 2   

  46   1          {   
  47   2              clr_GPIO1;                              // Check LED output tickle time
  48   2              Timer0_Delay1ms(200);
  49   2              set_GPIO1;
  50   2              Timer0_Delay1ms(200);
  51   2          }
  52   1        
  53   1      ////------------------------------------------------------------------------------------------------------
  54   1      ///*********************************** Change system closk source ***************************************/
  55   1      ////------------------------------------------------------------------------------------------------------
  56   1                    
  57   1      ////***** HIRC enable part *****               
  58   1      //    set_HIRCEN;                       //step1: enable HIRC clock source run
  59   1      //    while((CKSWT&SET_BIT5)==0);       //step2: check ready
  60   1      //    clr_OSC1;                         //step3: switching system clock source if needed
  61   1      //    clr_OSC0;
  62   1      //    while((CKEN&SET_BIT0)==1);        //step4: check system clock switching OK or NG
  63   1      //
  64   1      ////***** LIRC enable part*****
  65   1      ////** Since LIRC is always enable, switch to LIRC directly
  66   1          set_OSC1;                         //step3: switching system clock source if needed
  67   1          clr_OSC0;  
  68   1          while((CKEN&SET_BIT0)==1);        //step4: check system clock switching OK or NG  
  69   1          clr_HIRCEN;
  70   1         
  71   1      ////------------------------------------------------------------------------------------------------------
             ---
  72   1          
  73   1      /*
  74   1        Now Fsys = LIRC , LED tickle slowly.
  75   1      */
  76   1          while(1)
  77   1          {
  78   2              clr_GPIO1;                              // Check LED output tickle time
  79   2              Timer0_Delay1ms(20);
  80   2              set_GPIO1;
  81   2              Timer0_Delay1ms(20);
  82   2          }
  83   1      /* =================== */
  84   1      }
  85          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    144    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
