library ieee;
use ieee.std_logic_1164.all;

entity fullAdder is
	port (A, B, C : in std_logic;
			sum, cout : out std_logic);
end fullAdder;

architecture behavioural of fullAdder is
begin

	sum <= A XOR B XOR C;
	cout <= (A AND B) OR (C AND A) OR (C AND B);
	
end behavioural;
