static int\r\nnv25_gr_chan_new(struct nvkm_gr *base, struct nvkm_fifo_chan *fifoch,\r\nconst struct nvkm_oclass *oclass, struct nvkm_object **pobject)\r\n{\r\nstruct nv20_gr *gr = nv20_gr(base);\r\nstruct nv20_gr_chan *chan;\r\nint ret, i;\r\nif (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL)))\r\nreturn -ENOMEM;\r\nnvkm_object_ctor(&nv25_gr_chan, oclass, &chan->object);\r\nchan->gr = gr;\r\nchan->chid = fifoch->chid;\r\n*pobject = &chan->object;\r\nret = nvkm_memory_new(gr->base.engine.subdev.device,\r\nNVKM_MEM_TARGET_INST, 0x3724, 16, true,\r\n&chan->inst);\r\nif (ret)\r\nreturn ret;\r\nnvkm_kmap(chan->inst);\r\nnvkm_wo32(chan->inst, 0x0028, 0x00000001 | (chan->chid << 24));\r\nnvkm_wo32(chan->inst, 0x035c, 0xffff0000);\r\nnvkm_wo32(chan->inst, 0x03c0, 0x0fff0000);\r\nnvkm_wo32(chan->inst, 0x03c4, 0x0fff0000);\r\nnvkm_wo32(chan->inst, 0x049c, 0x00000101);\r\nnvkm_wo32(chan->inst, 0x04b0, 0x00000111);\r\nnvkm_wo32(chan->inst, 0x04c8, 0x00000080);\r\nnvkm_wo32(chan->inst, 0x04cc, 0xffff0000);\r\nnvkm_wo32(chan->inst, 0x04d0, 0x00000001);\r\nnvkm_wo32(chan->inst, 0x04e4, 0x44400000);\r\nnvkm_wo32(chan->inst, 0x04fc, 0x4b800000);\r\nfor (i = 0x0510; i <= 0x051c; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00030303);\r\nfor (i = 0x0530; i <= 0x053c; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00080000);\r\nfor (i = 0x0548; i <= 0x0554; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x01012000);\r\nfor (i = 0x0558; i <= 0x0564; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x000105b8);\r\nfor (i = 0x0568; i <= 0x0574; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x00080008);\r\nfor (i = 0x0598; i <= 0x05d4; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x07ff0000);\r\nnvkm_wo32(chan->inst, 0x05e0, 0x4b7fffff);\r\nnvkm_wo32(chan->inst, 0x0620, 0x00000080);\r\nnvkm_wo32(chan->inst, 0x0624, 0x30201000);\r\nnvkm_wo32(chan->inst, 0x0628, 0x70605040);\r\nnvkm_wo32(chan->inst, 0x062c, 0xb0a09080);\r\nnvkm_wo32(chan->inst, 0x0630, 0xf0e0d0c0);\r\nnvkm_wo32(chan->inst, 0x0664, 0x00000001);\r\nnvkm_wo32(chan->inst, 0x066c, 0x00004000);\r\nnvkm_wo32(chan->inst, 0x0678, 0x00000001);\r\nnvkm_wo32(chan->inst, 0x0680, 0x00040000);\r\nnvkm_wo32(chan->inst, 0x0684, 0x00010000);\r\nfor (i = 0x1b04; i <= 0x2374; i += 16) {\r\nnvkm_wo32(chan->inst, (i + 0), 0x10700ff9);\r\nnvkm_wo32(chan->inst, (i + 4), 0x0436086c);\r\nnvkm_wo32(chan->inst, (i + 8), 0x000c001b);\r\n}\r\nnvkm_wo32(chan->inst, 0x2704, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x2718, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x2744, 0x40000000);\r\nnvkm_wo32(chan->inst, 0x2748, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x274c, 0x3f000000);\r\nnvkm_wo32(chan->inst, 0x2754, 0x40000000);\r\nnvkm_wo32(chan->inst, 0x2758, 0x3f800000);\r\nnvkm_wo32(chan->inst, 0x2760, 0xbf800000);\r\nnvkm_wo32(chan->inst, 0x2768, 0xbf800000);\r\nnvkm_wo32(chan->inst, 0x308c, 0x000fe000);\r\nnvkm_wo32(chan->inst, 0x3108, 0x000003f8);\r\nnvkm_wo32(chan->inst, 0x3468, 0x002fe000);\r\nfor (i = 0x3484; i <= 0x34a0; i += 4)\r\nnvkm_wo32(chan->inst, i, 0x001c527c);\r\nnvkm_done(chan->inst);\r\nreturn 0;\r\n}\r\nint\r\nnv25_gr_new(struct nvkm_device *device, int index, struct nvkm_gr **pgr)\r\n{\r\nreturn nv20_gr_new_(&nv25_gr, device, index, pgr);\r\n}
