{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1553023079614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1553023079614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 20:17:59 2019 " "Processing started: Tue Mar 19 20:17:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1553023079614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1553023079614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off s1bcd -c s1bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off s1bcd -c s1bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1553023079627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1553023080153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david soldevila/desktop/ac2lab/bcd/tipos_ctes_pkg/retardos_bcd_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/david soldevila/desktop/ac2lab/bcd/tipos_ctes_pkg/retardos_bcd_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_bcd_pkg " "Found design unit 1: retardos_bcd_pkg" {  } { { "../../../../../../../../../tipos_ctes_pkg/retardos_bcd_pkg.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/tipos_ctes_pkg/retardos_bcd_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553023080572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1553023080572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david soldevila/desktop/ac2lab/bcd/tipos_ctes_pkg/cte_tipos_bcd_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/david soldevila/desktop/ac2lab/bcd/tipos_ctes_pkg/cte_tipos_bcd_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_bcd_pkg " "Found design unit 1: cte_tipos_bcd_pkg" {  } { { "../../../../../../../../../tipos_ctes_pkg/cte_tipos_bcd_pkg.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/tipos_ctes_pkg/cte_tipos_bcd_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553023080583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1553023080583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david soldevila/desktop/ac2lab/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes_dig_bcd_pkg/componentes_digito_bcd_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/david soldevila/desktop/ac2lab/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes_dig_bcd_pkg/componentes_digito_bcd_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_digito_bcd_pkg " "Found design unit 1: componentes_digito_bcd_pkg" {  } { { "../../componentes_dig_BCD_pkg/componentes_digito_bcd_pkg.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/componentes_dig_BCD_pkg/componentes_digito_bcd_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553023080587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1553023080587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david soldevila/desktop/ac2lab/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/suma_dos_digitos_bcd/codigo/s1bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david soldevila/desktop/ac2lab/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/suma_dos_digitos_bcd/codigo/s1bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s1bcd-compor " "Found design unit 1: s1bcd-compor" {  } { { "../CODIGO/s1bcd.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553023080590 ""} { "Info" "ISGN_ENTITY_NAME" "1 s1bcd " "Found entity 1: s1bcd" {  } { { "../CODIGO/s1bcd.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1553023080590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1553023080590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "s1bcd " "Elaborating entity \"s1bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1553023080635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/david soldevila/desktop/ac2lab/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes/sumador_binario/codigo/snbits.vhd 2 1 " "Using design file /users/david soldevila/desktop/ac2lab/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes/sumador_binario/codigo/snbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snbits-compor " "Found design unit 1: snbits-compor" {  } { { "snbits.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/COMPONENTES/sumador_binario/CODIGO/snbits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553023080690 ""} { "Info" "ISGN_ENTITY_NAME" "1 snbits " "Found entity 1: snbits" {  } { { "snbits.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/COMPONENTES/sumador_binario/CODIGO/snbits.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1553023080690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1553023080690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snbits snbits:s4bits1 " "Elaborating entity \"snbits\" for hierarchy \"snbits:s4bits1\"" {  } { { "../CODIGO/s1bcd.vhd" "s4bits1" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1553023080694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/david soldevila/desktop/ac2lab/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes/mayor9/codigo/mayor9.vhd 2 1 " "Using design file /users/david soldevila/desktop/ac2lab/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes/mayor9/codigo/mayor9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mayor9-comportamiento " "Found design unit 1: mayor9-comportamiento" {  } { { "mayor9.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/COMPONENTES/mayor9/CODIGO/mayor9.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553023080754 ""} { "Info" "ISGN_ENTITY_NAME" "1 mayor9 " "Found entity 1: mayor9" {  } { { "mayor9.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/COMPONENTES/mayor9/CODIGO/mayor9.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1553023080754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1553023080754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mayor9 mayor9:cosa " "Elaborating entity \"mayor9\" for hierarchy \"mayor9:cosa\"" {  } { { "../CODIGO/s1bcd.vhd" "cosa" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1553023080758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "senyal_inutil mayor9.vhd(33) " "Verilog HDL or VHDL warning at mayor9.vhd(33): object \"senyal_inutil\" assigned a value but never read" {  } { { "mayor9.vhd" "" { Text "C:/Users/David Soldevila/Desktop/ac2lab/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/COMPONENTES/mayor9/CODIGO/mayor9.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1553023080759 "|s1bcd|mayor9:cosa"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1553023081515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1553023081925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1553023081925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1553023082029 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1553023082029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1553023082029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1553023082029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1553023082126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 20:18:02 2019 " "Processing ended: Tue Mar 19 20:18:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1553023082126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1553023082126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1553023082126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1553023082126 ""}
