// Seed: 3015447482
module module_0 (
    output tri1  id_0,
    input  uwire id_1
);
  wire id_3;
  assign id_0 = 1 + 1;
  if (id_1) wire id_4;
endmodule
module module_1 #(
    parameter id_38 = 32'd2,
    parameter id_39 = 32'd17
) (
    input tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    input wire id_3,
    output tri1 id_4,
    input supply0 id_5,
    output wand id_6,
    input supply1 id_7,
    output tri1 id_8,
    output wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wire id_12,
    input supply0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    output wor id_16,
    output supply0 id_17,
    output supply1 id_18,
    output tri id_19,
    input supply1 id_20,
    input wor id_21,
    input tri id_22,
    output uwire id_23,
    input tri0 id_24,
    output wand id_25,
    input tri0 id_26,
    input wand id_27,
    output wire id_28
);
  assign id_18 = id_20;
  assign id_23 = 1'h0;
  reg id_30;
  id_31 :
  assert property (@(1 or posedge 1) 1)
  else;
  always begin
    id_30 <= id_31;
  end
  wire id_32;
  wire id_33;
  always id_28 = id_28++;
  wire id_34;
  always_comb id_4 = ~id_26;
  wire id_35;
  module_0(
      id_4, id_27
  );
  wire id_36;
  wire id_37;
  assign id_30 = 1;
  defparam id_38.id_39 = id_12 + id_30;
  assign id_23 = 1;
endmodule
