--Mux 2-1 con asignaci贸n condicional
library IEEE;
use IEEE.std_logic_1164.all; --Libreria estandar

-- Black box

entity Mux_2_1 is 
	port(
		I: in std_logic_vector(1 downto 0); --Entradas (2)
		S: in std_logic;
		Y: out std_logic
		);
	end Mux_2_1;
	
-- Descripci贸n del circuito 
architecture simple of Mux_2_1 is 
	begin 
		Y <= I(0) when (S='0') else I(1); --Asignacion condicional
	end simple;

-- variable <= asignaci贸n_ 1 when condicion else asignaci贸n_2;
