/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [3:0] _04_;
  reg [4:0] _05_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire [23:0] celloutsig_0_40z;
  wire [9:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [29:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_15z;
  wire [42:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = celloutsig_0_0z[0] ? celloutsig_0_0z[1] : celloutsig_0_0z[9];
  assign celloutsig_0_47z = ~(celloutsig_0_45z[1] & celloutsig_0_34z[2]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z[9] & in_data[18]);
  assign celloutsig_0_14z = ~(celloutsig_0_7z & celloutsig_0_0z[8]);
  assign celloutsig_0_16z = ~(_00_ & celloutsig_0_9z);
  assign celloutsig_0_29z = ~(celloutsig_0_23z & celloutsig_0_27z);
  assign celloutsig_0_39z = ~((celloutsig_0_16z | _01_) & (celloutsig_0_28z[4] | celloutsig_0_36z));
  assign celloutsig_1_8z = ~((celloutsig_1_4z | celloutsig_1_4z) & (celloutsig_1_4z | celloutsig_1_1z));
  assign celloutsig_0_30z = ~((celloutsig_0_1z | celloutsig_0_22z) & (celloutsig_0_17z[7] | in_data[32]));
  assign celloutsig_0_20z = _02_ | ~(celloutsig_0_11z[8]);
  assign celloutsig_0_21z = celloutsig_0_13z | ~(celloutsig_0_8z[2]);
  reg [11:0] _17_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 12'h000;
    else _17_ <= in_data[36:25];
  assign { _03_[11:2], _00_, _03_[0] } = _17_;
  reg [3:0] _18_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_17z[9:7], celloutsig_0_10z };
  assign { _04_[3:2], _02_, _01_ } = _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 5'h00;
    else _05_ <= in_data[90:86];
  assign celloutsig_1_7z = in_data[164:162] & { in_data[132:131], celloutsig_1_4z };
  assign celloutsig_0_28z = { celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_20z } & { celloutsig_0_3z[7:2], celloutsig_0_12z };
  assign celloutsig_0_40z = { celloutsig_0_0z[8:3], celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_15z } / { 1'h1, celloutsig_0_17z[11:2], celloutsig_0_29z, celloutsig_0_37z, celloutsig_0_35z, celloutsig_0_9z, celloutsig_0_39z, celloutsig_0_9z };
  assign celloutsig_0_8z = celloutsig_0_3z[7:5] / { 1'h1, celloutsig_0_3z[0], celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_3z[10:9], celloutsig_0_1z } > { celloutsig_0_8z[2], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_19z = { in_data[123], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } <= { celloutsig_1_15z[6:4], celloutsig_1_6z };
  assign celloutsig_0_36z = { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_10z } < _03_[6:3];
  assign celloutsig_0_4z = { celloutsig_0_0z[7:1], celloutsig_0_1z } < { celloutsig_0_3z[7:1], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[159:149] < in_data[187:177];
  assign celloutsig_1_4z = { celloutsig_1_3z[3], 1'h0, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } < { in_data[160:158], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z[4:3], 1'h0, celloutsig_1_3z[1], celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_3z[4:3], 1'h0, celloutsig_1_3z[1], celloutsig_1_3z[1] } < { celloutsig_1_3z[4:3], 1'h0, celloutsig_1_1z, celloutsig_1_3z[4:3], 1'h0, celloutsig_1_3z[1], celloutsig_1_3z[1], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_3z[1], celloutsig_0_1z, _03_[11:2], _00_, _03_[0], celloutsig_0_1z } < { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_22z = { _03_[11:2], _00_, _03_[0], celloutsig_0_20z } < { celloutsig_0_17z[12:1], celloutsig_0_20z };
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_0_3z = { celloutsig_0_0z[6], celloutsig_0_0z } % { 1'h1, celloutsig_0_0z[9:1], in_data[0] };
  assign celloutsig_0_34z = celloutsig_0_17z[5:0] * { celloutsig_0_0z[5:1], celloutsig_0_29z };
  assign celloutsig_0_35z = { _05_[2:0], celloutsig_0_9z, celloutsig_0_23z } * { _03_[3:2], _00_, _03_[0], celloutsig_0_4z };
  assign celloutsig_0_46z = celloutsig_0_35z[3:1] * { celloutsig_0_40z[10], celloutsig_0_30z, celloutsig_0_9z };
  assign celloutsig_0_0z = ~ in_data[19:10];
  assign celloutsig_0_27z = & { celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_17z[0], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_7z & celloutsig_0_0z[2];
  assign celloutsig_0_13z = celloutsig_0_4z & _03_[5];
  assign celloutsig_0_15z = celloutsig_0_7z & celloutsig_0_13z;
  assign celloutsig_1_1z = ~^ { in_data[133:129], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_3z[4:3], 1'h0, celloutsig_1_3z[1], celloutsig_1_3z[1], celloutsig_1_3z[4:3], 1'h0, celloutsig_1_3z[1], celloutsig_1_3z[1] };
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_8z[0], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_11z = { in_data[161:139], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z[4:3], 1'h0, celloutsig_1_3z[1], celloutsig_1_3z[1] } >> { in_data[141:123], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z[4:3], 1'h0, celloutsig_1_3z[1], celloutsig_1_3z[1] };
  assign celloutsig_0_11z = { in_data[73:66], celloutsig_0_10z } >> in_data[66:58];
  assign celloutsig_0_45z = { celloutsig_0_42z[6:4], celloutsig_0_14z, celloutsig_0_9z } << celloutsig_0_28z[6:2];
  assign celloutsig_0_17z = in_data[45:33] <<< { celloutsig_0_0z[9:2], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_1_15z = { celloutsig_1_9z[7:3], celloutsig_1_7z[1], celloutsig_1_9z[1:0], celloutsig_1_1z } ~^ { in_data[179:172], celloutsig_1_6z };
  assign celloutsig_0_37z = { _04_[3], celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_10z } ^ _03_[9:6];
  assign celloutsig_0_42z = { celloutsig_0_40z[13:7], celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_4z } ^ { celloutsig_0_8z[2:1], celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_39z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_14z };
  assign { celloutsig_1_3z[1], celloutsig_1_3z[4:3] } = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign { celloutsig_1_9z[6:5], celloutsig_1_9z[7], celloutsig_1_9z[1:0], celloutsig_1_9z[4:3], celloutsig_1_9z[9:8] } = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z[1], celloutsig_1_3z[1], celloutsig_1_3z[4:3], in_data[98:97] } ^ { celloutsig_1_7z[0], celloutsig_1_5z, celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z[2], celloutsig_1_5z, celloutsig_1_7z[2] };
  assign { out_data[148:128], celloutsig_1_18z[8:0], out_data[153:151], out_data[154], out_data[155], celloutsig_1_18z[42], out_data[149], out_data[150], out_data[157], celloutsig_1_18z[41], out_data[159] } = ~ { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z[1], celloutsig_1_3z[4:3] };
  assign _03_[1] = _00_;
  assign _04_[1:0] = { _02_, _01_ };
  assign celloutsig_1_18z[40:9] = { out_data[159], 1'h1, out_data[157], out_data[157], out_data[155:128] };
  assign { celloutsig_1_3z[2], celloutsig_1_3z[0] } = { 1'h0, celloutsig_1_3z[1] };
  assign celloutsig_1_9z[2] = celloutsig_1_7z[1];
  assign { out_data[158], out_data[156], out_data[96], out_data[34:32], out_data[0] } = { 1'h1, out_data[157], celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
