{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:48:36 2016 " "Info: Processing started: Tue Nov 01 20:48:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[0\] " "Warning: Node \"matrix:U8\|col_out_m\[0\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[1\] " "Warning: Node \"matrix:U8\|col_out_m\[1\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[2\] " "Warning: Node \"matrix:U8\|col_out_m\[2\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[5\] " "Warning: Node \"matrix:U8\|col_out_m\[5\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[6\] " "Warning: Node \"matrix:U8\|col_out_m\[6\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[7\] " "Warning: Node \"matrix:U8\|col_out_m\[7\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[2\] " "Warning: Node \"matrix:U8\|row_out_m\[2\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[3\] " "Warning: Node \"matrix:U8\|row_out_m\[3\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[4\] " "Warning: Node \"matrix:U8\|row_out_m\[4\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[5\] " "Warning: Node \"matrix:U8\|row_out_m\[5\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "get_select:U10\|show_out_g " "Info: Detected ripple clock \"get_select:U10\|show_out_g\" as buffer" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "get_select:U10\|show_out_g" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_division2:U4\|clk_out_f " "Info: Detected ripple clock \"frequency_division2:U4\|clk_out_f\" as buffer" {  } { { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_division2:U4\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U1\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U1\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division.vhd" 11 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_division:U1\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk_in register get_select:U10\|b_select_out_g\[1\] register matrix:U8\|row_out_m\[3\] 6.058 ns " "Info: Slack time is 6.058 ns for clock \"clk_in\" between source register \"get_select:U10\|b_select_out_g\[1\]\" and destination register \"matrix:U8\|row_out_m\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "126.84 MHz 7.884 ns " "Info: Fmax is 126.84 MHz (period= 7.884 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "14.154 ns + Largest register register " "Info: + Largest register to register requirement is 14.154 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.006 ns + Largest " "Info: + Largest clock skew is 6.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 14.142 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 14.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N4 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns get_select:U10\|show_out_g 3 REG LC_X10_Y4_N6 16 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X10_Y4_N6; Fanout = 16; REG Node = 'get_select:U10\|show_out_g'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.430 ns) + CELL(0.200 ns) 14.142 ns matrix:U8\|row_out_m\[3\] 4 REG LC_X1_Y9_N4 1 " "Info: 4: + IC(5.430 ns) + CELL(0.200 ns) = 14.142 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'matrix:U8\|row_out_m\[3\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.630 ns" { get_select:U10|show_out_g matrix:U8|row_out_m[3] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.951 ns ( 27.94 % ) " "Info: Total cell delay = 3.951 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.191 ns ( 72.06 % ) " "Info: Total interconnect delay = 10.191 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.142 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.142 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 5.430ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.136 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N4 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns get_select:U10\|b_select_out_g\[1\] 3 REG LC_X8_Y4_N5 9 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X8_Y4_N5; Fanout = 9; REG Node = 'get_select:U10\|b_select_out_g\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|b_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.142 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.142 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 5.430ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|b_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.476 ns - " "Info: - Micro setup delay of destination is 1.476 ns" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.142 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.142 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 5.430ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|b_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.096 ns - Longest register register " "Info: - Longest register to register delay is 8.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns get_select:U10\|b_select_out_g\[1\] 1 REG LC_X8_Y4_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N5; Fanout = 9; REG Node = 'get_select:U10\|b_select_out_g\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.511 ns) 1.520 ns matrix:U8\|Equal2~0 2 COMB LC_X8_Y4_N9 7 " "Info: 2: + IC(1.009 ns) + CELL(0.511 ns) = 1.520 ns; Loc. = LC_X8_Y4_N9; Fanout = 7; COMB Node = 'matrix:U8\|Equal2~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { get_select:U10|b_select_out_g[1] matrix:U8|Equal2~0 } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.723 ns) + CELL(0.740 ns) 5.983 ns matrix:U8\|Mux8~0 3 COMB LC_X1_Y9_N2 1 " "Info: 3: + IC(3.723 ns) + CELL(0.740 ns) = 5.983 ns; Loc. = LC_X1_Y9_N2; Fanout = 1; COMB Node = 'matrix:U8\|Mux8~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.463 ns" { matrix:U8|Equal2~0 matrix:U8|Mux8~0 } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.914 ns) 8.096 ns matrix:U8\|row_out_m\[3\] 4 REG LC_X1_Y9_N4 1 " "Info: 4: + IC(1.199 ns) + CELL(0.914 ns) = 8.096 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'matrix:U8\|row_out_m\[3\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { matrix:U8|Mux8~0 matrix:U8|row_out_m[3] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.165 ns ( 26.74 % ) " "Info: Total cell delay = 2.165 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.931 ns ( 73.26 % ) " "Info: Total interconnect delay = 5.931 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.096 ns" { get_select:U10|b_select_out_g[1] matrix:U8|Equal2~0 matrix:U8|Mux8~0 matrix:U8|row_out_m[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.096 ns" { get_select:U10|b_select_out_g[1] {} matrix:U8|Equal2~0 {} matrix:U8|Mux8~0 {} matrix:U8|row_out_m[3] {} } { 0.000ns 1.009ns 3.723ns 1.199ns } { 0.000ns 0.511ns 0.740ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.142 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.142 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 5.430ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|b_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|b_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.096 ns" { get_select:U10|b_select_out_g[1] matrix:U8|Equal2~0 matrix:U8|Mux8~0 matrix:U8|row_out_m[3] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.096 ns" { get_select:U10|b_select_out_g[1] {} matrix:U8|Equal2~0 {} matrix:U8|Mux8~0 {} matrix:U8|row_out_m[3] {} } { 0.000ns 1.009ns 3.723ns 1.199ns } { 0.000ns 0.511ns 0.740ns 0.914ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk_in register get_select:U10\|a_select_out_g\[0\] register judge:U6\|b_score_tmp\[1\] -330 ps " "Info: Minimum slack time is -330 ps for clock \"clk_in\" between source register \"get_select:U10\|a_select_out_g\[0\]\" and destination register \"judge:U6\|b_score_tmp\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.262 ns + Shortest register register " "Info: + Shortest register to register delay is 5.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns get_select:U10\|a_select_out_g\[0\] 1 REG LC_X10_Y4_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N3; Fanout = 8; REG Node = 'get_select:U10\|a_select_out_g\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(0.200 ns) 2.916 ns judge:U6\|b_score_tmp\[1\]~0 2 COMB LC_X8_Y6_N0 1 " "Info: 2: + IC(2.716 ns) + CELL(0.200 ns) = 2.916 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'judge:U6\|b_score_tmp\[1\]~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { get_select:U10|a_select_out_g[0] judge:U6|b_score_tmp[1]~0 } "NODE_NAME" } } { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.591 ns) 5.262 ns judge:U6\|b_score_tmp\[1\] 3 REG LC_X9_Y5_N4 3 " "Info: 3: + IC(1.755 ns) + CELL(0.591 ns) = 5.262 ns; Loc. = LC_X9_Y5_N4; Fanout = 3; REG Node = 'judge:U6\|b_score_tmp\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { judge:U6|b_score_tmp[1]~0 judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 15.03 % ) " "Info: Total cell delay = 0.791 ns ( 15.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.471 ns ( 84.97 % ) " "Info: Total interconnect delay = 4.471 ns ( 84.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { get_select:U10|a_select_out_g[0] judge:U6|b_score_tmp[1]~0 judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { get_select:U10|a_select_out_g[0] {} judge:U6|b_score_tmp[1]~0 {} judge:U6|b_score_tmp[1] {} } { 0.000ns 2.716ns 1.755ns } { 0.000ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.592 ns - Smallest register register " "Info: - Smallest register to register requirement is 5.592 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.747 ns + Smallest " "Info: + Smallest clock skew is 5.747 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 13.883 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 13.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N4 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns get_select:U10\|show_out_g 3 REG LC_X10_Y4_N6 16 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X10_Y4_N6; Fanout = 16; REG Node = 'get_select:U10\|show_out_g'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.453 ns) + CELL(0.918 ns) 13.883 ns judge:U6\|b_score_tmp\[1\] 4 REG LC_X9_Y5_N4 3 " "Info: 4: + IC(4.453 ns) + CELL(0.918 ns) = 13.883 ns; Loc. = LC_X9_Y5_N4; Fanout = 3; REG Node = 'judge:U6\|b_score_tmp\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 33.63 % ) " "Info: Total cell delay = 4.669 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.214 ns ( 66.37 % ) " "Info: Total interconnect delay = 9.214 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.883 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.883 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.453ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.136 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N4 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns get_select:U10\|a_select_out_g\[0\] 3 REG LC_X10_Y4_N3 8 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X10_Y4_N3; Fanout = 8; REG Node = 'get_select:U10\|a_select_out_g\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.883 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.883 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.453ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.883 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.883 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.453ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { get_select:U10|a_select_out_g[0] judge:U6|b_score_tmp[1]~0 judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { get_select:U10|a_select_out_g[0] {} judge:U6|b_score_tmp[1]~0 {} judge:U6|b_score_tmp[1] {} } { 0.000ns 2.716ns 1.755ns } { 0.000ns 0.200ns 0.591ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.883 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.883 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.453ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "clk_in 3 " "Warning: Can't achieve minimum setup and hold requirement clk_in along 3 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "translate:U2\|b_select_out_t\[0\] row_in\[0\] clk_in 6.083 ns register " "Info: tsu for register \"translate:U2\|b_select_out_t\[0\]\" (data pin = \"row_in\[0\]\", clock pin = \"clk_in\") is 6.083 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.886 ns + Longest pin register " "Info: + Longest pin to register delay is 13.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[0\] 1 PIN PIN_111 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_111; Fanout = 9; PIN Node = 'row_in\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_in[0] } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.818 ns) + CELL(0.511 ns) 7.461 ns translate:U2\|Mux18~0 2 COMB LC_X10_Y8_N1 5 " "Info: 2: + IC(5.818 ns) + CELL(0.511 ns) = 7.461 ns; Loc. = LC_X10_Y8_N1; Fanout = 5; COMB Node = 'translate:U2\|Mux18~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { row_in[0] translate:U2|Mux18~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.309 ns) + CELL(0.914 ns) 10.684 ns translate:U2\|Mux8~0 3 COMB LC_X12_Y8_N5 1 " "Info: 3: + IC(2.309 ns) + CELL(0.914 ns) = 10.684 ns; Loc. = LC_X12_Y8_N5; Fanout = 1; COMB Node = 'translate:U2\|Mux8~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { translate:U2|Mux18~0 translate:U2|Mux8~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.511 ns) 11.981 ns translate:U2\|Mux32~0 4 COMB LC_X12_Y8_N8 1 " "Info: 4: + IC(0.786 ns) + CELL(0.511 ns) = 11.981 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'translate:U2\|Mux32~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { translate:U2|Mux8~0 translate:U2|Mux32~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(1.183 ns) 13.886 ns translate:U2\|b_select_out_t\[0\] 5 REG LC_X12_Y8_N2 6 " "Info: 5: + IC(0.722 ns) + CELL(1.183 ns) = 13.886 ns; Loc. = LC_X12_Y8_N2; Fanout = 6; REG Node = 'translate:U2\|b_select_out_t\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { translate:U2|Mux32~0 translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.251 ns ( 30.61 % ) " "Info: Total cell delay = 4.251 ns ( 30.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.635 ns ( 69.39 % ) " "Info: Total interconnect delay = 9.635 ns ( 69.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.886 ns" { row_in[0] translate:U2|Mux18~0 translate:U2|Mux8~0 translate:U2|Mux32~0 translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.886 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|Mux18~0 {} translate:U2|Mux8~0 {} translate:U2|Mux32~0 {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 5.818ns 2.309ns 0.786ns 0.722ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.511ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.136 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N4 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns translate:U2\|b_select_out_t\[0\] 3 REG LC_X12_Y8_N2 6 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X12_Y8_N2; Fanout = 6; REG Node = 'translate:U2\|b_select_out_t\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.886 ns" { row_in[0] translate:U2|Mux18~0 translate:U2|Mux8~0 translate:U2|Mux32~0 translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.886 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|Mux18~0 {} translate:U2|Mux8~0 {} translate:U2|Mux32~0 {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 5.818ns 2.309ns 0.786ns 0.722ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.511ns 1.183ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in col_m\[7\] matrix:U8\|col_out_m\[7\] 20.152 ns register " "Info: tco from clock \"clk_in\" to destination pin \"col_m\[7\]\" through register \"matrix:U8\|col_out_m\[7\]\" is 20.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 14.074 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 14.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N4 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns get_select:U10\|show_out_g 3 REG LC_X10_Y4_N6 16 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X10_Y4_N6; Fanout = 16; REG Node = 'get_select:U10\|show_out_g'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.362 ns) + CELL(0.200 ns) 14.074 ns matrix:U8\|col_out_m\[7\] 4 REG LC_X10_Y4_N5 1 " "Info: 4: + IC(5.362 ns) + CELL(0.200 ns) = 14.074 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[7\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.562 ns" { get_select:U10|show_out_g matrix:U8|col_out_m[7] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.951 ns ( 28.07 % ) " "Info: Total cell delay = 3.951 ns ( 28.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.123 ns ( 71.93 % ) " "Info: Total interconnect delay = 10.123 ns ( 71.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.074 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[7] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.074 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[7] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 5.362ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.078 ns + Longest register pin " "Info: + Longest register to pin delay is 6.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns matrix:U8\|col_out_m\[7\] 1 REG LC_X10_Y4_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[7\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { matrix:U8|col_out_m[7] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.756 ns) + CELL(2.322 ns) 6.078 ns col_m\[7\] 2 PIN PIN_22 0 " "Info: 2: + IC(3.756 ns) + CELL(2.322 ns) = 6.078 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'col_m\[7\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.078 ns" { matrix:U8|col_out_m[7] col_m[7] } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 38.20 % ) " "Info: Total cell delay = 2.322 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.756 ns ( 61.80 % ) " "Info: Total interconnect delay = 3.756 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.078 ns" { matrix:U8|col_out_m[7] col_m[7] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.078 ns" { matrix:U8|col_out_m[7] {} col_m[7] {} } { 0.000ns 3.756ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.074 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[7] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.074 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[7] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 5.362ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.200ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.078 ns" { matrix:U8|col_out_m[7] col_m[7] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.078 ns" { matrix:U8|col_out_m[7] {} col_m[7] {} } { 0.000ns 3.756ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "translate:U2\|a_select_out_t\[0\] row_in\[0\] clk_in 1.895 ns register " "Info: th for register \"translate:U2\|a_select_out_t\[0\]\" (data pin = \"row_in\[0\]\", clock pin = \"clk_in\") is 1.895 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.136 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N4 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns translate:U2\|a_select_out_t\[0\] 3 REG LC_X13_Y10_N9 6 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X13_Y10_N9; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.462 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[0\] 1 PIN PIN_111 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_111; Fanout = 9; PIN Node = 'row_in\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_in[0] } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.526 ns) + CELL(0.804 ns) 6.462 ns translate:U2\|a_select_out_t\[0\] 2 REG LC_X13_Y10_N9 6 " "Info: 2: + IC(4.526 ns) + CELL(0.804 ns) = 6.462 ns; Loc. = LC_X13_Y10_N9; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.330 ns" { row_in[0] translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 29.96 % ) " "Info: Total cell delay = 1.936 ns ( 29.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.526 ns ( 70.04 % ) " "Info: Total interconnect delay = 4.526 ns ( 70.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { row_in[0] translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 4.526ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { row_in[0] translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 4.526ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:48:36 2016 " "Info: Processing ended: Tue Nov 01 20:48:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
