\doxysection{Topics}
Here is a list of all topics with brief descriptions\+:\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (NVIC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (SCB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Controls not in SCB (SCn\+SCB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (ITM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (DWT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{ITM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Board Control}{\pageref{group__board__control}}{}
\item \contentsline{section}{Board Init}{\pageref{group__board__init}}{}
\item \contentsline{section}{COMMON -\/ Common Utilities}{\pageref{group__common}}{}
\item \contentsline{section}{Assert}{\pageref{group__assert}}{}
\item \contentsline{section}{Systemcalls}{\pageref{group__systemcalls}}{}
\item \contentsline{section}{Linker}{\pageref{group__linker}}{}
\item \contentsline{section}{Parts}{\pageref{group___parts}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EFM32\+GG990\+F1024}{\pageref{group___e_f_m32_g_g990_f1024}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EFM32\+GG990\+F1024 Core}{\pageref{group___e_f_m32_g_g990_f1024___core}}{}
\item \contentsline{section}{EFM32\+GG990\+F1024 Part}{\pageref{group___e_f_m32_g_g990_f1024___part}}{}
\item \contentsline{section}{EFM32\+GG990\+F1024 Peripheral Type\+Defs}{\pageref{group___e_f_m32_g_g990_f1024___peripheral___type_defs}}{}
\item \contentsline{section}{EFM32\+GG990\+F1024 Peripheral Memory Map}{\pageref{group___e_f_m32_g_g990_f1024___peripheral___base}}{}
\item \contentsline{section}{EFM32\+GG990\+F1024 Peripheral Declarations}{\pageref{group___e_f_m32_g_g990_f1024___peripheral___declaration}}{}
\item \contentsline{section}{EFM32\+GG990\+F1024 Bit Fields}{\pageref{group___e_f_m32_g_g990_f1024___bit_fields}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EFM32\+GG990\+F1024 Unlock Codes}{\pageref{group___e_f_m32_g_g990_f1024___u_n_l_o_c_k}}{}
\end{DoxyCompactList}
\item \contentsline{section}{EFM32\+GG990\+F1024 Alternate Function}{\pageref{group___e_f_m32_g_g990_f1024___alternate___function}}{}
\end{DoxyCompactList}
\item \contentsline{section}{EFM32\+GG\+\_\+\+ACMP}{\pageref{group___e_f_m32_g_g___a_c_m_p}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+ACMP\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___a_c_m_p___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+ADC}{\pageref{group___e_f_m32_g_g___a_d_c}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+ADC\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___a_d_c___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+AES}{\pageref{group___e_f_m32_g_g___a_e_s}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+AES\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___a_e_s___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+AF\+\_\+\+Pins}{\pageref{group___e_f_m32_g_g___a_f___pins}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+AF\+\_\+\+Ports}{\pageref{group___e_f_m32_g_g___a_f___ports}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+BURTC}{\pageref{group___e_f_m32_g_g___b_u_r_t_c}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+BURTC\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___b_u_r_t_c___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+CALIBRATE}{\pageref{group___e_f_m32_g_g___c_a_l_i_b_r_a_t_e}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+CMU}{\pageref{group___e_f_m32_g_g___c_m_u}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+CMU\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___c_m_u___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+DAC}{\pageref{group___e_f_m32_g_g___d_a_c}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+DAC\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___d_a_c___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+DEVINFO}{\pageref{group___e_f_m32_g_g___d_e_v_i_n_f_o}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+DEVINFO\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___d_e_v_i_n_f_o___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+DMA}{\pageref{group___e_f_m32_g_g___d_m_a}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+DMA\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___d_m_a___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+DMA\+\_\+\+DESCRIPTOR}{\pageref{group___e_f_m32_g_g___d_m_a___d_e_s_c_r_i_p_t_o_r}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+DMACTRL\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___d_m_a_c_t_r_l___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+DMAREQ\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+EBI}{\pageref{group___e_f_m32_g_g___e_b_i}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+EBI\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___e_b_i___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+EMU}{\pageref{group___e_f_m32_g_g___e_m_u}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+EMU\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___e_m_u___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+ETM}{\pageref{group___e_f_m32_g_g___e_t_m}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+ETM\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___e_t_m___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+GPIO}{\pageref{group___e_f_m32_g_g___g_p_i_o}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+GPIO\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___g_p_i_o___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+I2C}{\pageref{group___e_f_m32_g_g___i2_c}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+I2\+C\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___i2_c___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+LCD}{\pageref{group___e_f_m32_g_g___l_c_d}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+LCD\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___l_c_d___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+LESENSE}{\pageref{group___e_f_m32_g_g___l_e_s_e_n_s_e}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+LESENSE\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___l_e_s_e_n_s_e___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+LETIMER}{\pageref{group___e_f_m32_g_g___l_e_t_i_m_e_r}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+LETIMER\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___l_e_t_i_m_e_r___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+LEUART}{\pageref{group___e_f_m32_g_g___l_e_u_a_r_t}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+LEUART\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___l_e_u_a_r_t___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+MSC}{\pageref{group___e_f_m32_g_g___m_s_c}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+MSC\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___m_s_c___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+PCNT}{\pageref{group___e_f_m32_g_g___p_c_n_t}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+PCNT\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___p_c_n_t___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+PRS}{\pageref{group___e_f_m32_g_g___p_r_s}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+PRS\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___p_r_s___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+RMU}{\pageref{group___e_f_m32_g_g___r_m_u}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+RMU\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___r_m_u___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+ROMTABLE}{\pageref{group___e_f_m32_g_g___r_o_m_t_a_b_l_e}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+ROMTABLE\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___r_o_m_t_a_b_l_e___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+RTC}{\pageref{group___e_f_m32_g_g___r_t_c}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+RTC\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___r_t_c___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+TIMER}{\pageref{group___e_f_m32_g_g___t_i_m_e_r}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+TIMER\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___t_i_m_e_r___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+UART\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___u_a_r_t___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+USART}{\pageref{group___e_f_m32_g_g___u_s_a_r_t}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+USART\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___u_s_a_r_t___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+USB}{\pageref{group___e_f_m32_g_g___u_s_b}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+USB\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___u_s_b___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+VCMP}{\pageref{group___e_f_m32_g_g___v_c_m_p}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+VCMP\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___v_c_m_p___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+WDOG}{\pageref{group___e_f_m32_g_g___w_d_o_g}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+WDOG\+\_\+\+Bit\+Fields}{\pageref{group___e_f_m32_g_g___w_d_o_g___bit_fields}}{}
\item \contentsline{section}{EFM32\+GG\+\_\+\+PRS\+\_\+\+Signals}{\pageref{group___e_f_m32_g_g___p_r_s___signals}}{}
\item \contentsline{section}{EFM32\+GG}{\pageref{group___e_f_m32_g_g}}{}
\end{DoxyCompactList}
\item \contentsline{section}{BUS -\/ Bitfield Read/\+Write}{\pageref{group__bus}}{}
\item \contentsline{section}{CHIP -\/ Chip Errata Workarounds}{\pageref{group__chip}}{}
\item \contentsline{section}{CORE -\/ Core Interrupt}{\pageref{group__core}}{}
\item \contentsline{section}{RAMFUNC -\/ RAM Function Support}{\pageref{group__ramfunc}}{}
\item \contentsline{section}{SYSTEM -\/ System Utils}{\pageref{group__system}}{}
\item \contentsline{section}{VERSION -\/ Version Defines}{\pageref{group__version}}{}
\item \contentsline{section}{Device Initialization}{\pageref{group__device__init}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Clock Initialization}{\pageref{group__device__init__clocks}}{}
\item \contentsline{section}{EMU Initialization}{\pageref{group__device__init__emu}}{}
\item \contentsline{section}{HFXO Initialization}{\pageref{group__device__init__hfxo}}{}
\item \contentsline{section}{LFXO Initialization}{\pageref{group__device__init__lfxo}}{}
\item \contentsline{section}{NVIC Initialization}{\pageref{group__device__init__nvic}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Kitdrv}{\pageref{group__kitdrv}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Segment\+Lcd}{\pageref{group___segment_lcd}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
