// Seed: 303609361
module module_0 (
    output supply0 id_0,
    output tri0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    input wor id_6,
    output wor id_7,
    inout tri0 id_8,
    output wire id_9,
    output wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wor id_15
);
  assign id_7  = id_8 > ~id_14;
  assign id_10 = id_0 == id_11;
  assign id_15 = id_11;
  assign id_7  = id_6;
  module_0(
      id_15, id_10
  );
endmodule
