<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Mon Mar 20 17:28:39 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   70.552MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i20  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i2

   Delay:              13.900ns  (31.9% logic, 68.1% route), 14 logic levels.

 Constraint Details:

     13.900ns physical path delay SPI_I/SLICE_29 to SLICE_380 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.142ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18D.CLK to      R7C18D.Q0 SPI_I/SLICE_29 (from clkout_c)
ROUTE         4     2.838      R7C18D.Q0 to      R6C18A.B1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     0.889      R6C18A.B1 to     R6C18A.FCO SPI_I/SLICE_86
ROUTE         1     0.000     R6C18A.FCO to     R6C18B.FCI SPI_I/n16798
FCITOFCO_D  ---     0.162     R6C18B.FCI to     R6C18B.FCO SPI_I/SLICE_85
ROUTE         1     0.000     R6C18B.FCO to     R6C18C.FCI SPI_I/n16799
FCITOFCO_D  ---     0.162     R6C18C.FCI to     R6C18C.FCO SPI_I/SLICE_84
ROUTE         1     0.000     R6C18C.FCO to     R6C18D.FCI SPI_I/n16800
FCITOFCO_D  ---     0.162     R6C18D.FCI to     R6C18D.FCO SPI_I/SLICE_82
ROUTE         1     0.000     R6C18D.FCO to     R6C19A.FCI SPI_I/n16801
FCITOFCO_D  ---     0.162     R6C19A.FCI to     R6C19A.FCO SPI_I/SLICE_81
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI SPI_I/n16802
FCITOFCO_D  ---     0.162     R6C19B.FCI to     R6C19B.FCO SPI_I/SLICE_79
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI SPI_I/n16803
FCITOFCO_D  ---     0.162     R6C19C.FCI to     R6C19C.FCO SPI_I/SLICE_78
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI SPI_I/n16804
FCITOFCO_D  ---     0.162     R6C19D.FCI to     R6C19D.FCO SPI_I/SLICE_77
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI SPI_I/n16805
FCITOFCO_D  ---     0.162     R6C20A.FCI to     R6C20A.FCO SPI_I/SLICE_76
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI SPI_I/n16806
FCITOFCO_D  ---     0.162     R6C20B.FCI to     R6C20B.FCO SPI_I/SLICE_75
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI SPI_I/n16807
FCITOF1_DE  ---     0.643     R6C20C.FCI to      R6C20C.F1 SPI_I/SLICE_74
ROUTE         1     2.034      R6C20C.F1 to      R7C23D.B0 SPI_I/n2995
CTOF_DEL    ---     0.495      R7C23D.B0 to      R7C23D.F0 SPI_I/SLICE_995
ROUTE         2     0.753      R7C23D.F0 to      R7C22C.C0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495      R7C22C.C0 to      R7C22C.F0 SPI_I/SLICE_1311
ROUTE        11     3.843      R7C22C.F0 to    R12C14B.LSR SPI_I/n12984 (to clkout_c)
                  --------
                   13.900   (31.9% logic, 68.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R7C18D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_380:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to    R12C14B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i5

   Delay:              13.900ns  (31.9% logic, 68.1% route), 14 logic levels.

 Constraint Details:

     13.900ns physical path delay SPI_I/SLICE_29 to SLICE_368 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.142ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18D.CLK to      R7C18D.Q0 SPI_I/SLICE_29 (from clkout_c)
ROUTE         4     2.838      R7C18D.Q0 to      R6C18A.B1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     0.889      R6C18A.B1 to     R6C18A.FCO SPI_I/SLICE_86
ROUTE         1     0.000     R6C18A.FCO to     R6C18B.FCI SPI_I/n16798
FCITOFCO_D  ---     0.162     R6C18B.FCI to     R6C18B.FCO SPI_I/SLICE_85
ROUTE         1     0.000     R6C18B.FCO to     R6C18C.FCI SPI_I/n16799
FCITOFCO_D  ---     0.162     R6C18C.FCI to     R6C18C.FCO SPI_I/SLICE_84
ROUTE         1     0.000     R6C18C.FCO to     R6C18D.FCI SPI_I/n16800
FCITOFCO_D  ---     0.162     R6C18D.FCI to     R6C18D.FCO SPI_I/SLICE_82
ROUTE         1     0.000     R6C18D.FCO to     R6C19A.FCI SPI_I/n16801
FCITOFCO_D  ---     0.162     R6C19A.FCI to     R6C19A.FCO SPI_I/SLICE_81
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI SPI_I/n16802
FCITOFCO_D  ---     0.162     R6C19B.FCI to     R6C19B.FCO SPI_I/SLICE_79
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI SPI_I/n16803
FCITOFCO_D  ---     0.162     R6C19C.FCI to     R6C19C.FCO SPI_I/SLICE_78
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI SPI_I/n16804
FCITOFCO_D  ---     0.162     R6C19D.FCI to     R6C19D.FCO SPI_I/SLICE_77
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI SPI_I/n16805
FCITOFCO_D  ---     0.162     R6C20A.FCI to     R6C20A.FCO SPI_I/SLICE_76
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI SPI_I/n16806
FCITOFCO_D  ---     0.162     R6C20B.FCI to     R6C20B.FCO SPI_I/SLICE_75
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI SPI_I/n16807
FCITOF1_DE  ---     0.643     R6C20C.FCI to      R6C20C.F1 SPI_I/SLICE_74
ROUTE         1     2.034      R6C20C.F1 to      R7C23D.B0 SPI_I/n2995
CTOF_DEL    ---     0.495      R7C23D.B0 to      R7C23D.F0 SPI_I/SLICE_995
ROUTE         2     0.753      R7C23D.F0 to      R7C22C.C0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495      R7C22C.C0 to      R7C22C.F0 SPI_I/SLICE_1311
ROUTE        11     3.843      R7C22C.F0 to    R12C14D.LSR SPI_I/n12984 (to clkout_c)
                  --------
                   13.900   (31.9% logic, 68.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R7C18D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to    R12C14D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i3

   Delay:              13.900ns  (31.9% logic, 68.1% route), 14 logic levels.

 Constraint Details:

     13.900ns physical path delay SPI_I/SLICE_29 to SLICE_370 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 12.142ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18D.CLK to      R7C18D.Q0 SPI_I/SLICE_29 (from clkout_c)
ROUTE         4     2.838      R7C18D.Q0 to      R6C18A.B1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     0.889      R6C18A.B1 to     R6C18A.FCO SPI_I/SLICE_86
ROUTE         1     0.000     R6C18A.FCO to     R6C18B.FCI SPI_I/n16798
FCITOFCO_D  ---     0.162     R6C18B.FCI to     R6C18B.FCO SPI_I/SLICE_85
ROUTE         1     0.000     R6C18B.FCO to     R6C18C.FCI SPI_I/n16799
FCITOFCO_D  ---     0.162     R6C18C.FCI to     R6C18C.FCO SPI_I/SLICE_84
ROUTE         1     0.000     R6C18C.FCO to     R6C18D.FCI SPI_I/n16800
FCITOFCO_D  ---     0.162     R6C18D.FCI to     R6C18D.FCO SPI_I/SLICE_82
ROUTE         1     0.000     R6C18D.FCO to     R6C19A.FCI SPI_I/n16801
FCITOFCO_D  ---     0.162     R6C19A.FCI to     R6C19A.FCO SPI_I/SLICE_81
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI SPI_I/n16802
FCITOFCO_D  ---     0.162     R6C19B.FCI to     R6C19B.FCO SPI_I/SLICE_79
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI SPI_I/n16803
FCITOFCO_D  ---     0.162     R6C19C.FCI to     R6C19C.FCO SPI_I/SLICE_78
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI SPI_I/n16804
FCITOFCO_D  ---     0.162     R6C19D.FCI to     R6C19D.FCO SPI_I/SLICE_77
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI SPI_I/n16805
FCITOFCO_D  ---     0.162     R6C20A.FCI to     R6C20A.FCO SPI_I/SLICE_76
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI SPI_I/n16806
FCITOFCO_D  ---     0.162     R6C20B.FCI to     R6C20B.FCO SPI_I/SLICE_75
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI SPI_I/n16807
FCITOF1_DE  ---     0.643     R6C20C.FCI to      R6C20C.F1 SPI_I/SLICE_74
ROUTE         1     2.034      R6C20C.F1 to      R7C23D.B0 SPI_I/n2995
CTOF_DEL    ---     0.495      R7C23D.B0 to      R7C23D.F0 SPI_I/SLICE_995
ROUTE         2     0.753      R7C23D.F0 to      R7C22C.C0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495      R7C22C.C0 to      R7C22C.F0 SPI_I/SLICE_1311
ROUTE        11     3.843      R7C22C.F0 to    R12C14C.LSR SPI_I/n12984 (to clkout_c)
                  --------
                   13.900   (31.9% logic, 68.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R7C18D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to    R12C14C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.314ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i17  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i16

   Delay:              13.691ns  (32.4% logic, 67.6% route), 14 logic levels.

 Constraint Details:

     13.691ns physical path delay SPI_I/SLICE_29 to SLICE_219 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 12.314ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18D.CLK to      R7C18D.Q0 SPI_I/SLICE_29 (from clkout_c)
ROUTE         4     2.838      R7C18D.Q0 to      R6C18A.B1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     0.889      R6C18A.B1 to     R6C18A.FCO SPI_I/SLICE_86
ROUTE         1     0.000     R6C18A.FCO to     R6C18B.FCI SPI_I/n16798
FCITOFCO_D  ---     0.162     R6C18B.FCI to     R6C18B.FCO SPI_I/SLICE_85
ROUTE         1     0.000     R6C18B.FCO to     R6C18C.FCI SPI_I/n16799
FCITOFCO_D  ---     0.162     R6C18C.FCI to     R6C18C.FCO SPI_I/SLICE_84
ROUTE         1     0.000     R6C18C.FCO to     R6C18D.FCI SPI_I/n16800
FCITOFCO_D  ---     0.162     R6C18D.FCI to     R6C18D.FCO SPI_I/SLICE_82
ROUTE         1     0.000     R6C18D.FCO to     R6C19A.FCI SPI_I/n16801
FCITOFCO_D  ---     0.162     R6C19A.FCI to     R6C19A.FCO SPI_I/SLICE_81
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI SPI_I/n16802
FCITOFCO_D  ---     0.162     R6C19B.FCI to     R6C19B.FCO SPI_I/SLICE_79
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI SPI_I/n16803
FCITOFCO_D  ---     0.162     R6C19C.FCI to     R6C19C.FCO SPI_I/SLICE_78
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI SPI_I/n16804
FCITOFCO_D  ---     0.162     R6C19D.FCI to     R6C19D.FCO SPI_I/SLICE_77
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI SPI_I/n16805
FCITOFCO_D  ---     0.162     R6C20A.FCI to     R6C20A.FCO SPI_I/SLICE_76
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI SPI_I/n16806
FCITOFCO_D  ---     0.162     R6C20B.FCI to     R6C20B.FCO SPI_I/SLICE_75
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI SPI_I/n16807
FCITOF1_DE  ---     0.643     R6C20C.FCI to      R6C20C.F1 SPI_I/SLICE_74
ROUTE         1     2.034      R6C20C.F1 to      R7C23D.B0 SPI_I/n2995
CTOF_DEL    ---     0.495      R7C23D.B0 to      R7C23D.F0 SPI_I/SLICE_995
ROUTE         2     0.753      R7C23D.F0 to      R7C22C.C0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495      R7C22C.C0 to      R7C22C.F0 SPI_I/SLICE_1311
ROUTE        11     3.634      R7C22C.F0 to    R21C19A.LSR SPI_I/n12984 (to clkout_c)
                  --------
                   13.691   (32.4% logic, 67.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R7C18D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.162        OSC.OSC to    R21C19A.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.426ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i11  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i10

   Delay:              13.579ns  (32.6% logic, 67.4% route), 14 logic levels.

 Constraint Details:

     13.579ns physical path delay SPI_I/SLICE_29 to SLICE_193 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 12.426ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18D.CLK to      R7C18D.Q0 SPI_I/SLICE_29 (from clkout_c)
ROUTE         4     2.838      R7C18D.Q0 to      R6C18A.B1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     0.889      R6C18A.B1 to     R6C18A.FCO SPI_I/SLICE_86
ROUTE         1     0.000     R6C18A.FCO to     R6C18B.FCI SPI_I/n16798
FCITOFCO_D  ---     0.162     R6C18B.FCI to     R6C18B.FCO SPI_I/SLICE_85
ROUTE         1     0.000     R6C18B.FCO to     R6C18C.FCI SPI_I/n16799
FCITOFCO_D  ---     0.162     R6C18C.FCI to     R6C18C.FCO SPI_I/SLICE_84
ROUTE         1     0.000     R6C18C.FCO to     R6C18D.FCI SPI_I/n16800
FCITOFCO_D  ---     0.162     R6C18D.FCI to     R6C18D.FCO SPI_I/SLICE_82
ROUTE         1     0.000     R6C18D.FCO to     R6C19A.FCI SPI_I/n16801
FCITOFCO_D  ---     0.162     R6C19A.FCI to     R6C19A.FCO SPI_I/SLICE_81
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI SPI_I/n16802
FCITOFCO_D  ---     0.162     R6C19B.FCI to     R6C19B.FCO SPI_I/SLICE_79
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI SPI_I/n16803
FCITOFCO_D  ---     0.162     R6C19C.FCI to     R6C19C.FCO SPI_I/SLICE_78
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI SPI_I/n16804
FCITOFCO_D  ---     0.162     R6C19D.FCI to     R6C19D.FCO SPI_I/SLICE_77
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI SPI_I/n16805
FCITOFCO_D  ---     0.162     R6C20A.FCI to     R6C20A.FCO SPI_I/SLICE_76
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI SPI_I/n16806
FCITOFCO_D  ---     0.162     R6C20B.FCI to     R6C20B.FCO SPI_I/SLICE_75
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI SPI_I/n16807
FCITOF1_DE  ---     0.643     R6C20C.FCI to      R6C20C.F1 SPI_I/SLICE_74
ROUTE         1     2.034      R6C20C.F1 to      R7C23D.B0 SPI_I/n2995
CTOF_DEL    ---     0.495      R7C23D.B0 to      R7C23D.F0 SPI_I/SLICE_995
ROUTE         2     0.753      R7C23D.F0 to      R7C22C.C0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495      R7C22C.C0 to      R7C22C.F0 SPI_I/SLICE_1311
ROUTE        11     3.522      R7C22C.F0 to    R22C17A.LSR SPI_I/n12984 (to clkout_c)
                  --------
                   13.579   (32.6% logic, 67.4% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R7C18D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.162        OSC.OSC to    R22C17A.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.426ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i18

   Delay:              13.579ns  (32.6% logic, 67.4% route), 14 logic levels.

 Constraint Details:

     13.579ns physical path delay SPI_I/SLICE_29 to SLICE_228 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 12.426ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18D.CLK to      R7C18D.Q0 SPI_I/SLICE_29 (from clkout_c)
ROUTE         4     2.838      R7C18D.Q0 to      R6C18A.B1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     0.889      R6C18A.B1 to     R6C18A.FCO SPI_I/SLICE_86
ROUTE         1     0.000     R6C18A.FCO to     R6C18B.FCI SPI_I/n16798
FCITOFCO_D  ---     0.162     R6C18B.FCI to     R6C18B.FCO SPI_I/SLICE_85
ROUTE         1     0.000     R6C18B.FCO to     R6C18C.FCI SPI_I/n16799
FCITOFCO_D  ---     0.162     R6C18C.FCI to     R6C18C.FCO SPI_I/SLICE_84
ROUTE         1     0.000     R6C18C.FCO to     R6C18D.FCI SPI_I/n16800
FCITOFCO_D  ---     0.162     R6C18D.FCI to     R6C18D.FCO SPI_I/SLICE_82
ROUTE         1     0.000     R6C18D.FCO to     R6C19A.FCI SPI_I/n16801
FCITOFCO_D  ---     0.162     R6C19A.FCI to     R6C19A.FCO SPI_I/SLICE_81
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI SPI_I/n16802
FCITOFCO_D  ---     0.162     R6C19B.FCI to     R6C19B.FCO SPI_I/SLICE_79
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI SPI_I/n16803
FCITOFCO_D  ---     0.162     R6C19C.FCI to     R6C19C.FCO SPI_I/SLICE_78
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI SPI_I/n16804
FCITOFCO_D  ---     0.162     R6C19D.FCI to     R6C19D.FCO SPI_I/SLICE_77
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI SPI_I/n16805
FCITOFCO_D  ---     0.162     R6C20A.FCI to     R6C20A.FCO SPI_I/SLICE_76
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI SPI_I/n16806
FCITOFCO_D  ---     0.162     R6C20B.FCI to     R6C20B.FCO SPI_I/SLICE_75
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI SPI_I/n16807
FCITOF1_DE  ---     0.643     R6C20C.FCI to      R6C20C.F1 SPI_I/SLICE_74
ROUTE         1     2.034      R6C20C.F1 to      R7C23D.B0 SPI_I/n2995
CTOF_DEL    ---     0.495      R7C23D.B0 to      R7C23D.F0 SPI_I/SLICE_995
ROUTE         2     0.753      R7C23D.F0 to      R7C22C.C0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495      R7C22C.C0 to      R7C22C.F0 SPI_I/SLICE_1311
ROUTE        11     3.522      R7C22C.F0 to    R23C19A.LSR SPI_I/n12984 (to clkout_c)
                  --------
                   13.579   (32.6% logic, 67.4% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R7C18D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.162        OSC.OSC to    R23C19A.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.853ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i63  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m1_i0_i13  (to clkout_c +)
                   FF                        SPI_I/speed_set_m1_i0_i12

   Delay:              13.152ns  (33.7% logic, 66.3% route), 14 logic levels.

 Constraint Details:

     13.152ns physical path delay SPI_I/SLICE_29 to SLICE_199 meets
     26.316ns delay constraint less
      0.037ns skew and
      0.274ns LSR_SET requirement (totaling 26.005ns) by 12.853ns

 Physical Path Details:

      Data path SPI_I/SLICE_29 to SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18D.CLK to      R7C18D.Q0 SPI_I/SLICE_29 (from clkout_c)
ROUTE         4     2.838      R7C18D.Q0 to      R6C18A.B1 SPI_I/recv_buffer_75
C1TOFCO_DE  ---     0.889      R6C18A.B1 to     R6C18A.FCO SPI_I/SLICE_86
ROUTE         1     0.000     R6C18A.FCO to     R6C18B.FCI SPI_I/n16798
FCITOFCO_D  ---     0.162     R6C18B.FCI to     R6C18B.FCO SPI_I/SLICE_85
ROUTE         1     0.000     R6C18B.FCO to     R6C18C.FCI SPI_I/n16799
FCITOFCO_D  ---     0.162     R6C18C.FCI to     R6C18C.FCO SPI_I/SLICE_84
ROUTE         1     0.000     R6C18C.FCO to     R6C18D.FCI SPI_I/n16800
FCITOFCO_D  ---     0.162     R6C18D.FCI to     R6C18D.FCO SPI_I/SLICE_82
ROUTE         1     0.000     R6C18D.FCO to     R6C19A.FCI SPI_I/n16801
FCITOFCO_D  ---     0.162     R6C19A.FCI to     R6C19A.FCO SPI_I/SLICE_81
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI SPI_I/n16802
FCITOFCO_D  ---     0.162     R6C19B.FCI to     R6C19B.FCO SPI_I/SLICE_79
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI SPI_I/n16803
FCITOFCO_D  ---     0.162     R6C19C.FCI to     R6C19C.FCO SPI_I/SLICE_78
ROUTE         1     0.000     R6C19C.FCO to     R6C19D.FCI SPI_I/n16804
FCITOFCO_D  ---     0.162     R6C19D.FCI to     R6C19D.FCO SPI_I/SLICE_77
ROUTE         1     0.000     R6C19D.FCO to     R6C20A.FCI SPI_I/n16805
FCITOFCO_D  ---     0.162     R6C20A.FCI to     R6C20A.FCO SPI_I/SLICE_76
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI SPI_I/n16806
FCITOFCO_D  ---     0.162     R6C20B.FCI to     R6C20B.FCO SPI_I/SLICE_75
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI SPI_I/n16807
FCITOF1_DE  ---     0.643     R6C20C.FCI to      R6C20C.F1 SPI_I/SLICE_74
ROUTE         1     2.034      R6C20C.F1 to      R7C23D.B0 SPI_I/n2995
CTOF_DEL    ---     0.495      R7C23D.B0 to      R7C23D.F0 SPI_I/SLICE_995
ROUTE         2     0.753      R7C23D.F0 to      R7C22C.C0 SPI_I/enable_m1_N_627
CTOF_DEL    ---     0.495      R7C22C.C0 to      R7C22C.F0 SPI_I/SLICE_1311
ROUTE        11     3.095      R7C22C.F0 to    R23C21A.LSR SPI_I/n12984 (to clkout_c)
                  --------
                   13.152   (33.7% logic, 66.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R7C18D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.162        OSC.OSC to    R23C21A.CLK clkout_c
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.160ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i40  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i0  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i20

   Delay:              12.882ns  (22.7% logic, 77.3% route), 6 logic levels.

 Constraint Details:

     12.882ns physical path delay SPI_I/SLICE_84 to SLICE_1083 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.160ns

 Physical Path Details:

      Data path SPI_I/SLICE_84 to SLICE_1083:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18C.CLK to      R6C18C.Q1 SPI_I/SLICE_84 (from clkout_c)
ROUTE         5     2.387      R6C18C.Q1 to      R7C20D.B0 SPI_I/recv_buffer_52
CTOF_DEL    ---     0.495      R7C20D.B0 to      R7C20D.F0 SPI_I/SLICE_1090
ROUTE         1     0.747      R7C20D.F0 to      R7C20B.C0 SPI_I/n34_adj_1812
CTOF_DEL    ---     0.495      R7C20B.C0 to      R7C20B.F0 SPI_I/SLICE_1239
ROUTE         1     0.315      R7C20B.F0 to      R7C20C.D0 SPI_I/n38_adj_1810
CTOF_DEL    ---     0.495      R7C20C.D0 to      R7C20C.F0 SPI_I/SLICE_1238
ROUTE         1     0.964      R7C20C.F0 to      R7C21D.A0 SPI_I/n40_adj_1807
CTOF_DEL    ---     0.495      R7C21D.A0 to      R7C21D.F0 SPI_I/SLICE_996
ROUTE         2     2.046      R7C21D.F0 to     R14C20A.A1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SPI_I/SLICE_1310
ROUTE        11     3.496     R14C20A.F1 to     R9C18B.LSR SPI_I/n12944 (to clkout_c)
                  --------
                   12.882   (22.7% logic, 77.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R6C18C.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1083:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R9C18B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.298ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i38  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i0  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i20

   Delay:              12.744ns  (19.1% logic, 80.9% route), 5 logic levels.

 Constraint Details:

     12.744ns physical path delay SPI_I/SLICE_85 to SLICE_1083 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.298ns

 Physical Path Details:

      Data path SPI_I/SLICE_85 to SLICE_1083:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18B.CLK to      R6C18B.Q1 SPI_I/SLICE_85 (from clkout_c)
ROUTE         5     2.349      R6C18B.Q1 to      R7C21B.D1 SPI_I/recv_buffer_50
CTOF_DEL    ---     0.495      R7C21B.D1 to      R7C21B.F1 SPI_I/SLICE_1091
ROUTE         1     1.001      R7C21B.F1 to      R7C20A.B0 SPI_I/n36_adj_1808
CTOF_DEL    ---     0.495      R7C20A.B0 to      R7C20A.F0 SPI_I/SLICE_1237
ROUTE         1     1.420      R7C20A.F0 to      R7C21D.B0 SPI_I/n39_adj_1806
CTOF_DEL    ---     0.495      R7C21D.B0 to      R7C21D.F0 SPI_I/SLICE_996
ROUTE         2     2.046      R7C21D.F0 to     R14C20A.A1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.495     R14C20A.A1 to     R14C20A.F1 SPI_I/SLICE_1310
ROUTE        11     3.496     R14C20A.F1 to     R9C18B.LSR SPI_I/n12944 (to clkout_c)
                  --------
                   12.744   (19.1% logic, 80.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R6C18B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1083:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R9C18B.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i4  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i19  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i18

   Delay:              12.719ns  (23.0% logic, 77.0% route), 6 logic levels.

 Constraint Details:

     12.719ns physical path delay SPI_I/SLICE_82 to SLICE_1093 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 26.042ns) by 13.323ns

 Physical Path Details:

      Data path SPI_I/SLICE_82 to SLICE_1093:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C18D.CLK to      R6C18D.Q0 SPI_I/SLICE_82 (from clkout_c)
ROUTE         4     2.016      R6C18D.Q0 to      R7C21C.D0 SPI_I/recv_buffer_16
CTOF_DEL    ---     0.495      R7C21C.D0 to      R7C21C.F0 SPI_I/SLICE_1089
ROUTE         1     0.747      R7C21C.F0 to      R7C21A.C0 SPI_I/n34_adj_1820
CTOF_DEL    ---     0.495      R7C21A.C0 to      R7C21A.F0 SPI_I/SLICE_1242
ROUTE         1     1.696      R7C21A.F0 to      R6C20D.A0 SPI_I/n38_adj_1818
CTOF_DEL    ---     0.495      R6C20D.A0 to      R6C20D.F0 SPI_I/SLICE_1241
ROUTE         1     1.336      R6C20D.F0 to      R7C21D.B1 SPI_I/n40_adj_1815
CTOF_DEL    ---     0.495      R7C21D.B1 to      R7C21D.F1 SPI_I/SLICE_996
ROUTE         2     0.753      R7C21D.F1 to      R7C22C.C1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.495      R7C22C.C1 to      R7C22C.F1 SPI_I/SLICE_1311
ROUTE        11     3.244      R7C22C.F1 to    R15C34D.LSR SPI_I/n12924 (to clkout_c)
                  --------
                   12.719   (23.0% logic, 77.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to     R6C18D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1093:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     4.199        OSC.OSC to    R15C34D.CLK clkout_c
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Report:   70.552MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   70.552 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1   Loads: 276
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_439.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_583.Q1   Loads: 105
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 212
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 56

   Clock Domain: pwm_clk   Source: SLICE_439.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_583.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 32


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5064 paths, 1 nets, and 8060 connections (96.75% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3</big></U></B>
Mon Mar 20 17:28:39 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/send_buffer_i0_i67  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/send_buffer_i0_i66  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_0 to SLICE_0 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16D.CLK to     R22C16D.Q1 SLICE_0 (from clkout_c)
ROUTE         1     0.152     R22C16D.Q1 to     R22C16D.M0 SPI_I/send_buffer_67 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.425        OSC.OSC to    R22C16D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.425        OSC.OSC to    R22C16D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/send_buffer_i0_i65  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/send_buffer_i0_i64  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_1228 to SLICE_1228 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_1228 to SLICE_1228:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16D.CLK to     R21C16D.Q1 SLICE_1228 (from clkout_c)
ROUTE         1     0.152     R21C16D.Q1 to     R21C16D.M0 SPI_I/send_buffer_65 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_1228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.425        OSC.OSC to    R21C16D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.425        OSC.OSC to    R21C16D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/send_buffer_i0_i69  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/send_buffer_i0_i68  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_1371 to SLICE_1371 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_1371 to SLICE_1371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C16D.CLK to     R24C16D.Q1 SLICE_1371 (from clkout_c)
ROUTE         1     0.152     R24C16D.Q1 to     R24C16D.M0 SPI_I/send_buffer_69 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_1371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.425        OSC.OSC to    R24C16D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.425        OSC.OSC to    R24C16D.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/send_buffer_i0_i71  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/send_buffer_i0_i70  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_163 to SLICE_163 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_163 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C23A.CLK to     R17C23A.Q1 SLICE_163 (from clkout_c)
ROUTE         1     0.152     R17C23A.Q1 to     R17C23A.M0 SPI_I/send_buffer_71 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to    R17C23A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to    R17C23A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/send_buffer_i0_i73  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/send_buffer_i0_i72  (to clkout_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_175 to SLICE_175 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_175 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19A.CLK to     R22C19A.Q1 SLICE_175 (from clkout_c)
ROUTE         1     0.152     R22C19A.Q1 to     R22C19A.M0 SPI_I/send_buffer_73 (to clkout_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.425        OSC.OSC to    R22C19A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.425        OSC.OSC to    R22C19A.CLK clkout_c
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i52  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i51  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_24 to SPI_I/SLICE_24 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_24 to SPI_I/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C20A.CLK to      R5C20A.Q1 SPI_I/SLICE_24 (from clkout_c)
ROUTE         5     0.154      R5C20A.Q1 to      R5C20A.M0 SPI_I/recv_buffer_64 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to     R5C20A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to     R5C20A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i76  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i75  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_33 to SPI_I/SLICE_33 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_33 to SPI_I/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C17D.CLK to      R7C17D.Q1 SPI_I/SLICE_33 (from clkout_c)
ROUTE         5     0.154      R7C17D.Q1 to      R7C17D.M0 SPI_I/recv_buffer_88 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to     R7C17D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to     R7C17D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i78  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i77  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_32 to SPI_I/SLICE_32 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_32 to SPI_I/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18A.CLK to      R7C18A.Q1 SPI_I/SLICE_32 (from clkout_c)
ROUTE         5     0.154      R7C18A.Q1 to      R7C18A.M0 SPI_I/recv_buffer_90 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to     R7C18A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to     R7C18A.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i57  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i56  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SPI_I/SLICE_95 to SPI_I/SLICE_98 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SPI_I/SLICE_95 to SPI_I/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C20D.CLK to      R5C20D.Q0 SPI_I/SLICE_95 (from clkout_c)
ROUTE         5     0.154      R5C20D.Q0 to      R5C20C.M1 SPI_I/recv_buffer_69 (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to     R5C20D.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.443        OSC.OSC to     R5C20C.CLK clkout_c
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CLKDIV_I/SLICE_583 to CLKDIV_I/SLICE_583 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_583 to CLKDIV_I/SLICE_583:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C2A.CLK to      R21C2A.Q0 CLKDIV_I/SLICE_583 (from clkout_c)
ROUTE         2     0.154      R21C2A.Q0 to      R21C2A.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.424        OSC.OSC to     R21C2A.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       212     1.424        OSC.OSC to     R21C2A.CLK clkout_c
                  --------
                    1.424   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1   Loads: 276
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_439.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_583.Q1   Loads: 105
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 212
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 1

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 29

   Clock Domain: pwm_clk   Source: SLICE_439.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_583.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 32


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5064 paths, 1 nets, and 8060 connections (96.75% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
