XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 08:21:45
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 328920 bytes
Format : RAW
File   : '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/temp_dir/link/int/vadd_sw_emu.so'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/temp_dir/link/int/vadd_sw_emu_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3710 bytes
Format : JSON
File   : '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/temp_dir/link/int/vadd_sw_emu_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 2855 bytes
Format : RAW
File   : '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/temp_dir/link/int/vadd_sw_emu.xml'

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 0 bytes
Format : RAW
File   : '/dev/null'
Successfully wrote (341118 bytes) to the output file: /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/././../build/DDR_banks/vadd_sw_emu.xclbin
Leaving xclbinutil.
