{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626696198104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626696198105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 19 20:03:18 2021 " "Processing started: Mon Jul 19 20:03:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626696198105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626696198105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626696198105 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1626696198302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/logic.vhdl 26 13 " "Found 26 design units, including 13 entities, in source file vhdl files/logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INV-INV_beh " "Found design unit 1: INV-INV_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_AND-dual_AND_beh " "Found design unit 2: dual_AND-dual_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 triple_AND-triple_AND_beh " "Found design unit 3: triple_AND-triple_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 quad_AND-quad_AND_beh " "Found design unit 4: quad_AND-quad_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pent_AND-pent_AND_beh " "Found design unit 5: pent_AND-pent_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 dual_XOR-dual_XOR_beh " "Found design unit 6: dual_XOR-dual_XOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dual_NOR-dual_NOR_beh " "Found design unit 7: dual_NOR-dual_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 triple_NOR-triple_NOR_beh " "Found design unit 8: triple_NOR-triple_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 quad_NOR-quad_NOR_beh " "Found design unit 9: quad_NOR-quad_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 quad_OR-quad_OR_beh " "Found design unit 10: quad_OR-quad_OR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 BUF-BUF_beh " "Found design unit 11: BUF-BUF_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dual_NAND-dual_NAND_beh " "Found design unit 12: dual_NAND-dual_NAND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Octal_Bus_Driver-Octal_Bus_Driver_beh " "Found design unit 13: Octal_Bus_Driver-Octal_Bus_Driver_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 194 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "1 INV " "Found entity 1: INV" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_AND " "Found entity 2: dual_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "3 triple_AND " "Found entity 3: triple_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "4 quad_AND " "Found entity 4: quad_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "5 pent_AND " "Found entity 5: pent_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "6 dual_XOR " "Found entity 6: dual_XOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "7 dual_NOR " "Found entity 7: dual_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "8 triple_NOR " "Found entity 8: triple_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "9 quad_NOR " "Found entity 9: quad_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "10 quad_OR " "Found entity 10: quad_OR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "11 BUF " "Found entity 11: BUF" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "12 dual_NAND " "Found entity 12: dual_NAND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""} { "Info" "ISGN_ENTITY_NAME" "13 Octal_Bus_Driver " "Found entity 13: Octal_Bus_Driver" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626696198563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/alc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/alc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AL_Controller-AL_Controller_str " "Found design unit 1: AL_Controller-AL_Controller_str" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198565 ""} { "Info" "ISGN_ENTITY_NAME" "1 AL_Controller " "Found entity 1: AL_Controller" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626696198565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/74181 alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/74181 alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_str " "Found design unit 1: ALU-ALU_str" {  } { { "VHDL files/74181 ALU.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198567 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "VHDL files/74181 ALU.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626696198567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626696198567 ""}
{ "Error" "EVRFX_VHDL_CHAR_NOT_IN_TYPE" "'0' std_logic_vector ALC.vhdl(45) " "VHDL error at ALC.vhdl(45): character ''0'' used but not declared for type \"std_logic_vector\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 45 0 0 } }  } 0 10316 "VHDL error at %3!s!: character '%1!s!' used but not declared for type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626696198568 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626696198609 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 19 20:03:18 2021 " "Processing ended: Mon Jul 19 20:03:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626696198609 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626696198609 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626696198609 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626696198609 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626696199174 ""}
