##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BLUE_IntClock
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. BLUE_IntClock:R)
		5.2::Critical Path Report for (BLUE_IntClock:R vs. BLUE_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_ACCELEROMETER_intClock       | N/A                   | Target: 2.00 MHz   | 
Clock: ADC_ACCELEROMETER_intClock(FFB)  | N/A                   | Target: 2.00 MHz   | 
Clock: BLUE_IntClock                    | Frequency: 46.31 MHz  | Target: 0.08 MHz   | 
Clock: CyHFCLK                          | Frequency: 46.31 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                            | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                            | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK                          | N/A                   | Target: 0.03 MHz   | 
Clock: CySYSCLK                         | N/A                   | Target: 24.00 MHz  | 
Clock: PSOC5_SCBCLK                     | N/A                   | Target: 0.12 MHz   | 
Clock: PSOC5_SCBCLK(FFB)                | N/A                   | Target: 0.12 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BLUE_IntClock  BLUE_IntClock  1.30417e+007     13020158    N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK        BLUE_IntClock  41666.7          20074       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
Blue_Tx(0)_PAD       28589         BLUE_IntClock:R   
Pin_BlueLED(0)_PAD   25426         CyHFCLK:R         
Pin_GreenLED(0)_PAD  25099         CyHFCLK:R         
Pin_RedLED(0)_PAD    24445         CyHFCLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BLUE_IntClock
*******************************************
Clock: BLUE_IntClock
Frequency: 46.31 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLUE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20074p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16383
-------------------------------------   ----- 
End-of-path arrival time (ps)           16383
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                           iocell1         4047   4047  20074  RISE       1
\BLUE:BUART:rx_postpoll\/main_1         macrocell10     6135  10182  20074  RISE       1
\BLUE:BUART:rx_postpoll\/q              macrocell10     3350  13532  20074  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2851  16383  20074  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 46.31 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLUE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20074p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16383
-------------------------------------   ----- 
End-of-path arrival time (ps)           16383
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                           iocell1         4047   4047  20074  RISE       1
\BLUE:BUART:rx_postpoll\/main_1         macrocell10     6135  10182  20074  RISE       1
\BLUE:BUART:rx_postpoll\/q              macrocell10     3350  13532  20074  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2851  16383  20074  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. BLUE_IntClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLUE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20074p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16383
-------------------------------------   ----- 
End-of-path arrival time (ps)           16383
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                           iocell1         4047   4047  20074  RISE       1
\BLUE:BUART:rx_postpoll\/main_1         macrocell10     6135  10182  20074  RISE       1
\BLUE:BUART:rx_postpoll\/q              macrocell10     3350  13532  20074  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2851  16383  20074  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1              0      0  RISE       1


5.2::Critical Path Report for (BLUE_IntClock:R vs. BLUE_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_0\/q
Path End       : \BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020158p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9989
-------------------------------------   ---- 
End-of-path arrival time (ps)           9989
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_0\/q                      macrocell20     1250   1250  13020158  RISE       1
\BLUE:BUART:counter_load_not\/main_1           macrocell2      3142   4392  13020158  RISE       1
\BLUE:BUART:counter_load_not\/q                macrocell2      3350   7742  13020158  RISE       1
\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2247   9989  13020158  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BLUE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20074p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16383
-------------------------------------   ----- 
End-of-path arrival time (ps)           16383
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                           iocell1         4047   4047  20074  RISE       1
\BLUE:BUART:rx_postpoll\/main_1         macrocell10     6135  10182  20074  RISE       1
\BLUE:BUART:rx_postpoll\/q              macrocell10     3350  13532  20074  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2851  16383  20074  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:pollcount_0\/main_2
Capture Clock  : \BLUE:BUART:pollcount_0\/clock_0
Path slack     : 27974p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10182
-------------------------------------   ----- 
End-of-path arrival time (ps)           10182
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                    iocell1       4047   4047  20074  RISE       1
\BLUE:BUART:pollcount_0\/main_2  macrocell3    6135  10182  27974  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_0\/clock_0                          macrocell3                 0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:pollcount_1\/main_3
Capture Clock  : \BLUE:BUART:pollcount_1\/clock_0
Path slack     : 27974p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10182
-------------------------------------   ----- 
End-of-path arrival time (ps)           10182
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                    iocell1       4047   4047  20074  RISE       1
\BLUE:BUART:pollcount_1\/main_3  macrocell4    6135  10182  27974  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_1\/clock_0                          macrocell4                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:rx_last\/main_0
Capture Clock  : \BLUE:BUART:rx_last\/clock_0
Path slack     : 28838p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                iocell1       4047   4047  20074  RISE       1
\BLUE:BUART:rx_last\/main_0  macrocell8    5272   9319  28838  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_last\/clock_0                              macrocell8                 0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:rx_state_2\/main_8
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 28838p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                   iocell1       4047   4047  20074  RISE       1
\BLUE:BUART:rx_state_2\/main_8  macrocell12   5272   9319  28838  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:rx_state_0\/main_9
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 28853p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                   iocell1       4047   4047  20074  RISE       1
\BLUE:BUART:rx_state_0\/main_9  macrocell11   5257   9304  28853  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Blue_Rx(0)/fb
Path End       : \BLUE:BUART:rx_status_3\/main_6
Capture Clock  : \BLUE:BUART:rx_status_3\/clock_0
Path slack     : 28853p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. BLUE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Blue_Rx(0)/in_clock                                   iocell1                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Blue_Rx(0)/fb                    iocell1       4047   4047  20074  RISE       1
\BLUE:BUART:rx_status_3\/main_6  macrocell15   5257   9304  28853  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_status_3\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_0\/q
Path End       : \BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020158p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9989
-------------------------------------   ---- 
End-of-path arrival time (ps)           9989
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_0\/q                      macrocell20     1250   1250  13020158  RISE       1
\BLUE:BUART:counter_load_not\/main_1           macrocell2      3142   4392  13020158  RISE       1
\BLUE:BUART:counter_load_not\/q                macrocell2      3350   7742  13020158  RISE       1
\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2247   9989  13020158  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell3              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \BLUE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \BLUE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13021858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13519
-------------------------------------   ----- 
End-of-path arrival time (ps)           13519
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  13021858  RISE       1
\BLUE:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     2232   7912  13021858  RISE       1
\BLUE:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350  11262  13021858  RISE       1
\BLUE:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2258  13519  13021858  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:TxShifter:u0\/clock                       datapathcell2              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \BLUE:BUART:sRX:RxSts\/status_4
Capture Clock  : \BLUE:BUART:sRX:RxSts\/clock
Path slack     : 13023588p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16509
-------------------------------------   ----- 
End-of-path arrival time (ps)           16509
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13023588  RISE       1
\BLUE:BUART:rx_status_4\/main_1                 macrocell16     2314   7594  13023588  RISE       1
\BLUE:BUART:rx_status_4\/q                      macrocell16     3350  10944  13023588  RISE       1
\BLUE:BUART:sRX:RxSts\/status_4                 statusicell1    5565  16509  13023588  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxSts\/clock                              statusicell1               0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \BLUE:BUART:sTX:TxSts\/status_0
Capture Clock  : \BLUE:BUART:sTX:TxSts\/clock
Path slack     : 13025852p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14244
-------------------------------------   ----- 
End-of-path arrival time (ps)           14244
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:TxShifter:u0\/clock                       datapathcell2              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  13025852  RISE       1
\BLUE:BUART:tx_status_0\/main_2                 macrocell23     3378   8658  13025852  RISE       1
\BLUE:BUART:tx_status_0\/q                      macrocell23     3350  12008  13025852  RISE       1
\BLUE:BUART:sTX:TxSts\/status_0                 statusicell2    2236  14244  13025852  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:TxSts\/clock                              statusicell2               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_0\/q
Path End       : \BLUE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BLUE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13027431p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -4220
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_0\/q            macrocell11   1250   1250  13027431  RISE       1
\BLUE:BUART:rx_counter_load\/main_1  macrocell7    3087   4337  13027431  RISE       1
\BLUE:BUART:rx_counter_load\/q       macrocell7    3350   7687  13027431  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/load   count7cell    2329  10016  13027431  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \BLUE:BUART:txn\/main_3
Capture Clock  : \BLUE:BUART:txn\/clock_0
Path slack     : 13028635p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9521
-------------------------------------   ---- 
End-of-path arrival time (ps)           9521
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:TxShifter:u0\/clock                       datapathcell2              0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  13028635  RISE       1
\BLUE:BUART:txn\/main_3                macrocell25     2241   9521  13028635  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:txn\/clock_0                                  macrocell25                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_bitclk_enable\/q
Path End       : \BLUE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \BLUE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029183p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_bitclk_enable\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  13029183  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4934   6184  13029183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \BLUE:BUART:tx_state_0\/main_2
Capture Clock  : \BLUE:BUART:tx_state_0\/clock_0
Path slack     : 13029498p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:TxShifter:u0\/clock                       datapathcell2              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  13025852  RISE       1
\BLUE:BUART:tx_state_0\/main_2                  macrocell20     3378   8658  13029498  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \BLUE:BUART:tx_bitclk\/main_0
Capture Clock  : \BLUE:BUART:tx_bitclk\/clock_0
Path slack     : 13030245p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7912
-------------------------------------   ---- 
End-of-path arrival time (ps)           7912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  13021858  RISE       1
\BLUE:BUART:tx_bitclk\/main_0                 macrocell18     2232   7912  13030245  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_bitclk\/clock_0                            macrocell18                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:pollcount_0\/q
Path End       : \BLUE:BUART:rx_state_0\/main_10
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13030711p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_0\/clock_0                          macrocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:pollcount_0\/q       macrocell3    1250   1250  13025521  RISE       1
\BLUE:BUART:rx_state_0\/main_10  macrocell11   6196   7446  13030711  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:pollcount_0\/q
Path End       : \BLUE:BUART:rx_status_3\/main_7
Capture Clock  : \BLUE:BUART:rx_status_3\/clock_0
Path slack     : 13030711p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_0\/clock_0                          macrocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:pollcount_0\/q       macrocell3    1250   1250  13025521  RISE       1
\BLUE:BUART:rx_status_3\/main_7  macrocell15   6196   7446  13030711  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_status_3\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_1\/q
Path End       : \BLUE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \BLUE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030809p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_1\/q                macrocell21     1250   1250  13020286  RISE       1
\BLUE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3317   4567  13030809  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:TxShifter:u0\/clock                       datapathcell2              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_0\/q
Path End       : \BLUE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \BLUE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030983p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_0\/q                macrocell20     1250   1250  13020158  RISE       1
\BLUE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3143   4393  13030983  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sTX:TxShifter:u0\/clock                       datapathcell2              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_0\/q
Path End       : \BLUE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \BLUE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031021p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_0\/q                macrocell11     1250   1250  13027431  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3096   4346  13031021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_bitclk_enable\/q
Path End       : \BLUE:BUART:rx_load_fifo\/main_2
Capture Clock  : \BLUE:BUART:rx_load_fifo\/clock_0
Path slack     : 13031085p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_bitclk_enable\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  13029183  RISE       1
\BLUE:BUART:rx_load_fifo\/main_2  macrocell9    5821   7071  13031085  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_load_fifo\/clock_0                         macrocell9                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_bitclk_enable\/q
Path End       : \BLUE:BUART:rx_state_0\/main_2
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13031085p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_bitclk_enable\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  13029183  RISE       1
\BLUE:BUART:rx_state_0\/main_2   macrocell11   5821   7071  13031085  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_bitclk_enable\/q
Path End       : \BLUE:BUART:rx_state_3\/main_2
Capture Clock  : \BLUE:BUART:rx_state_3\/clock_0
Path slack     : 13031085p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_bitclk_enable\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  13029183  RISE       1
\BLUE:BUART:rx_state_3\/main_2   macrocell13   5821   7071  13031085  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_bitclk_enable\/q
Path End       : \BLUE:BUART:rx_status_3\/main_2
Capture Clock  : \BLUE:BUART:rx_status_3\/clock_0
Path slack     : 13031085p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_bitclk_enable\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  13029183  RISE       1
\BLUE:BUART:rx_status_3\/main_2  macrocell15   5821   7071  13031085  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_status_3\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_address_detected\/q
Path End       : \BLUE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \BLUE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031191p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_address_detected\/clock_0                  macrocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_address_detected\/q       macrocell5      1250   1250  13027597  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   2926   4176  13031191  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_bitclk_enable\/q
Path End       : \BLUE:BUART:rx_state_2\/main_2
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 13031421p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_bitclk_enable\/clock_0                     macrocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  13029183  RISE       1
\BLUE:BUART:rx_state_2\/main_2   macrocell12   5485   6735  13031421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_0
Path End       : \BLUE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \BLUE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033144p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033144  RISE       1
\BLUE:BUART:rx_bitclk_enable\/main_2   macrocell6    2903   5013  13033144  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_bitclk_enable\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLUE:BUART:pollcount_0\/main_1
Capture Clock  : \BLUE:BUART:pollcount_0\/clock_0
Path slack     : 13033148p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033148  RISE       1
\BLUE:BUART:pollcount_0\/main_1        macrocell3    2899   5009  13033148  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_0\/clock_0                          macrocell3                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLUE:BUART:pollcount_1\/main_1
Capture Clock  : \BLUE:BUART:pollcount_1\/clock_0
Path slack     : 13033148p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033148  RISE       1
\BLUE:BUART:pollcount_1\/main_1        macrocell4    2899   5009  13033148  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_1\/clock_0                          macrocell4                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_1
Path End       : \BLUE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \BLUE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033148p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033148  RISE       1
\BLUE:BUART:rx_bitclk_enable\/main_1   macrocell6    2899   5009  13033148  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_bitclk_enable\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLUE:BUART:pollcount_0\/main_0
Capture Clock  : \BLUE:BUART:pollcount_0\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033149  RISE       1
\BLUE:BUART:pollcount_0\/main_0        macrocell3    2898   5008  13033149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_0\/clock_0                          macrocell3                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLUE:BUART:pollcount_1\/main_0
Capture Clock  : \BLUE:BUART:pollcount_1\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033149  RISE       1
\BLUE:BUART:pollcount_1\/main_0        macrocell4    2898   5008  13033149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_1\/clock_0                          macrocell4                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_2
Path End       : \BLUE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \BLUE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033149  RISE       1
\BLUE:BUART:rx_bitclk_enable\/main_0   macrocell6    2898   5008  13033149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_bitclk_enable\/clock_0                     macrocell6                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLUE:BUART:rx_load_fifo\/main_5
Capture Clock  : \BLUE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033224  RISE       1
\BLUE:BUART:rx_load_fifo\/main_5       macrocell9    2822   4932  13033224  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_load_fifo\/clock_0                         macrocell9                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLUE:BUART:rx_state_0\/main_5
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033224  RISE       1
\BLUE:BUART:rx_state_0\/main_5         macrocell11   2822   4932  13033224  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLUE:BUART:rx_state_3\/main_5
Capture Clock  : \BLUE:BUART:rx_state_3\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033224  RISE       1
\BLUE:BUART:rx_state_3\/main_5         macrocell13   2822   4932  13033224  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLUE:BUART:rx_load_fifo\/main_6
Capture Clock  : \BLUE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033225  RISE       1
\BLUE:BUART:rx_load_fifo\/main_6       macrocell9    2821   4931  13033225  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_load_fifo\/clock_0                         macrocell9                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLUE:BUART:rx_state_0\/main_6
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033225  RISE       1
\BLUE:BUART:rx_state_0\/main_6         macrocell11   2821   4931  13033225  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLUE:BUART:rx_state_3\/main_6
Capture Clock  : \BLUE:BUART:rx_state_3\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033225  RISE       1
\BLUE:BUART:rx_state_3\/main_6         macrocell13   2821   4931  13033225  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLUE:BUART:rx_load_fifo\/main_7
Capture Clock  : \BLUE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\BLUE:BUART:rx_load_fifo\/main_7       macrocell9    2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_load_fifo\/clock_0                         macrocell9                 0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLUE:BUART:rx_state_0\/main_7
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\BLUE:BUART:rx_state_0\/main_7         macrocell11   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLUE:BUART:rx_state_3\/main_7
Capture Clock  : \BLUE:BUART:rx_state_3\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\BLUE:BUART:rx_state_3\/main_7         macrocell13   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_4
Path End       : \BLUE:BUART:rx_state_2\/main_7
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 13033247p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\BLUE:BUART:rx_state_2\/main_7         macrocell12   2800   4910  13033247  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_5
Path End       : \BLUE:BUART:rx_state_2\/main_6
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 13033261p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033225  RISE       1
\BLUE:BUART:rx_state_2\/main_6         macrocell12   2786   4896  13033261  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:sRX:RxBitCounter\/count_6
Path End       : \BLUE:BUART:rx_state_2\/main_5
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 13033264p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033224  RISE       1
\BLUE:BUART:rx_state_2\/main_5         macrocell12   2782   4892  13033264  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:pollcount_0\/q
Path End       : \BLUE:BUART:pollcount_0\/main_3
Capture Clock  : \BLUE:BUART:pollcount_0\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_0\/clock_0                          macrocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:pollcount_0\/q       macrocell3    1250   1250  13025521  RISE       1
\BLUE:BUART:pollcount_0\/main_3  macrocell3    3485   4735  13033422  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_0\/clock_0                          macrocell3                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:pollcount_0\/q
Path End       : \BLUE:BUART:pollcount_1\/main_4
Capture Clock  : \BLUE:BUART:pollcount_1\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_0\/clock_0                          macrocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:pollcount_0\/q       macrocell3    1250   1250  13025521  RISE       1
\BLUE:BUART:pollcount_1\/main_4  macrocell4    3485   4735  13033422  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_1\/clock_0                          macrocell4                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_1\/q
Path End       : \BLUE:BUART:tx_state_0\/main_0
Capture Clock  : \BLUE:BUART:tx_state_0\/clock_0
Path slack     : 13033595p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_1\/q       macrocell21   1250   1250  13020286  RISE       1
\BLUE:BUART:tx_state_0\/main_0  macrocell20   3312   4562  13033595  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_1\/q
Path End       : \BLUE:BUART:tx_state_2\/main_0
Capture Clock  : \BLUE:BUART:tx_state_2\/clock_0
Path slack     : 13033602p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_1\/q       macrocell21   1250   1250  13020286  RISE       1
\BLUE:BUART:tx_state_2\/main_0  macrocell22   3305   4555  13033602  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_2\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_1\/q
Path End       : \BLUE:BUART:txn\/main_1
Capture Clock  : \BLUE:BUART:txn\/clock_0
Path slack     : 13033602p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_1\/q  macrocell21   1250   1250  13020286  RISE       1
\BLUE:BUART:txn\/main_1    macrocell25   3305   4555  13033602  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:txn\/clock_0                                  macrocell25                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:pollcount_1\/q
Path End       : \BLUE:BUART:rx_state_0\/main_8
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13033761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_1\/clock_0                          macrocell4                 0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:pollcount_1\/q      macrocell4    1250   1250  13026761  RISE       1
\BLUE:BUART:rx_state_0\/main_8  macrocell11   3146   4396  13033761  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:pollcount_1\/q
Path End       : \BLUE:BUART:rx_status_3\/main_5
Capture Clock  : \BLUE:BUART:rx_status_3\/clock_0
Path slack     : 13033761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_1\/clock_0                          macrocell4                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:pollcount_1\/q       macrocell4    1250   1250  13026761  RISE       1
\BLUE:BUART:rx_status_3\/main_5  macrocell15   3146   4396  13033761  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_status_3\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_bitclk\/q
Path End       : \BLUE:BUART:tx_state_0\/main_4
Capture Clock  : \BLUE:BUART:tx_state_0\/clock_0
Path slack     : 13033762p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_bitclk\/clock_0                            macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_bitclk\/q        macrocell18   1250   1250  13020169  RISE       1
\BLUE:BUART:tx_state_0\/main_4  macrocell20   3145   4395  13033762  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_0\/q
Path End       : \BLUE:BUART:tx_state_1\/main_1
Capture Clock  : \BLUE:BUART:tx_state_1\/clock_0
Path slack     : 13033764p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_0\/q       macrocell20   1250   1250  13020158  RISE       1
\BLUE:BUART:tx_state_1\/main_1  macrocell21   3142   4392  13033764  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_0\/q
Path End       : \BLUE:BUART:tx_state_0\/main_1
Capture Clock  : \BLUE:BUART:tx_state_0\/clock_0
Path slack     : 13033766p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_0\/q       macrocell20   1250   1250  13020158  RISE       1
\BLUE:BUART:tx_state_0\/main_1  macrocell20   3141   4391  13033766  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_bitclk\/q
Path End       : \BLUE:BUART:tx_state_2\/main_3
Capture Clock  : \BLUE:BUART:tx_state_2\/clock_0
Path slack     : 13033770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_bitclk\/clock_0                            macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_bitclk\/q        macrocell18   1250   1250  13020169  RISE       1
\BLUE:BUART:tx_state_2\/main_3  macrocell22   3136   4386  13033770  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_2\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_bitclk\/q
Path End       : \BLUE:BUART:txn\/main_5
Capture Clock  : \BLUE:BUART:txn\/clock_0
Path slack     : 13033770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_bitclk\/clock_0                            macrocell18                0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_bitclk\/q  macrocell18   1250   1250  13020169  RISE       1
\BLUE:BUART:txn\/main_5   macrocell25   3136   4386  13033770  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:txn\/clock_0                                  macrocell25                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_0\/q
Path End       : \BLUE:BUART:tx_state_2\/main_1
Capture Clock  : \BLUE:BUART:tx_state_2\/clock_0
Path slack     : 13033772p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_0\/q       macrocell20   1250   1250  13020158  RISE       1
\BLUE:BUART:tx_state_2\/main_1  macrocell22   3135   4385  13033772  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_2\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_0\/q
Path End       : \BLUE:BUART:txn\/main_2
Capture Clock  : \BLUE:BUART:txn\/clock_0
Path slack     : 13033772p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_0\/q  macrocell20   1250   1250  13020158  RISE       1
\BLUE:BUART:txn\/main_2    macrocell25   3135   4385  13033772  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:txn\/clock_0                                  macrocell25                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_bitclk\/q
Path End       : \BLUE:BUART:tx_state_1\/main_3
Capture Clock  : \BLUE:BUART:tx_state_1\/clock_0
Path slack     : 13033776p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_bitclk\/clock_0                            macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_bitclk\/q        macrocell18   1250   1250  13020169  RISE       1
\BLUE:BUART:tx_state_1\/main_3  macrocell21   3131   4381  13033776  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_0\/q
Path End       : \BLUE:BUART:rx_state_2\/main_1
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 13033819p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_0\/q       macrocell11   1250   1250  13027431  RISE       1
\BLUE:BUART:rx_state_2\/main_1  macrocell12   3087   4337  13033819  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_0\/q
Path End       : \BLUE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \BLUE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033819p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_0\/q               macrocell11   1250   1250  13027431  RISE       1
\BLUE:BUART:rx_state_stop1_reg\/main_1  macrocell14   3087   4337  13033819  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_stop1_reg\/clock_0                   macrocell14                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_1\/q
Path End       : \BLUE:BUART:tx_state_1\/main_0
Capture Clock  : \BLUE:BUART:tx_state_1\/clock_0
Path slack     : 13033893p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_1\/q       macrocell21   1250   1250  13020286  RISE       1
\BLUE:BUART:tx_state_1\/main_0  macrocell21   3014   4264  13033893  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_0\/q
Path End       : \BLUE:BUART:rx_load_fifo\/main_1
Capture Clock  : \BLUE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_0\/q         macrocell11   1250   1250  13027431  RISE       1
\BLUE:BUART:rx_load_fifo\/main_1  macrocell9    2950   4200  13033956  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_load_fifo\/clock_0                         macrocell9                 0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_0\/q
Path End       : \BLUE:BUART:rx_state_0\/main_1
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_0\/q       macrocell11   1250   1250  13027431  RISE       1
\BLUE:BUART:rx_state_0\/main_1  macrocell11   2950   4200  13033956  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_0\/q
Path End       : \BLUE:BUART:rx_state_3\/main_1
Capture Clock  : \BLUE:BUART:rx_state_3\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_0\/q       macrocell11   1250   1250  13027431  RISE       1
\BLUE:BUART:rx_state_3\/main_1  macrocell13   2950   4200  13033956  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_0\/q
Path End       : \BLUE:BUART:rx_status_3\/main_1
Capture Clock  : \BLUE:BUART:rx_status_3\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_0\/q        macrocell11   1250   1250  13027431  RISE       1
\BLUE:BUART:rx_status_3\/main_1  macrocell15   2950   4200  13033956  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_status_3\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_address_detected\/q
Path End       : \BLUE:BUART:rx_state_2\/main_0
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 13033985p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_address_detected\/clock_0                  macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_address_detected\/q  macrocell5    1250   1250  13027597  RISE       1
\BLUE:BUART:rx_state_2\/main_0      macrocell12   2921   4171  13033985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_address_detected\/q
Path End       : \BLUE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \BLUE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033985p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_address_detected\/clock_0                  macrocell5                 0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_address_detected\/q      macrocell5    1250   1250  13027597  RISE       1
\BLUE:BUART:rx_state_stop1_reg\/main_0  macrocell14   2921   4171  13033985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_stop1_reg\/clock_0                   macrocell14                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_address_detected\/q
Path End       : \BLUE:BUART:rx_load_fifo\/main_0
Capture Clock  : \BLUE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_address_detected\/clock_0                  macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_address_detected\/q  macrocell5    1250   1250  13027597  RISE       1
\BLUE:BUART:rx_load_fifo\/main_0    macrocell9    2909   4159  13033998  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_load_fifo\/clock_0                         macrocell9                 0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_address_detected\/q
Path End       : \BLUE:BUART:rx_state_0\/main_0
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13033998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_address_detected\/clock_0                  macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_address_detected\/q  macrocell5    1250   1250  13027597  RISE       1
\BLUE:BUART:rx_state_0\/main_0      macrocell11   2909   4159  13033998  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_address_detected\/q
Path End       : \BLUE:BUART:rx_state_3\/main_0
Capture Clock  : \BLUE:BUART:rx_state_3\/clock_0
Path slack     : 13033998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_address_detected\/clock_0                  macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_address_detected\/q  macrocell5    1250   1250  13027597  RISE       1
\BLUE:BUART:rx_state_3\/main_0      macrocell13   2909   4159  13033998  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_address_detected\/q
Path End       : \BLUE:BUART:rx_status_3\/main_0
Capture Clock  : \BLUE:BUART:rx_status_3\/clock_0
Path slack     : 13033998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_address_detected\/clock_0                  macrocell5                 0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_address_detected\/q  macrocell5    1250   1250  13027597  RISE       1
\BLUE:BUART:rx_status_3\/main_0     macrocell15   2909   4159  13033998  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_status_3\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_2\/q
Path End       : \BLUE:BUART:tx_state_0\/main_3
Capture Clock  : \BLUE:BUART:tx_state_0\/clock_0
Path slack     : 13034053p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_2\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_2\/q       macrocell22   1250   1250  13020449  RISE       1
\BLUE:BUART:tx_state_0\/main_3  macrocell20   2853   4103  13034053  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_0\/clock_0                           macrocell20                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_2\/q
Path End       : \BLUE:BUART:tx_state_1\/main_2
Capture Clock  : \BLUE:BUART:tx_state_1\/clock_0
Path slack     : 13034055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_2\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_2\/q       macrocell22   1250   1250  13020449  RISE       1
\BLUE:BUART:tx_state_1\/main_2  macrocell21   2851   4101  13034055  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_2\/q
Path End       : \BLUE:BUART:tx_state_2\/main_2
Capture Clock  : \BLUE:BUART:tx_state_2\/clock_0
Path slack     : 13034063p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_2\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_2\/q       macrocell22   1250   1250  13020449  RISE       1
\BLUE:BUART:tx_state_2\/main_2  macrocell22   2844   4094  13034063  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_2\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:tx_state_2\/q
Path End       : \BLUE:BUART:txn\/main_4
Capture Clock  : \BLUE:BUART:txn\/clock_0
Path slack     : 13034063p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:tx_state_2\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:tx_state_2\/q  macrocell22   1250   1250  13020449  RISE       1
\BLUE:BUART:txn\/main_4    macrocell25   2844   4094  13034063  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:txn\/clock_0                                  macrocell25                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_3\/q
Path End       : \BLUE:BUART:rx_state_2\/main_3
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_3\/q       macrocell13   1250   1250  13027902  RISE       1
\BLUE:BUART:rx_state_2\/main_3  macrocell12   2616   3866  13034291  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_3\/q
Path End       : \BLUE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \BLUE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_3\/q               macrocell13   1250   1250  13027902  RISE       1
\BLUE:BUART:rx_state_stop1_reg\/main_2  macrocell14   2616   3866  13034291  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_stop1_reg\/clock_0                   macrocell14                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_3\/q
Path End       : \BLUE:BUART:rx_load_fifo\/main_3
Capture Clock  : \BLUE:BUART:rx_load_fifo\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_3\/q         macrocell13   1250   1250  13027902  RISE       1
\BLUE:BUART:rx_load_fifo\/main_3  macrocell9    2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_load_fifo\/clock_0                         macrocell9                 0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_3\/q
Path End       : \BLUE:BUART:rx_state_0\/main_3
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_3\/q       macrocell13   1250   1250  13027902  RISE       1
\BLUE:BUART:rx_state_0\/main_3  macrocell11   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_3\/q
Path End       : \BLUE:BUART:rx_state_3\/main_3
Capture Clock  : \BLUE:BUART:rx_state_3\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_3\/q       macrocell13   1250   1250  13027902  RISE       1
\BLUE:BUART:rx_state_3\/main_3  macrocell13   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_3\/q
Path End       : \BLUE:BUART:rx_status_3\/main_3
Capture Clock  : \BLUE:BUART:rx_status_3\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_3\/q        macrocell13   1250   1250  13027902  RISE       1
\BLUE:BUART:rx_status_3\/main_3  macrocell15   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_status_3\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_2\/q
Path End       : \BLUE:BUART:rx_load_fifo\/main_4
Capture Clock  : \BLUE:BUART:rx_load_fifo\/clock_0
Path slack     : 13034313p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_2\/q         macrocell12   1250   1250  13027925  RISE       1
\BLUE:BUART:rx_load_fifo\/main_4  macrocell9    2593   3843  13034313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_load_fifo\/clock_0                         macrocell9                 0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_2\/q
Path End       : \BLUE:BUART:rx_state_0\/main_4
Capture Clock  : \BLUE:BUART:rx_state_0\/clock_0
Path slack     : 13034313p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_2\/q       macrocell12   1250   1250  13027925  RISE       1
\BLUE:BUART:rx_state_0\/main_4  macrocell11   2593   3843  13034313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_2\/q
Path End       : \BLUE:BUART:rx_state_3\/main_4
Capture Clock  : \BLUE:BUART:rx_state_3\/clock_0
Path slack     : 13034313p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_2\/q       macrocell12   1250   1250  13027925  RISE       1
\BLUE:BUART:rx_state_3\/main_4  macrocell13   2593   3843  13034313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_3\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_2\/q
Path End       : \BLUE:BUART:rx_status_3\/main_4
Capture Clock  : \BLUE:BUART:rx_status_3\/clock_0
Path slack     : 13034313p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_2\/q        macrocell12   1250   1250  13027925  RISE       1
\BLUE:BUART:rx_status_3\/main_4  macrocell15   2593   3843  13034313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_status_3\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_2\/q
Path End       : \BLUE:BUART:rx_state_2\/main_4
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_2\/q       macrocell12   1250   1250  13027925  RISE       1
\BLUE:BUART:rx_state_2\/main_4  macrocell12   2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_state_2\/q
Path End       : \BLUE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \BLUE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_state_2\/q               macrocell12   1250   1250  13027925  RISE       1
\BLUE:BUART:rx_state_stop1_reg\/main_3  macrocell14   2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_stop1_reg\/clock_0                   macrocell14                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_last\/q
Path End       : \BLUE:BUART:rx_state_2\/main_9
Capture Clock  : \BLUE:BUART:rx_state_2\/clock_0
Path slack     : 13034604p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_last\/clock_0                              macrocell8                 0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_last\/q          macrocell8    1250   1250  13034604  RISE       1
\BLUE:BUART:rx_state_2\/main_9  macrocell12   2303   3553  13034604  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:txn\/q
Path End       : \BLUE:BUART:txn\/main_0
Capture Clock  : \BLUE:BUART:txn\/clock_0
Path slack     : 13034658p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:txn\/clock_0                                  macrocell25                0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:txn\/q       macrocell25   1250   1250  13034658  RISE       1
\BLUE:BUART:txn\/main_0  macrocell25   2249   3499  13034658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:txn\/clock_0                                  macrocell25                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:pollcount_1\/q
Path End       : \BLUE:BUART:pollcount_1\/main_2
Capture Clock  : \BLUE:BUART:pollcount_1\/clock_0
Path slack     : 13034661p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_1\/clock_0                          macrocell4                 0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\BLUE:BUART:pollcount_1\/q       macrocell4    1250   1250  13026761  RISE       1
\BLUE:BUART:pollcount_1\/main_2  macrocell4    2245   3495  13034661  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:pollcount_1\/clock_0                          macrocell4                 0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_load_fifo\/q
Path End       : \BLUE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \BLUE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035686p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -1930
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_load_fifo\/clock_0                         macrocell9                 0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_load_fifo\/q            macrocell9      1250   1250  13027129  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2800   4050  13035686  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLUE:BUART:rx_status_3\/q
Path End       : \BLUE:BUART:sRX:RxSts\/status_3
Capture Clock  : \BLUE:BUART:sRX:RxSts\/clock
Path slack     : 13036532p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (BLUE_IntClock:R#1 vs. BLUE_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:rx_status_3\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\BLUE:BUART:rx_status_3\/q       macrocell15    1250   1250  13036532  RISE       1
\BLUE:BUART:sRX:RxSts\/status_3  statusicell1   2315   3565  13036532  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\BLUE:BUART:sRX:RxSts\/clock                              statusicell1               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

