$date
	Wed Dec 21 07:26:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_half_adder $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var integer 32 % i [31:0] $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ! S $end
$var wire 1 " C $end
$scope module U1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ! S $end
$upscope $end
$scope module U2 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#10
1!
1$
b1 %
#20
1#
0$
b10 %
#30
0!
1"
1$
b11 %
#40
b100 %
