Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/GitHub/VHDL_Modules/Book_examples/UART/Echo_test_tbench_isim_beh.exe" -prj "D:/GitHub/VHDL_Modules/Book_examples/UART/Echo_test_tbench_beh.prj" "work.Echo_test_tbench" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/GitHub/VHDL_Modules/Book_examples/UART/UART_TX.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/Book_examples/UART/UART_RX.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/Book_examples/UART/mod_m_counter.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/Book_examples/UART/FIFO.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/Book_examples/UART/UART.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/Book_examples/UART/Echo_test.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/Book_examples/UART/Echo_test_tbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity mod_m_counter [\mod_m_counter(8,35)\]
Compiling architecture behavioral of entity UART_RX [\UART_RX(8,16)\]
Compiling architecture behavioral of entity FIFO [\FIFO(8,2)\]
Compiling architecture behavioral of entity UART_TX [\UART_TX(8,16)\]
Compiling architecture behavioral of entity UART [uart_default]
Compiling architecture behavioral of entity Echo_test [echo_test_default]
Compiling architecture behavior of entity echo_test_tbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable D:/GitHub/VHDL_Modules/Book_examples/UART/Echo_test_tbench_isim_beh.exe
Fuse Memory Usage: 38208 KB
Fuse CPU Usage: 639 ms
