Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.43-p014.

Using non-default "simple" font mode ...
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Wed Sep 14 17:08:58 2016 (mem=75.1M) ---
--- Running on microelnsys (x86_64 w/Linux 2.6.18-410.el5) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> set defHierChar /
<CMD> set delaycal_input_transition_delay 0.1ps
Set Input Pin Transition Delay as 0.1 ps.
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_mmmc_file Default.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog DLX_postsyn.v
<CMD> set lsgOCPGainMult 1.000000
<CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> init_design

Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Wed Sep 14 17:09:40 2016
viaInitial ends at Wed Sep 14 17:09:40 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'DLX_postsyn.v'
Inserting temporary buffers to remove assignment statements.
Module mux21_NBIT32_1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux21_NBIT32_1 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus A in module mux21_NBIT32_1 ... created as [31:0].
Undeclared bus B in module mux21_NBIT32_1 ... created as [31:0].
Undeclared bus Y in module mux21_NBIT32_1 ... created as [31:0].
Module mux21_NBIT5_1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux21_NBIT5_1 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus A in module mux21_NBIT5_1 ... created as [4:0].
Undeclared bus B in module mux21_NBIT5_1 ... created as [4:0].
Undeclared bus Y in module mux21_NBIT5_1 ... created as [4:0].
Module adder_0 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module adder_0 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus a in module adder_0 ... created as [31:0].
Undeclared bus b in module adder_0 ... created as [31:0].
Undeclared bus res in module adder_0 ... created as [31:0].
Module adder_2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module adder_2 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus a in module adder_2 ... created as [31:0].
Undeclared bus b in module adder_2 ... created as [31:0].
Undeclared bus res in module adder_2 ... created as [31:0].
Module adder_1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module adder_1 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus a in module adder_1 ... created as [31:0].
Undeclared bus b in module adder_1 ... created as [31:0].
Undeclared bus res in module adder_1 ... created as [31:0].
Module mux21_NBIT32_0 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux21_NBIT32_0 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus A in module mux21_NBIT32_0 ... created as [31:0].
Undeclared bus B in module mux21_NBIT32_0 ... created as [31:0].
Undeclared bus Y in module mux21_NBIT32_0 ... created as [31:0].
Module mux21_NBIT32_5 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux21_NBIT32_5 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus A in module mux21_NBIT32_5 ... created as [31:0].
Undeclared bus B in module mux21_NBIT32_5 ... created as [31:0].
Undeclared bus Y in module mux21_NBIT32_5 ... created as [31:0].
Module mux21_NBIT32_4 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux21_NBIT32_4 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus A in module mux21_NBIT32_4 ... created as [31:0].
Undeclared bus B in module mux21_NBIT32_4 ... created as [31:0].
Undeclared bus Y in module mux21_NBIT32_4 ... created as [31:0].
Module mux21_NBIT5_0 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux21_NBIT5_0 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus A in module mux21_NBIT5_0 ... created as [4:0].
Undeclared bus B in module mux21_NBIT5_0 ... created as [4:0].
Undeclared bus Y in module mux21_NBIT5_0 ... created as [4:0].
Module mux21_NBIT32_3 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux21_NBIT32_3 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus A in module mux21_NBIT32_3 ... created as [31:0].
Undeclared bus B in module mux21_NBIT32_3 ... created as [31:0].
Undeclared bus Y in module mux21_NBIT32_3 ... created as [31:0].
Module mux21_NBIT32_2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux21_NBIT32_2 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus A in module mux21_NBIT32_2 ... created as [31:0].
Undeclared bus B in module mux21_NBIT32_2 ... created as [31:0].
Undeclared bus Y in module mux21_NBIT32_2 ... created as [31:0].
Module mux41_NBIT32_0 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux41_NBIT32_0 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus a in module mux41_NBIT32_0 ... created as [31:0].
Undeclared bus b in module mux41_NBIT32_0 ... created as [31:0].
Undeclared bus c in module mux41_NBIT32_0 ... created as [31:0].
Undeclared bus s in module mux41_NBIT32_0 ... created as [1:0].
Undeclared bus y in module mux41_NBIT32_0 ... created as [31:0].
Module mux41_NBIT32_1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module mux41_NBIT32_1 is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus a in module mux41_NBIT32_1 ... created as [31:0].
Undeclared bus b in module mux41_NBIT32_1 ... created as [31:0].
Undeclared bus c in module mux41_NBIT32_1 ... created as [31:0].
Undeclared bus s in module mux41_NBIT32_1 ... created as [1:0].
Undeclared bus y in module mux41_NBIT32_1 ... created as [31:0].

*** Memory Usage v#1 (Current mem = 386.629M, initial mem = 75.145M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=386.6M) ***
Top level cell is DLX.
Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.17min, fe_real=0.83min, fe_mem=414.5M) ***

{DETAILMESSAGE}**WARN: (ENCDB-2504):	Cell mux21_NBIT5_1 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell mux21_NBIT32_1 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell mux41_NBIT32_1 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell mux41_NBIT32_0 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell mux21_NBIT32_2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell mux21_NBIT32_3 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell mux21_NBIT5_0 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell mux21_NBIT32_4 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell mux21_NBIT32_5 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell mux21_NBIT32_0 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell adder_1 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell adder_2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell adder_0 is instantiated in the Verilog netlist, but is not defined.
Mark pin Y[31] of cell mux21_NBIT32_1 output for net regfile_data[31] in module writeback 
Mark pin Y[30] of cell mux21_NBIT32_1 output for net regfile_data[30] in module writeback 
Mark pin Y[29] of cell mux21_NBIT32_1 output for net regfile_data[29] in module writeback 
Mark pin Y[28] of cell mux21_NBIT32_1 output for net regfile_data[28] in module writeback 
Mark pin Y[27] of cell mux21_NBIT32_1 output for net regfile_data[27] in module writeback 
Mark pin Y[26] of cell mux21_NBIT32_1 output for net regfile_data[26] in module writeback 
Mark pin Y[25] of cell mux21_NBIT32_1 output for net regfile_data[25] in module writeback 
Mark pin Y[24] of cell mux21_NBIT32_1 output for net regfile_data[24] in module writeback 
Mark pin Y[23] of cell mux21_NBIT32_1 output for net regfile_data[23] in module writeback 
Mark pin Y[22] of cell mux21_NBIT32_1 output for net regfile_data[22] in module writeback 
Mark pin Y[21] of cell mux21_NBIT32_1 output for net regfile_data[21] in module writeback 
Mark pin Y[20] of cell mux21_NBIT32_1 output for net regfile_data[20] in module writeback 
Mark pin Y[19] of cell mux21_NBIT32_1 output for net regfile_data[19] in module writeback 
Mark pin Y[18] of cell mux21_NBIT32_1 output for net regfile_data[18] in module writeback 
Mark pin Y[17] of cell mux21_NBIT32_1 output for net regfile_data[17] in module writeback 
Mark pin Y[16] of cell mux21_NBIT32_1 output for net regfile_data[16] in module writeback 
Mark pin Y[15] of cell mux21_NBIT32_1 output for net regfile_data[15] in module writeback 
Mark pin Y[14] of cell mux21_NBIT32_1 output for net regfile_data[14] in module writeback 
Mark pin Y[13] of cell mux21_NBIT32_1 output for net regfile_data[13] in module writeback 
Mark pin Y[12] of cell mux21_NBIT32_1 output for net regfile_data[12] in module writeback 
Mark pin Y[11] of cell mux21_NBIT32_1 output for net regfile_data[11] in module writeback 
Mark pin Y[10] of cell mux21_NBIT32_1 output for net regfile_data[10] in module writeback 
Mark pin Y[9] of cell mux21_NBIT32_1 output for net regfile_data[9] in module writeback 
Mark pin Y[8] of cell mux21_NBIT32_1 output for net regfile_data[8] in module writeback 
Mark pin Y[7] of cell mux21_NBIT32_1 output for net regfile_data[7] in module writeback 
Mark pin Y[6] of cell mux21_NBIT32_1 output for net regfile_data[6] in module writeback 
Mark pin Y[5] of cell mux21_NBIT32_1 output for net regfile_data[5] in module writeback 
Mark pin Y[4] of cell mux21_NBIT32_1 output for net regfile_data[4] in module writeback 
Mark pin Y[3] of cell mux21_NBIT32_1 output for net regfile_data[3] in module writeback 
Mark pin Y[2] of cell mux21_NBIT32_1 output for net regfile_data[2] in module writeback 
Mark pin Y[1] of cell mux21_NBIT32_1 output for net regfile_data[1] in module writeback 
Mark pin Y[0] of cell mux21_NBIT32_1 output for net regfile_data[0] in module writeback 
Mark pin Y[4] of cell mux21_NBIT5_1 output for net regfile_addr_out[4] in module writeback 
Mark pin Y[3] of cell mux21_NBIT5_1 output for net regfile_addr_out[3] in module writeback 
Mark pin Y[2] of cell mux21_NBIT5_1 output for net regfile_addr_out[2] in module writeback 
Mark pin Y[1] of cell mux21_NBIT5_1 output for net regfile_addr_out[1] in module writeback 
Mark pin Y[0] of cell mux21_NBIT5_1 output for net regfile_addr_out[0] in module writeback 
Mark pin Y[31] of cell mux21_NBIT32_0 output for net toPC1[31] in module execute 
Mark pin Y[30] of cell mux21_NBIT32_0 output for net toPC1[30] in module execute 
Mark pin Y[29] of cell mux21_NBIT32_0 output for net toPC1[29] in module execute 
Mark pin Y[28] of cell mux21_NBIT32_0 output for net toPC1[28] in module execute 
Mark pin Y[27] of cell mux21_NBIT32_0 output for net toPC1[27] in module execute 
Mark pin Y[26] of cell mux21_NBIT32_0 output for net toPC1[26] in module execute 
Mark pin Y[25] of cell mux21_NBIT32_0 output for net toPC1[25] in module execute 
Mark pin Y[24] of cell mux21_NBIT32_0 output for net toPC1[24] in module execute 
Mark pin Y[23] of cell mux21_NBIT32_0 output for net toPC1[23] in module execute 
Mark pin Y[22] of cell mux21_NBIT32_0 output for net toPC1[22] in module execute 
Mark pin Y[21] of cell mux21_NBIT32_0 output for net toPC1[21] in module execute 
Mark pin Y[20] of cell mux21_NBIT32_0 output for net toPC1[20] in module execute 
Mark pin Y[19] of cell mux21_NBIT32_0 output for net toPC1[19] in module execute 
Mark pin Y[18] of cell mux21_NBIT32_0 output for net toPC1[18] in module execute 
Mark pin Y[17] of cell mux21_NBIT32_0 output for net toPC1[17] in module execute 
Mark pin Y[16] of cell mux21_NBIT32_0 output for net toPC1[16] in module execute 
Mark pin Y[15] of cell mux21_NBIT32_0 output for net toPC1[15] in module execute 
Mark pin Y[14] of cell mux21_NBIT32_0 output for net toPC1[14] in module execute 
Mark pin Y[13] of cell mux21_NBIT32_0 output for net toPC1[13] in module execute 
Mark pin Y[12] of cell mux21_NBIT32_0 output for net toPC1[12] in module execute 
Mark pin Y[11] of cell mux21_NBIT32_0 output for net toPC1[11] in module execute 
Mark pin Y[10] of cell mux21_NBIT32_0 output for net toPC1[10] in module execute 
Mark pin Y[9] of cell mux21_NBIT32_0 output for net toPC1[9] in module execute 
Mark pin Y[8] of cell mux21_NBIT32_0 output for net toPC1[8] in module execute 
Mark pin Y[7] of cell mux21_NBIT32_0 output for net toPC1[7] in module execute 
Mark pin Y[6] of cell mux21_NBIT32_0 output for net toPC1[6] in module execute 
Mark pin Y[5] of cell mux21_NBIT32_0 output for net toPC1[5] in module execute 
Mark pin Y[4] of cell mux21_NBIT32_0 output for net toPC1[4] in module execute 
Mark pin Y[3] of cell mux21_NBIT32_0 output for net toPC1[3] in module execute 
Mark pin Y[2] of cell mux21_NBIT32_0 output for net toPC1[2] in module execute 
Mark pin Y[1] of cell mux21_NBIT32_0 output for net toPC1[1] in module execute 
Mark pin Y[0] of cell mux21_NBIT32_0 output for net toPC1[0] in module execute 
Mark pin res[31] of cell adder_2 output for net toPC2[31] in module execute 
Mark pin res[30] of cell adder_2 output for net toPC2[30] in module execute 
Mark pin res[29] of cell adder_2 output for net toPC2[29] in module execute 
Mark pin res[28] of cell adder_2 output for net toPC2[28] in module execute 
Mark pin res[27] of cell adder_2 output for net toPC2[27] in module execute 
Mark pin res[26] of cell adder_2 output for net toPC2[26] in module execute 
Mark pin res[25] of cell adder_2 output for net toPC2[25] in module execute 
Mark pin res[24] of cell adder_2 output for net toPC2[24] in module execute 
Mark pin res[23] of cell adder_2 output for net toPC2[23] in module execute 
Mark pin res[22] of cell adder_2 output for net toPC2[22] in module execute 
Mark pin res[21] of cell adder_2 output for net toPC2[21] in module execute 
Mark pin res[20] of cell adder_2 output for net toPC2[20] in module execute 
Mark pin res[19] of cell adder_2 output for net toPC2[19] in module execute 
Mark pin res[18] of cell adder_2 output for net toPC2[18] in module execute 
Mark pin res[17] of cell adder_2 output for net toPC2[17] in module execute 
Mark pin res[16] of cell adder_2 output for net toPC2[16] in module execute 
Mark pin res[15] of cell adder_2 output for net toPC2[15] in module execute 
Mark pin res[14] of cell adder_2 output for net toPC2[14] in module execute 
Mark pin res[13] of cell adder_2 output for net toPC2[13] in module execute 
Mark pin res[12] of cell adder_2 output for net toPC2[12] in module execute 
Mark pin res[11] of cell adder_2 output for net toPC2[11] in module execute 
Mark pin res[10] of cell adder_2 output for net toPC2[10] in module execute 
Mark pin res[9] of cell adder_2 output for net toPC2[9] in module execute 
Mark pin res[8] of cell adder_2 output for net toPC2[8] in module execute 
Mark pin res[7] of cell adder_2 output for net toPC2[7] in module execute 
Mark pin res[6] of cell adder_2 output for net toPC2[6] in module execute 
Mark pin res[5] of cell adder_2 output for net toPC2[5] in module execute 
Mark pin res[4] of cell adder_2 output for net toPC2[4] in module execute 
Mark pin res[3] of cell adder_2 output for net toPC2[3] in module execute 
Mark pin res[2] of cell adder_2 output for net toPC2[2] in module execute 
Mark pin res[1] of cell adder_2 output for net toPC2[1] in module execute 
Mark pin res[0] of cell adder_2 output for net toPC2[0] in module execute 
Mark pin Y[31] of cell mux21_NBIT32_3 output for net addrMem[31] in module execute 
Mark pin Y[30] of cell mux21_NBIT32_3 output for net addrMem[30] in module execute 
Mark pin Y[29] of cell mux21_NBIT32_3 output for net addrMem[29] in module execute 
Mark pin Y[28] of cell mux21_NBIT32_3 output for net addrMem[28] in module execute 
Mark pin Y[27] of cell mux21_NBIT32_3 output for net addrMem[27] in module execute 
Mark pin Y[26] of cell mux21_NBIT32_3 output for net addrMem[26] in module execute 
Mark pin Y[25] of cell mux21_NBIT32_3 output for net addrMem[25] in module execute 
Mark pin Y[24] of cell mux21_NBIT32_3 output for net addrMem[24] in module execute 
Mark pin Y[23] of cell mux21_NBIT32_3 output for net addrMem[23] in module execute 
Mark pin Y[22] of cell mux21_NBIT32_3 output for net addrMem[22] in module execute 
Mark pin Y[21] of cell mux21_NBIT32_3 output for net addrMem[21] in module execute 
Mark pin Y[20] of cell mux21_NBIT32_3 output for net addrMem[20] in module execute 
Mark pin Y[19] of cell mux21_NBIT32_3 output for net addrMem[19] in module execute 
Mark pin Y[18] of cell mux21_NBIT32_3 output for net addrMem[18] in module execute 
Mark pin Y[17] of cell mux21_NBIT32_3 output for net addrMem[17] in module execute 
Mark pin Y[16] of cell mux21_NBIT32_3 output for net addrMem[16] in module execute 
Mark pin Y[15] of cell mux21_NBIT32_3 output for net addrMem[15] in module execute 
Mark pin Y[14] of cell mux21_NBIT32_3 output for net addrMem[14] in module execute 
Mark pin Y[13] of cell mux21_NBIT32_3 output for net addrMem[13] in module execute 
Mark pin Y[12] of cell mux21_NBIT32_3 output for net addrMem[12] in module execute 
Mark pin Y[11] of cell mux21_NBIT32_3 output for net addrMem[11] in module execute 
Mark pin Y[10] of cell mux21_NBIT32_3 output for net addrMem[10] in module execute 
Mark pin Y[9] of cell mux21_NBIT32_3 output for net addrMem[9] in module execute 
Mark pin Y[8] of cell mux21_NBIT32_3 output for net addrMem[8] in module execute 
Mark pin Y[7] of cell mux21_NBIT32_3 output for net addrMem[7] in module execute 
Mark pin Y[6] of cell mux21_NBIT32_3 output for net addrMem[6] in module execute 
Mark pin Y[5] of cell mux21_NBIT32_3 output for net addrMem[5] in module execute 
Mark pin Y[4] of cell mux21_NBIT32_3 output for net addrMem[4] in module execute 
Mark pin Y[3] of cell mux21_NBIT32_3 output for net addrMem[3] in module execute 
Mark pin Y[2] of cell mux21_NBIT32_3 output for net addrMem[2] in module execute 
Mark pin Y[1] of cell mux21_NBIT32_3 output for net addrMem[1] in module execute 
Mark pin Y[0] of cell mux21_NBIT32_3 output for net addrMem[0] in module execute 
Mark pin Y[4] of cell mux21_NBIT5_0 output for net addrRF[4] in module execute 
Mark pin Y[3] of cell mux21_NBIT5_0 output for net addrRF[3] in module execute 
Mark pin Y[2] of cell mux21_NBIT5_0 output for net addrRF[2] in module execute 
Mark pin Y[1] of cell mux21_NBIT5_0 output for net addrRF[1] in module execute 
Mark pin Y[0] of cell mux21_NBIT5_0 output for net addrRF[0] in module execute 
Mark pin Y[31] of cell mux21_NBIT32_2 output for net B_inALU_i[31] in module execute 
Mark pin Y[30] of cell mux21_NBIT32_2 output for net B_inALU_i[30] in module execute 
Mark pin Y[29] of cell mux21_NBIT32_2 output for net B_inALU_i[29] in module execute 
Mark pin Y[28] of cell mux21_NBIT32_2 output for net B_inALU_i[28] in module execute 
Mark pin Y[27] of cell mux21_NBIT32_2 output for net B_inALU_i[27] in module execute 
Mark pin Y[26] of cell mux21_NBIT32_2 output for net B_inALU_i[26] in module execute 
Mark pin Y[25] of cell mux21_NBIT32_2 output for net B_inALU_i[25] in module execute 
Mark pin Y[24] of cell mux21_NBIT32_2 output for net B_inALU_i[24] in module execute 
Mark pin Y[23] of cell mux21_NBIT32_2 output for net B_inALU_i[23] in module execute 
Mark pin Y[22] of cell mux21_NBIT32_2 output for net B_inALU_i[22] in module execute 
Mark pin Y[21] of cell mux21_NBIT32_2 output for net B_inALU_i[21] in module execute 
Mark pin Y[20] of cell mux21_NBIT32_2 output for net B_inALU_i[20] in module execute 
Mark pin Y[19] of cell mux21_NBIT32_2 output for net B_inALU_i[19] in module execute 
Mark pin Y[18] of cell mux21_NBIT32_2 output for net B_inALU_i[18] in module execute 
Mark pin Y[17] of cell mux21_NBIT32_2 output for net B_inALU_i[17] in module execute 
Mark pin Y[16] of cell mux21_NBIT32_2 output for net B_inALU_i[16] in module execute 
Mark pin Y[15] of cell mux21_NBIT32_2 output for net B_inALU_i[15] in module execute 
Mark pin Y[14] of cell mux21_NBIT32_2 output for net B_inALU_i[14] in module execute 
Mark pin Y[13] of cell mux21_NBIT32_2 output for net B_inALU_i[13] in module execute 
Mark pin Y[12] of cell mux21_NBIT32_2 output for net B_inALU_i[12] in module execute 
Mark pin Y[11] of cell mux21_NBIT32_2 output for net B_inALU_i[11] in module execute 
Mark pin Y[10] of cell mux21_NBIT32_2 output for net B_inALU_i[10] in module execute 
Mark pin Y[9] of cell mux21_NBIT32_2 output for net B_inALU_i[9] in module execute 
Mark pin Y[8] of cell mux21_NBIT32_2 output for net B_inALU_i[8] in module execute 
Mark pin Y[7] of cell mux21_NBIT32_2 output for net B_inALU_i[7] in module execute 
Mark pin Y[6] of cell mux21_NBIT32_2 output for net B_inALU_i[6] in module execute 
Mark pin Y[5] of cell mux21_NBIT32_2 output for net B_inALU_i[5] in module execute 
Mark pin Y[4] of cell mux21_NBIT32_2 output for net B_inALU_i[4] in module execute 
Mark pin Y[3] of cell mux21_NBIT32_2 output for net B_inALU_i[3] in module execute 
Mark pin Y[2] of cell mux21_NBIT32_2 output for net B_inALU_i[2] in module execute 
Mark pin Y[1] of cell mux21_NBIT32_2 output for net B_inALU_i[1] in module execute 
Mark pin Y[0] of cell mux21_NBIT32_2 output for net B_inALU_i[0] in module execute 
Mark pin y[31] of cell mux41_NBIT32_1 output for net writeData[31] in module execute.
Mark pin y[30] of cell mux41_NBIT32_1 output for net writeData[30] in module execute.
Mark pin y[29] of cell mux41_NBIT32_1 output for net writeData[29] in module execute.
Mark pin y[28] of cell mux41_NBIT32_1 output for net writeData[28] in module execute.
Mark pin y[27] of cell mux41_NBIT32_1 output for net writeData[27] in module execute.
Mark pin y[26] of cell mux41_NBIT32_1 output for net writeData[26] in module execute.
Mark pin y[25] of cell mux41_NBIT32_1 output for net writeData[25] in module execute.
Mark pin y[24] of cell mux41_NBIT32_1 output for net writeData[24] in module execute.
Mark pin y[23] of cell mux41_NBIT32_1 output for net writeData[23] in module execute.
Mark pin y[22] of cell mux41_NBIT32_1 output for net writeData[22] in module execute.
Mark pin y[21] of cell mux41_NBIT32_1 output for net writeData[21] in module execute.
Mark pin y[20] of cell mux41_NBIT32_1 output for net writeData[20] in module execute.
Mark pin y[19] of cell mux41_NBIT32_1 output for net writeData[19] in module execute.
Mark pin y[18] of cell mux41_NBIT32_1 output for net writeData[18] in module execute.
Mark pin y[17] of cell mux41_NBIT32_1 output for net writeData[17] in module execute.
Mark pin y[16] of cell mux41_NBIT32_1 output for net writeData[16] in module execute.
Mark pin y[15] of cell mux41_NBIT32_1 output for net writeData[15] in module execute.
Mark pin y[14] of cell mux41_NBIT32_1 output for net writeData[14] in module execute.
Mark pin y[13] of cell mux41_NBIT32_1 output for net writeData[13] in module execute.
Mark pin y[12] of cell mux41_NBIT32_1 output for net writeData[12] in module execute.
Mark pin y[11] of cell mux41_NBIT32_1 output for net writeData[11] in module execute.
Mark pin y[10] of cell mux41_NBIT32_1 output for net writeData[10] in module execute.
Mark pin y[9] of cell mux41_NBIT32_1 output for net writeData[9] in module execute.
Mark pin y[8] of cell mux41_NBIT32_1 output for net writeData[8] in module execute.
Mark pin y[7] of cell mux41_NBIT32_1 output for net writeData[7] in module execute.
Mark pin y[6] of cell mux41_NBIT32_1 output for net writeData[6] in module execute.
Mark pin y[5] of cell mux41_NBIT32_1 output for net writeData[5] in module execute.
Mark pin y[4] of cell mux41_NBIT32_1 output for net writeData[4] in module execute.
Mark pin y[3] of cell mux41_NBIT32_1 output for net writeData[3] in module execute.
Mark pin y[2] of cell mux41_NBIT32_1 output for net writeData[2] in module execute.
Mark pin y[1] of cell mux41_NBIT32_1 output for net writeData[1] in module execute.
Mark pin y[0] of cell mux41_NBIT32_1 output for net writeData[0] in module execute.
Mark pin res[9] of cell adder_0 output for net \resAdd1_i[9]  in module execute.
Mark pin res[8] of cell adder_0 output for net \resAdd1_i[8]  in module execute.
Mark pin res[7] of cell adder_0 output for net \resAdd1_i[7]  in module execute.
Mark pin res[6] of cell adder_0 output for net \resAdd1_i[6]  in module execute.
Mark pin res[5] of cell adder_0 output for net \resAdd1_i[5]  in module execute.
Mark pin res[4] of cell adder_0 output for net \resAdd1_i[4]  in module execute.
Mark pin res[3] of cell adder_0 output for net \resAdd1_i[3]  in module execute.
Mark pin res[31] of cell adder_0 output for net \resAdd1_i[31]  in module execute.
Mark pin res[30] of cell adder_0 output for net \resAdd1_i[30]  in module execute.
Mark pin res[2] of cell adder_0 output for net \resAdd1_i[2]  in module execute.
Mark pin res[29] of cell adder_0 output for net \resAdd1_i[29]  in module execute.
Mark pin res[28] of cell adder_0 output for net \resAdd1_i[28]  in module execute.
Mark pin res[27] of cell adder_0 output for net \resAdd1_i[27]  in module execute.
Mark pin res[26] of cell adder_0 output for net \resAdd1_i[26]  in module execute.
Mark pin res[25] of cell adder_0 output for net \resAdd1_i[25]  in module execute.
Mark pin res[24] of cell adder_0 output for net \resAdd1_i[24]  in module execute.
Mark pin res[23] of cell adder_0 output for net \resAdd1_i[23]  in module execute.
Mark pin res[22] of cell adder_0 output for net \resAdd1_i[22]  in module execute.
Mark pin res[21] of cell adder_0 output for net \resAdd1_i[21]  in module execute.
Mark pin res[20] of cell adder_0 output for net \resAdd1_i[20]  in module execute.
Mark pin res[1] of cell adder_0 output for net \resAdd1_i[1]  in module execute.
Mark pin res[19] of cell adder_0 output for net \resAdd1_i[19]  in module execute.
Mark pin res[18] of cell adder_0 output for net \resAdd1_i[18]  in module execute.
Mark pin res[17] of cell adder_0 output for net \resAdd1_i[17]  in module execute.
Mark pin res[16] of cell adder_0 output for net \resAdd1_i[16]  in module execute.
Mark pin res[15] of cell adder_0 output for net \resAdd1_i[15]  in module execute.
Mark pin res[14] of cell adder_0 output for net \resAdd1_i[14]  in module execute.
Mark pin res[13] of cell adder_0 output for net \resAdd1_i[13]  in module execute.
Mark pin res[12] of cell adder_0 output for net \resAdd1_i[12]  in module execute.
Mark pin res[11] of cell adder_0 output for net \resAdd1_i[11]  in module execute.
Mark pin res[10] of cell adder_0 output for net \resAdd1_i[10]  in module execute.
Mark pin res[0] of cell adder_0 output for net \resAdd1_i[0]  in module execute.
Mark pin res[9] of cell adder_1 output for net \link_value_i[9]  in module execute.
Mark pin res[8] of cell adder_1 output for net \link_value_i[8]  in module execute.
Mark pin res[7] of cell adder_1 output for net \link_value_i[7]  in module execute.
Mark pin res[6] of cell adder_1 output for net \link_value_i[6]  in module execute.
Mark pin res[5] of cell adder_1 output for net \link_value_i[5]  in module execute.
Mark pin res[4] of cell adder_1 output for net \link_value_i[4]  in module execute.
Mark pin res[3] of cell adder_1 output for net \link_value_i[3]  in module execute.
Mark pin res[31] of cell adder_1 output for net \link_value_i[31]  in module execute.
Mark pin res[30] of cell adder_1 output for net \link_value_i[30]  in module execute.
Mark pin res[2] of cell adder_1 output for net \link_value_i[2]  in module execute.
Mark pin res[29] of cell adder_1 output for net \link_value_i[29]  in module execute.
Mark pin res[28] of cell adder_1 output for net \link_value_i[28]  in module execute.
Mark pin res[27] of cell adder_1 output for net \link_value_i[27]  in module execute.
Mark pin res[26] of cell adder_1 output for net \link_value_i[26]  in module execute.
Mark pin res[25] of cell adder_1 output for net \link_value_i[25]  in module execute.
Mark pin res[24] of cell adder_1 output for net \link_value_i[24]  in module execute.
Mark pin res[23] of cell adder_1 output for net \link_value_i[23]  in module execute.
Mark pin res[22] of cell adder_1 output for net \link_value_i[22]  in module execute.
Mark pin res[21] of cell adder_1 output for net \link_value_i[21]  in module execute.
Mark pin res[20] of cell adder_1 output for net \link_value_i[20]  in module execute.
Mark pin res[1] of cell adder_1 output for net \link_value_i[1]  in module execute.
Mark pin res[19] of cell adder_1 output for net \link_value_i[19]  in module execute.
Mark pin res[18] of cell adder_1 output for net \link_value_i[18]  in module execute.
Mark pin res[17] of cell adder_1 output for net \link_value_i[17]  in module execute.
Mark pin res[16] of cell adder_1 output for net \link_value_i[16]  in module execute.
Mark pin res[15] of cell adder_1 output for net \link_value_i[15]  in module execute.
Mark pin res[14] of cell adder_1 output for net \link_value_i[14]  in module execute.
Mark pin res[13] of cell adder_1 output for net \link_value_i[13]  in module execute.
Mark pin res[12] of cell adder_1 output for net \link_value_i[12]  in module execute.
Mark pin res[11] of cell adder_1 output for net \link_value_i[11]  in module execute.
Mark pin res[10] of cell adder_1 output for net \link_value_i[10]  in module execute.
Mark pin res[0] of cell adder_1 output for net \link_value_i[0]  in module execute.
Mark pin Y[9] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[9]  in module execute.
Mark pin Y[8] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[8]  in module execute.
Mark pin Y[7] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[7]  in module execute.
Mark pin Y[6] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[6]  in module execute.
Mark pin Y[5] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[5]  in module execute.
Mark pin Y[4] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[4]  in module execute.
Mark pin Y[3] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[3]  in module execute.
Mark pin Y[31] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[31]  in module execute.
Mark pin Y[30] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[30]  in module execute.
Mark pin Y[2] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[2]  in module execute.
Mark pin Y[29] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[29]  in module execute.
Mark pin Y[28] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[28]  in module execute.
Mark pin Y[27] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[27]  in module execute.
Mark pin Y[26] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[26]  in module execute.
Mark pin Y[25] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[25]  in module execute.
Mark pin Y[24] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[24]  in module execute.
Mark pin Y[23] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[23]  in module execute.
Mark pin Y[22] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[22]  in module execute.
Mark pin Y[21] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[21]  in module execute.
Mark pin Y[20] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[20]  in module execute.
Mark pin Y[1] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[1]  in module execute.
Mark pin Y[19] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[19]  in module execute.
Mark pin Y[18] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[18]  in module execute.
Mark pin Y[17] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[17]  in module execute.
Mark pin Y[16] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[16]  in module execute.
Mark pin Y[15] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[15]  in module execute.
Mark pin Y[14] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[14]  in module execute.
Mark pin Y[13] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[13]  in module execute.
Mark pin Y[12] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[12]  in module execute.
Mark pin Y[11] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[11]  in module execute.
Mark pin Y[10] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[10]  in module execute.
Mark pin Y[0] of cell mux21_NBIT32_5 output for net \link2lhi_wire_i[0]  in module execute.
Mark pin Y[9] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[9]  in module execute.
Mark pin Y[8] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[8]  in module execute.
Mark pin Y[7] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[7]  in module execute.
Mark pin Y[6] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[6]  in module execute.
Mark pin Y[5] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[5]  in module execute.
Mark pin Y[4] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[4]  in module execute.
Mark pin Y[3] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[3]  in module execute.
Mark pin Y[31] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[31]  in module execute.
Mark pin Y[30] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[30]  in module execute.
Mark pin Y[2] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[2]  in module execute.
Mark pin Y[29] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[29]  in module execute.
Mark pin Y[28] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[28]  in module execute.
Mark pin Y[27] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[27]  in module execute.
Mark pin Y[26] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[26]  in module execute.
Mark pin Y[25] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[25]  in module execute.
Mark pin Y[24] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[24]  in module execute.
Mark pin Y[23] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[23]  in module execute.
Mark pin Y[22] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[22]  in module execute.
Mark pin Y[21] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[21]  in module execute.
Mark pin Y[20] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[20]  in module execute.
Mark pin Y[1] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[1]  in module execute.
Mark pin Y[19] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[19]  in module execute.
Mark pin Y[18] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[18]  in module execute.
Mark pin Y[17] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[17]  in module execute.
Mark pin Y[16] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[16]  in module execute.
Mark pin Y[15] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[15]  in module execute.
Mark pin Y[14] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[14]  in module execute.
Mark pin Y[13] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[13]  in module execute.
Mark pin Y[12] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[12]  in module execute.
Mark pin Y[11] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[11]  in module execute.
Mark pin Y[10] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[10]  in module execute.
Mark pin Y[0] of cell mux21_NBIT32_4 output for net \lhi2mov_wire_i[0]  in module execute.
Mark pin y[31] of cell mux41_NBIT32_0 output for net A_inALU_i[31] in module execute.
Mark pin y[30] of cell mux41_NBIT32_0 output for net A_inALU_i[30] in module execute.
Mark pin y[29] of cell mux41_NBIT32_0 output for net A_inALU_i[29] in module execute.
Mark pin y[28] of cell mux41_NBIT32_0 output for net A_inALU_i[28] in module execute.
Mark pin y[27] of cell mux41_NBIT32_0 output for net A_inALU_i[27] in module execute.
Mark pin y[26] of cell mux41_NBIT32_0 output for net A_inALU_i[26] in module execute.
Mark pin y[25] of cell mux41_NBIT32_0 output for net A_inALU_i[25] in module execute.
Mark pin y[24] of cell mux41_NBIT32_0 output for net A_inALU_i[24] in module execute.
Mark pin y[23] of cell mux41_NBIT32_0 output for net A_inALU_i[23] in module execute.
Mark pin y[22] of cell mux41_NBIT32_0 output for net A_inALU_i[22] in module execute.
Mark pin y[21] of cell mux41_NBIT32_0 output for net A_inALU_i[21] in module execute.
Mark pin y[20] of cell mux41_NBIT32_0 output for net A_inALU_i[20] in module execute.
Mark pin y[19] of cell mux41_NBIT32_0 output for net A_inALU_i[19] in module execute.
Mark pin y[18] of cell mux41_NBIT32_0 output for net A_inALU_i[18] in module execute.
Mark pin y[17] of cell mux41_NBIT32_0 output for net A_inALU_i[17] in module execute.
Mark pin y[16] of cell mux41_NBIT32_0 output for net A_inALU_i[16] in module execute.
Mark pin y[15] of cell mux41_NBIT32_0 output for net A_inALU_i[15] in module execute.
Mark pin y[14] of cell mux41_NBIT32_0 output for net A_inALU_i[14] in module execute.
Mark pin y[13] of cell mux41_NBIT32_0 output for net A_inALU_i[13] in module execute.
Mark pin y[12] of cell mux41_NBIT32_0 output for net A_inALU_i[12] in module execute.
Mark pin y[11] of cell mux41_NBIT32_0 output for net A_inALU_i[11] in module execute.
Mark pin y[10] of cell mux41_NBIT32_0 output for net A_inALU_i[10] in module execute.
Mark pin y[9] of cell mux41_NBIT32_0 output for net A_inALU_i[9] in module execute.
Mark pin y[8] of cell mux41_NBIT32_0 output for net A_inALU_i[8] in module execute.
Mark pin y[7] of cell mux41_NBIT32_0 output for net A_inALU_i[7] in module execute.
Mark pin y[6] of cell mux41_NBIT32_0 output for net A_inALU_i[6] in module execute.
Mark pin y[5] of cell mux41_NBIT32_0 output for net A_inALU_i[5] in module execute.
Mark pin y[4] of cell mux41_NBIT32_0 output for net A_inALU_i[4] in module execute.
Mark pin y[3] of cell mux41_NBIT32_0 output for net A_inALU_i[3] in module execute.
Mark pin y[2] of cell mux41_NBIT32_0 output for net A_inALU_i[2] in module execute.
Mark pin y[1] of cell mux41_NBIT32_0 output for net A_inALU_i[1] in module execute.
Mark pin y[0] of cell mux41_NBIT32_0 output for net A_inALU_i[0] in module execute.
Found empty module (mux21_NBIT5_1).
Found empty module (mux21_NBIT32_1).
Found empty module (mux41_NBIT32_1).
Found empty module (mux41_NBIT32_0).
Found empty module (mux21_NBIT32_2).
Found empty module (mux21_NBIT32_3).
Found empty module (mux21_NBIT5_0).
Found empty module (mux21_NBIT32_4).
Found empty module (mux21_NBIT32_5).
Found empty module (mux21_NBIT32_0).
Found empty module (adder_1).
Found empty module (adder_2).
Found empty module (adder_0).
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 13 cells.
Building hierarchical netlist for Cell DLX ...
*** Netlist is unique.
** info: there are 186 modules.
** info: there are 6889 stdCell insts.

*** Memory Usage v#1 (Current mem = 424.980M, initial mem = 75.145M) ***
*info - Done with setDoAssign with 545 assigns removed and 0 assigns could not be removed.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'DLX_postsyn.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=258.1M, current mem=428.3M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.987282595777 0.699984 4 4 4 4
Adjusting Core to Left to: 4.1800. Core to Bottom to: 4.0600.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -stacked_via_top_layer metal10 -around core -jog_distance 0.095 -threshold 0.095 -nets {gnd vdd} -stacked_via_bottom_layer metal1 -layer {bottom metal9 top metal9 right metal10 left metal10} -width 0.8 -spacing 0.8 -offset 0.095

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 432.1M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -set_to_set_distance 20 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.8 -xleft_offset 15 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 0.8 -nets {gnd vdd} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 12 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 432.7M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal10 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -stripeSCpinTarget { blockring padring ring stripe ringpin blockpin } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal10 -crossoverViaTopLayer metal10 -targetViaBottomLayer metal1 -nets { gnd vdd }
**WARN: (ENCSR-4054):	Option "-checkAlignedSecondaryPin" is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "-checkAlignedSecondaryPin" from your script.
**WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
**WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Wed Sep 14 17:15:52 2016 ***
SPECIAL ROUTE ran on directory: /home/ms16.20/DLX-physical/result_DLX
SPECIAL ROUTE ran on machine: microelnsys (Linux 2.6.18-410.el5 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLefConvention"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteStopBlockPin set to "nearestTarget"
srouteStripeCoreTarget set to "blockring padring ring stripe ringpin blockpin"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 925.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 34 used
Read in 34 components
  34 core components: 34 unplaced, 0 placed, 0 fixed
Read in 167 logical pins
Read in 167 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net vdd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net gnd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 178
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 89
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 963.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Wed Sep 14 17:15:53 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Sep 14 17:15:53 2016

sroute post-processing starts at Wed Sep 14 17:15:53 2016
The viaGen is rebuilding shadow vias for net vdd.

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (1.68, 3.66) (2.40, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (21.58, 3.66) (21.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (41.58, 3.66) (41.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (61.58, 3.66) (61.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (81.58, 3.66) (81.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (101.58, 3.66) (101.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (121.58, 3.66) (121.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (133.45, 3.66) (134.16, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (1.68, 126.86) (2.40, 127.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (21.58, 126.86) (21.58, 127.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (41.58, 126.86) (41.58, 127.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (61.58, 126.86) (61.58, 127.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (81.58, 126.86) (81.58, 127.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (101.58, 126.86) (101.58, 127.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (121.58, 126.86) (121.58, 127.66)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (133.45, 126.86) (134.16, 127.66)
sroute post-processing ends at Wed Sep 14 17:15:53 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 2.18 megs
sroute: Total Peak Memory used = 437.13 megs
**WARN: (ENCSYT-13331):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, please remove the obsolete command from your script and use 'setPlaceMode -prerouteAsObs' to replace it.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17310 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 460.5M, InitMEM = 460.5M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=484.867 CPU=0:00:01.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:03.0  mem= 484.9M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 657 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=486.0M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=492.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=498.0M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=283.6M, current mem=473.0M)
***Info:set default view from current views (1 active views)****
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'DLX_postsyn.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=283.6M, current mem=454.0M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
#std cell=6232 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=6355 #term=22507 #term/net=3.54, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=163
stdCell: 6232 single + 0 double + 0 multi
Total standard cell length = 7.5080 (mm), area = 0.0105 (mm^2)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Average module density = 0.669.
Density for the design = 0.669.
       = stdcell_area 39516 sites (10511 um^2) / alloc_area 59048 sites (15707 um^2).
Pin Density = 0.570.
            = total # of pins 22507 / total Instance area 39516.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.554e-10 (5.74e-10 2.81e-10)
              Est.  stn bbox = 8.554e-10 (5.74e-10 2.81e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 485.0M
Iteration  2: Total net bbox = 8.554e-10 (5.74e-10 2.81e-10)
              Est.  stn bbox = 8.554e-10 (5.74e-10 2.81e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 485.0M
Iteration  3: Total net bbox = 4.913e+03 (2.50e+03 2.42e+03)
              Est.  stn bbox = 4.913e+03 (2.50e+03 2.42e+03)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 485.2M
Iteration  4: Total net bbox = 1.631e+04 (7.89e+03 8.41e+03)
              Est.  stn bbox = 1.631e+04 (7.89e+03 8.41e+03)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 485.2M
Iteration  5: Total net bbox = 3.065e+04 (1.30e+04 1.76e+04)
              Est.  stn bbox = 3.065e+04 (1.30e+04 1.76e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 485.2M
Iteration  6: Total net bbox = 3.682e+04 (1.68e+04 2.00e+04)
              Est.  stn bbox = 3.682e+04 (1.68e+04 2.00e+04)
              cpu = 0:00:03.7 real = 0:00:03.0 mem = 486.2M
Iteration  7: Total net bbox = 4.104e+04 (1.92e+04 2.19e+04)
              Est.  stn bbox = 5.969e+04 (2.76e+04 3.21e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 482.6M
Iteration  8: Total net bbox = 4.104e+04 (1.92e+04 2.19e+04)
              Est.  stn bbox = 5.969e+04 (2.76e+04 3.21e+04)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 482.6M
Iteration  9: Total net bbox = 4.262e+04 (2.04e+04 2.22e+04)
              Est.  stn bbox = 6.150e+04 (2.91e+04 3.24e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 483.7M
Iteration 10: Total net bbox = 4.262e+04 (2.04e+04 2.22e+04)
              Est.  stn bbox = 6.150e+04 (2.91e+04 3.24e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 483.7M
Iteration 11: Total net bbox = 4.604e+04 (2.21e+04 2.39e+04)
              Est.  stn bbox = 6.452e+04 (3.07e+04 3.38e+04)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 483.7M
Iteration 12: Total net bbox = 4.604e+04 (2.21e+04 2.39e+04)
              Est.  stn bbox = 6.452e+04 (3.07e+04 3.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 483.7M
*** cost = 4.604e+04 (2.21e+04 2.39e+04) (cpu for global=0:00:27.2) real=0:00:28.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:21.2 real: 0:00:22.0
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=286.9M, current mem=457.1M)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=457.1MB) @(0:00:53.2 - 0:00:53.7).
move report: preRPlace moves 6232 insts, mean move: 0.42 um, max move: 1.55 um
	max move on inst (u_DataPath/u_idexreg/U188): (13.76, 120.97) --> (12.92, 120.26)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 4.445e+04 = 2.015e+04 H + 2.430e+04 V
wire length = 4.401e+04 = 1.986e+04 H + 2.414e+04 V
Placement tweakage ends.
move report: tweak moves 837 insts, mean move: 1.87 um, max move: 8.81 um
	max move on inst (u_DataPath/u_execute/EXALU/U40): (108.49, 90.86) --> (101.08, 89.46)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:01.0, mem=457.1MB) @(0:00:53.7 - 0:00:54.2).
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:01.0)
move report: xdp moves 2720 insts, mean move: 2.27 um, max move: 14.93 um
	max move on inst (u_DataPath/u_execute/EXALU/add_64/U1_19): (122.17, 76.86) --> (117.04, 86.66)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:01.7, real=0:00:02.0, mem=459.2MB) @(0:00:54.2 - 0:00:56.0).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=459.2MB) @(0:00:56.0 - 0:00:56.0).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 6232 insts, mean move: 1.30 um, max move: 14.32 um
	max move on inst (u_DataPath/u_execute/EXALU/add_64/U1_19): (122.13, 77.43) --> (117.04, 86.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.32 um
  inst (u_DataPath/u_execute/EXALU/add_64/U1_19) with max move: (122.13, 77.4295) -> (117.04, 86.66)
  mean    (X+Y) =         1.30 um
Total instances flipped for WireLenOpt: 4439
Total instances moved : 6232
*** cpu=0:00:02.8   mem=459.2M  mem(used)=2.1M***
[CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:03.0, mem=459.2MB) @(0:00:53.2 - 0:00:56.0).
Total net length = 4.207e+04 (1.941e+04 2.266e+04) (ext = 2.562e+03)
*** End of Placement (cpu=0:00:33.0, real=0:00:33.0, mem=459.2M) ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 = 7.78 % ( 7 / 90 )
*** Free Virtual Timing Model ...(mem=453.1M)
Starting IO pin assignment...
Completed IO pin assignment.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'DLX_postsyn.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=286.9M, current mem=453.3M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=453.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (271640 262520)
coreBox:    (8360 8120) (263640 254520)

Phase 1a route (0:00:00.1 456.1M):
Est net length = 5.889e+04um = 2.842e+04H + 3.047e+04V
Usage: (18.4%H 26.6%V) = (3.921e+04um 6.063e+04um) = (22943 36251)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 183 = 0 (0.00% H) + 183 (2.79% V)

Phase 1b route (0:00:00.0 458.6M):
Usage: (18.4%H 26.6%V) = (3.914e+04um 6.064e+04um) = (22899 36251)
Overflow: 182 = 0 (0.00% H) + 182 (2.78% V)

Phase 1c route (0:00:00.0 458.6M):
Usage: (18.3%H 26.6%V) = (3.892e+04um 6.057e+04um) = (22776 36213)
Overflow: 159 = 0 (0.00% H) + 159 (2.42% V)

Phase 1d route (0:00:00.0 458.6M):
Usage: (18.3%H 26.6%V) = (3.893e+04um 6.056e+04um) = (22780 36213)
Overflow: 156 = 0 (0.00% H) + 156 (2.37% V)

Phase 1a-1d Overflow: 0.00% H + 2.37% V (0:00:00.2 458.6M)


Phase 1e route (0:00:00.0 459.3M):
Usage: (18.4%H 26.6%V) = (3.918e+04um 6.062e+04um) = (22926 36256)
Overflow: 73 = 0 (0.00% H) + 73 (1.12% V)

Phase 1f route (0:00:00.0 459.3M):
Usage: (18.5%H 26.6%V) = (3.931e+04um 6.067e+04um) = (23001 36284)
Overflow: 40 = 0 (0.00% H) + 40 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -1:	0	 0.00%	38	 0.58%
--------------------------------------
  0:	0	 0.00%	175	 2.67%
  1:	0	 0.00%	79	 1.20%
  2:	1	 0.02%	84	 1.28%
  3:	9	 0.14%	81	 1.23%
  4:	20	 0.30%	142	 2.16%
  5:	6530	99.54%	5960	90.85%


Phase 1e-1f Overflow: 0.00% H + 0.61% V (0:00:00.0 459.3M)

Global route (cpu=0.2s real=0.0s 456.8M)
Phase 1l route (0:00:00.3 456.4M):


*** After '-updateRemainTrks' operation: 

Usage: (20.0%H 27.1%V) = (4.278e+04um 6.129e+04um) = (24950 36892)
Overflow: 193 = 1 (0.02% H) + 192 (2.92% V)

Phase 1l Overflow: 0.02% H + 2.92% V (0:00:00.0 459.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	16	 0.24%
 -4:	0	 0.00%	10	 0.15%
 -3:	0	 0.00%	23	 0.35%
 -2:	0	 0.00%	34	 0.52%
 -1:	1	 0.02%	44	 0.67%
--------------------------------------
  0:	2	 0.03%	95	 1.45%
  1:	4	 0.06%	94	 1.43%
  2:	9	 0.14%	105	 1.60%
  3:	27	 0.41%	103	 1.57%
  4:	27	 0.41%	122	 1.86%
  5:	6490	98.93%	5914	90.15%


*** Completed Phase 1 route (0:00:00.6 454.5M) ***


Total length: 6.761e+04um, number of vias: 41738
M1(H) length: 3.046e+03um, number of vias: 22324
M2(V) length: 2.721e+04um, number of vias: 15239
M3(H) length: 2.619e+04um, number of vias: 3167
M4(V) length: 8.465e+03um, number of vias: 564
M5(H) length: 1.096e+03um, number of vias: 394
M6(V) length: 1.537e+03um, number of vias: 30
M7(H) length: 2.683e+01um, number of vias: 14
M8(V) length: 3.496e+01um, number of vias: 6
M9(H) length: 2.860e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.4 459.8M) ***

*** Finished all Phases (cpu=0:00:01.1 mem=459.8M) ***
Peak Memory Usage was 464.8M 
*** Finished trialRoute (cpu=0:00:01.1 mem=459.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.015244(H) 2.921448(V).
Start repairing congestion with level 4.
congAuto 1st round: bin height 4 and width 4
Iteration  7: Total net bbox = 4.041e+04 (1.90e+04 2.14e+04)
              Est.  stn bbox = 4.041e+04 (1.90e+04 2.14e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 463.9M
Iteration  8: Total net bbox = 4.111e+04 (1.94e+04 2.18e+04)
              Est.  stn bbox = 4.111e+04 (1.94e+04 2.18e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 460.6M
Iteration  9: Total net bbox = 4.258e+04 (2.01e+04 2.24e+04)
              Est.  stn bbox = 4.258e+04 (2.01e+04 2.24e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 460.8M
Iteration 10: Total net bbox = 4.356e+04 (2.08e+04 2.28e+04)
              Est.  stn bbox = 4.356e+04 (2.08e+04 2.28e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 460.8M
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=455.3MB) @(0:01:05 - 0:01:06).
move report: preRPlace moves 1781 insts, mean move: 0.27 um, max move: 1.71 um
	max move on inst (u_DataPath/u_execute/EXALU/sub_67/U5): (91.58, 116.06) --> (93.29, 116.06)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 4.500e+04 = 2.159e+04 H + 2.341e+04 V
wire length = 4.277e+04 = 1.935e+04 H + 2.341e+04 V
Placement tweakage ends.
move report: tweak moves 899 insts, mean move: 1.28 um, max move: 5.89 um
	max move on inst (u_DataPath/u_memory/dram/mmu_in0/U89): (124.83, 13.86) --> (130.72, 13.86)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:01.0, mem=455.3MB) @(0:01:06 - 0:01:06).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=455.3MB) @(0:01:06 - 0:01:06).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2335 insts, mean move: 0.64 um, max move: 5.70 um
	max move on inst (u_DataPath/u_memory/dram/mmu_in0/U89): (125.02, 13.86) --> (130.72, 13.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.70 um
  inst (u_DataPath/u_memory/dram/mmu_in0/U89) with max move: (125.02, 13.86) -> (130.72, 13.86)
  mean    (X+Y) =         0.64 um
Total instances flipped for WireLenOpt: 35
Total instances flipped, including legalization: 2809
Total instances moved : 2335
*** cpu=0:00:01.0   mem=455.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=455.3MB) @(0:01:05 - 0:01:06).
Total net length = 4.274e+04 (1.935e+04 2.339e+04) (ext = 2.470e+03)
*** Starting trialRoute (mem=455.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (271640 262520)
coreBox:    (8360 8120) (263640 254520)

Phase 1a route (0:00:00.1 456.6M):
Est net length = 5.941e+04um = 2.831e+04H + 3.110e+04V
Usage: (18.2%H 26.7%V) = (3.874e+04um 6.059e+04um) = (22659 36385)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 22 = 0 (0.00% H) + 22 (0.34% V)

Phase 1b route (0:00:00.0 459.1M):
Usage: (18.2%H 26.7%V) = (3.865e+04um 6.060e+04um) = (22608 36385)
Overflow: 22 = 0 (0.00% H) + 22 (0.34% V)

Phase 1c route (0:00:00.0 459.1M):
Usage: (18.1%H 26.7%V) = (3.847e+04um 6.051e+04um) = (22506 36343)
Overflow: 16 = 0 (0.00% H) + 16 (0.25% V)

Phase 1d route (0:00:00.0 459.1M):
Usage: (18.1%H 26.7%V) = (3.847e+04um 6.051e+04um) = (22506 36343)
Overflow: 16 = 0 (0.00% H) + 16 (0.25% V)

Phase 1a-1d Overflow: 0.00% H + 0.25% V (0:00:00.2 459.1M)


Phase 1e route (0:00:00.0 459.8M):
Usage: (18.1%H 26.7%V) = (3.850e+04um 6.050e+04um) = (22520 36337)
Overflow: 6 = 0 (0.00% H) + 6 (0.09% V)

Phase 1f route (0:00:00.0 459.8M):
Usage: (18.1%H 26.7%V) = (3.852e+04um 6.049e+04um) = (22535 36333)
Overflow: 1 = 0 (0.00% H) + 1 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.02%
--------------------------------------
  0:	0	 0.00%	89	 1.36%
  1:	0	 0.00%	60	 0.91%
  2:	0	 0.00%	52	 0.79%
  3:	3	 0.05%	85	 1.30%
  4:	16	 0.24%	150	 2.29%
  5:	6541	99.71%	6123	93.34%


Phase 1e-1f Overflow: 0.00% H + 0.02% V (0:00:00.0 459.8M)

Global route (cpu=0.2s real=0.0s 457.3M)
Phase 1l route (0:00:00.3 457.3M):


*** After '-updateRemainTrks' operation: 

Usage: (19.5%H 26.9%V) = (4.163e+04um 6.053e+04um) = (24314 36658)
Overflow: 58 = 0 (0.00% H) + 58 (0.89% V)

Phase 1l Overflow: 0.00% H + 0.89% V (0:00:00.0 459.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.03%
 -4:	0	 0.00%	3	 0.05%
 -3:	0	 0.00%	9	 0.14%
 -2:	0	 0.00%	9	 0.14%
 -1:	0	 0.00%	19	 0.29%
--------------------------------------
  0:	0	 0.00%	57	 0.87%
  1:	0	 0.00%	64	 0.98%
  2:	0	 0.00%	70	 1.07%
  3:	11	 0.17%	115	 1.75%
  4:	24	 0.37%	156	 2.38%
  5:	6525	99.47%	6056	92.32%


*** Completed Phase 1 route (0:00:00.5 455.3M) ***


Total length: 6.765e+04um, number of vias: 40813
M1(H) length: 3.113e+03um, number of vias: 22323
M2(V) length: 2.784e+04um, number of vias: 14831
M3(H) length: 2.614e+04um, number of vias: 3021
M4(V) length: 8.750e+03um, number of vias: 370
M5(H) length: 6.816e+02um, number of vias: 234
M6(V) length: 1.088e+03um, number of vias: 16
M7(H) length: 9.750e+00um, number of vias: 10
M8(V) length: 1.432e+01um, number of vias: 6
M9(H) length: 3.700e+00um, number of vias: 2
M10(V) length: 8.000e+00um
*** Completed Phase 2 route (0:00:00.5 460.3M) ***

*** Finished all Phases (cpu=0:00:01.1 mem=460.3M) ***
Peak Memory Usage was 465.3M 
*** Finished trialRoute (cpu=0:00:01.2 mem=460.3M) ***

congAuto2 2nd round: bin height 2 and width 2
Iteration  9: Total net bbox = 4.356e+04 (2.07e+04 2.29e+04)
              Est.  stn bbox = 4.356e+04 (2.07e+04 2.29e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 464.0M
Iteration 10: Total net bbox = 4.437e+04 (2.11e+04 2.33e+04)
              Est.  stn bbox = 4.437e+04 (2.11e+04 2.33e+04)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 462.0M
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=451.3MB) @(0:01:11 - 0:01:12).
move report: preRPlace moves 1017 insts, mean move: 0.26 um, max move: 1.97 um
	max move on inst (u_DataPath/u_memwbreg/U44): (129.01, 9.66) --> (128.44, 8.26)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 4.555e+04 = 2.177e+04 H + 2.378e+04 V
wire length = 4.343e+04 = 1.965e+04 H + 2.378e+04 V
Placement tweakage ends.
move report: tweak moves 726 insts, mean move: 1.38 um, max move: 5.89 um
	max move on inst (u_DataPath/u_decode_unit/reg_file0/U120): (43.13, 41.86) --> (49.02, 41.86)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:01.0, mem=451.3MB) @(0:01:12 - 0:01:12).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=451.3MB) @(0:01:12 - 0:01:12).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1563 insts, mean move: 0.76 um, max move: 5.89 um
	max move on inst (u_DataPath/u_decode_unit/reg_file0/U120): (43.13, 41.86) --> (49.02, 41.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.89 um
  inst (u_DataPath/u_decode_unit/reg_file0/U120) with max move: (43.13, 41.86) -> (49.02, 41.86)
  mean    (X+Y) =         0.76 um
Total instances flipped for WireLenOpt: 26
Total instances flipped, including legalization: 3397
Total instances moved : 1563
*** cpu=0:00:01.0   mem=451.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=451.3MB) @(0:01:11 - 0:01:12).
Total net length = 4.345e+04 (1.965e+04 2.380e+04) (ext = 2.493e+03)
*** Starting trialRoute (mem=451.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (271640 262520)
coreBox:    (8360 8120) (263640 254520)

Phase 1a route (0:00:00.1 453.6M):
Est net length = 6.029e+04um = 2.876e+04H + 3.153e+04V
Usage: (18.5%H 26.8%V) = (3.938e+04um 6.095e+04um) = (23057 36476)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 50 = 0 (0.00% H) + 50 (0.76% V)

Phase 1b route (0:00:00.0 456.1M):
Usage: (18.5%H 26.8%V) = (3.927e+04um 6.096e+04um) = (22992 36476)
Overflow: 50 = 0 (0.00% H) + 50 (0.76% V)

Phase 1c route (0:00:00.0 456.1M):
Usage: (18.4%H 26.8%V) = (3.909e+04um 6.090e+04um) = (22892 36435)
Overflow: 44 = 0 (0.00% H) + 44 (0.67% V)

Phase 1d route (0:00:00.0 456.1M):
Usage: (18.4%H 26.8%V) = (3.909e+04um 6.090e+04um) = (22892 36435)
Overflow: 44 = 0 (0.00% H) + 44 (0.67% V)

Phase 1a-1d Overflow: 0.00% H + 0.67% V (0:00:00.2 456.1M)


Phase 1e route (0:00:00.0 456.8M):
Usage: (18.4%H 26.8%V) = (3.917e+04um 6.089e+04um) = (22937 36433)
Overflow: 13 = 0 (0.00% H) + 13 (0.20% V)

Phase 1f route (0:00:00.0 456.8M):
Usage: (18.4%H 26.8%V) = (3.921e+04um 6.089e+04um) = (22962 36435)
Overflow: 4 = 0 (0.00% H) + 4 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	4	 0.06%
--------------------------------------
  0:	0	 0.00%	104	 1.59%
  1:	0	 0.00%	69	 1.05%
  2:	2	 0.03%	78	 1.19%
  3:	2	 0.03%	110	 1.68%
  4:	9	 0.14%	144	 2.20%
  5:	6547	99.80%	6051	92.24%


Phase 1e-1f Overflow: 0.00% H + 0.06% V (0:00:00.0 456.8M)

Global route (cpu=0.3s real=0.0s 454.2M)
Phase 1l route (0:00:00.4 455.2M):


*** After '-updateRemainTrks' operation: 

Usage: (19.8%H 27.2%V) = (4.214e+04um 6.130e+04um) = (24605 36995)
Overflow: 101 = 0 (0.00% H) + 101 (1.54% V)

Phase 1l Overflow: 0.00% H + 1.54% V (0:00:00.0 456.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.05%
 -4:	0	 0.00%	6	 0.09%
 -3:	0	 0.00%	10	 0.15%
 -2:	0	 0.00%	18	 0.27%
 -1:	0	 0.00%	39	 0.59%
--------------------------------------
  0:	1	 0.02%	56	 0.85%
  1:	0	 0.00%	80	 1.22%
  2:	4	 0.06%	86	 1.31%
  3:	8	 0.12%	124	 1.89%
  4:	26	 0.40%	127	 1.94%
  5:	6521	99.41%	6011	91.63%


*** Completed Phase 1 route (0:00:00.7 453.3M) ***


Total length: 6.848e+04um, number of vias: 40891
M1(H) length: 3.173e+03um, number of vias: 22352
M2(V) length: 2.840e+04um, number of vias: 15057
M3(H) length: 2.655e+04um, number of vias: 2875
M4(V) length: 8.545e+03um, number of vias: 348
M5(H) length: 7.514e+02um, number of vias: 235
M6(V) length: 1.027e+03um, number of vias: 14
M7(H) length: 1.451e+01um, number of vias: 6
M8(V) length: 7.200e+00um, number of vias: 4
M9(H) length: 2.020e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.6 460.3M) ***

*** Finished all Phases (cpu=0:00:01.2 mem=460.3M) ***
Peak Memory Usage was 463.3M 
*** Finished trialRoute (cpu=0:00:01.3 mem=460.3M) ***

End of congRepair (cpu=0:00:16.9, real=0:00:17.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:54, real = 0: 0:54, mem = 460.3M **
<CMD> zoomIn
<CMD> zoomOut
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 466.7M, totSessionCpu=0:01:15 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=468.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=469.3M) ***

Extraction called for design 'DLX' of instances=6232 and nets=7478 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 469.293M)
Found active setup analysis view default
Found active hold analysis view default
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=514.789 CPU=0:00:02.2 REAL=0:00:02.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.358  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   594   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     97 (97)      |   -0.227   |     99 (99)      |
|   max_tran     |    77 (4112)     |   -0.417   |    79 (4191)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.922%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 515.8M, totSessionCpu=0:01:19 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*** Starting optimizing excluded clock nets MEM= 515.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 515.8M) ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 3793 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 516.2M, totSessionCpu=0:01:21 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=514.2M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|    18   |   843   |    30   |     30  |     0   |     0   |     0   |     0   | 3.66 |  25.54  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.67 |  25.68  |   0:00:02.0|     577.6M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=577.6M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 536.8M, totSessionCpu=0:01:24 **
Begin: GigaOpt High fanout net optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Iter 1: high fanout nets: 0 density 25.680801
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1308 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.000|   0.000|    25.68%|   0:00:00.0|  577.0M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=577.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=577.0M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 534.9M, totSessionCpu=0:01:25 **
*** Timing Is met
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 25.68
** reclaim pass 0 (0.1) : commits = 1
** reclaim pass 1 (0.1) : commits = 3
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 25.67

** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 3 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       3  |       0    |
| Num insts Downsized               |       3  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:00.7) (real = 0:00:01.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 537.0M, totSessionCpu=0:01:25 **
**INFO : Launching the early exit mechanism
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 2449 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 =    0 % ( 0 / 90 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=536.0MB) @(0:01:26 - 0:01:26).
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=536.0MB) @(0:01:26 - 0:01:26).
move report: preRPlace moves 44 insts, mean move: 0.26 um, max move: 0.57 um
	max move on inst (u_DataPath/u_execute/EXALU/FE_OFC9_n274): (91.58, 95.06) --> (91.01, 95.06)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.028e+04 = 8.834e+03 H + 1.144e+04 V
wire length = 2.021e+04 = 8.765e+03 H + 1.144e+04 V
Placement tweakage ends.
move report: tweak moves 43 insts, mean move: 1.91 um, max move: 25.27 um
	max move on inst (u_DataPath/u_exmemreg/FE_OFC5_n147): (56.24, 106.26) --> (30.97, 106.26)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=536.0MB) @(0:01:26 - 0:01:26).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 71 insts, mean move: 1.20 um, max move: 24.89 um
	max move on inst (u_DataPath/u_exmemreg/FE_OFC5_n147): (55.86, 106.26) --> (30.97, 106.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        24.89 um
  inst (u_DataPath/u_exmemreg/FE_OFC5_n147) with max move: (55.86, 106.26) -> (30.97, 106.26)
  mean    (X+Y) =         1.20 um
Total instances flipped for WireLenOpt: 16
Total instances flipped, including legalization: 47
Total instances moved : 71
*** cpu=0:00:00.6   mem=536.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=536.0MB) @(0:01:26 - 0:01:26).
Total net length = 2.021e+04 (8.767e+03 1.144e+04) (ext = 2.188e+03)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 =    0 % ( 0 / 90 )
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=536.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (271640 262520)
coreBox:    (8360 8120) (263640 254520)

Phase 1a route (0:00:00.0 536.7M):
Est net length = 2.389e+04um = 1.085e+04H + 1.304e+04V
Usage: (7.2%H 10.9%V) = (1.529e+04um 2.480e+04um) = (8927 14871)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 24 = 0 (0.00% H) + 24 (0.37% V)

Phase 1b route (0:00:00.0 539.2M):
Usage: (7.1%H 10.9%V) = (1.522e+04um 2.481e+04um) = (8887 14870)
Overflow: 24 = 0 (0.00% H) + 24 (0.37% V)

Phase 1c route (0:00:00.0 539.2M):
Usage: (7.1%H 10.9%V) = (1.516e+04um 2.479e+04um) = (8855 14857)
Overflow: 19 = 0 (0.00% H) + 19 (0.29% V)

Phase 1d route (0:00:00.0 539.2M):
Usage: (7.1%H 10.9%V) = (1.516e+04um 2.479e+04um) = (8855 14857)
Overflow: 19 = 0 (0.00% H) + 19 (0.29% V)

Phase 1a-1d Overflow: 0.00% H + 0.29% V (0:00:00.1 539.2M)


Phase 1e route (0:00:00.0 539.8M):
Usage: (7.1%H 10.9%V) = (1.521e+04um 2.478e+04um) = (8877 14858)
Overflow: 5 = 0 (0.00% H) + 5 (0.08% V)

Phase 1f route (0:00:00.0 539.8M):
Usage: (7.1%H 10.9%V) = (1.522e+04um 2.479e+04um) = (8885 14861)
Overflow: 2 = 0 (0.00% H) + 2 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.03%
--------------------------------------
  0:	0	 0.00%	32	 0.49%
  1:	0	 0.00%	80	 1.22%
  2:	0	 0.00%	30	 0.46%
  3:	1	 0.02%	53	 0.81%
  4:	3	 0.05%	134	 2.04%
  5:	6556	99.94%	6229	94.95%


Phase 1e-1f Overflow: 0.00% H + 0.03% V (0:00:00.0 539.8M)

Global route (cpu=0.1s real=0.0s 537.3M)
Phase 1l route (0:00:00.2 536.9M):


*** After '-updateRemainTrks' operation: 

Usage: (7.7%H 11.1%V) = (1.656e+04um 2.507e+04um) = (9637 15155)
Overflow: 31 = 0 (0.00% H) + 31 (0.47% V)

Phase 1l Overflow: 0.00% H + 0.47% V (0:00:00.0 539.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.02%
 -4:	0	 0.00%	2	 0.03%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	12	 0.18%
--------------------------------------
  0:	0	 0.00%	20	 0.30%
  1:	0	 0.00%	93	 1.42%
  2:	2	 0.03%	29	 0.44%
  3:	7	 0.11%	63	 0.96%
  4:	10	 0.15%	124	 1.89%
  5:	6541	99.71%	6208	94.63%


*** Completed Phase 1 route (0:00:00.3 535.0M) ***


Total length: 2.707e+04um, number of vias: 16456
M1(H) length: 1.268e+03um, number of vias: 8832
M2(V) length: 1.165e+04um, number of vias: 6065
M3(H) length: 9.814e+03um, number of vias: 1172
M4(V) length: 3.176e+03um, number of vias: 206
M5(H) length: 4.598e+02um, number of vias: 168
M6(V) length: 6.946e+02um, number of vias: 7
M7(H) length: 1.795e+00um, number of vias: 4
M8(V) length: 6.600e+00um, number of vias: 2
M9(H) length: 1.010e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.2 535.0M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=535.0M) ***
Peak Memory Usage was 545.3M 
*** Finished trialRoute (cpu=0:00:00.6 mem=535.0M) ***

Extraction called for design 'DLX' of instances=2449 and nets=4040 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 534.996M)
**INFO : Skipped repairing congestion 
*** Starting trialRoute (mem=533.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=533.6M) ***

Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=518.863 CPU=0:00:00.9 REAL=0:00:01.0)

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=533.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.669  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.669%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 519.4M, totSessionCpu=0:01:28 **
*** Timing Is met
*** Check timing (0:00:00.0)
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1308 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 25.67

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=577.6M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=534.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.669  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.669%
Routing Overflow: 0.00% H and 0.47% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 534.9M, totSessionCpu=0:01:29 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=532.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.669  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.669%
Routing Overflow: 0.00% H and 0.47% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 532.8M, totSessionCpu=0:01:29 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1308 no-driver nets excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.490|   0.000|    25.67%|   0:00:00.0|  579.6M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=579.6M) ***
End: GigaOpt harden opt
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 536.6M, totSessionCpu=0:01:30 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.669  |  3.669  |  4.522  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.669%
Routing Overflow: 0.00% H and 0.47% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:15, mem = 536.6M, totSessionCpu=0:01:31 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> createClockTreeSpec -bufferList {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default
Default Analysis Views is default


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=545.7M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=544.8M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 544.8M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default
Default Analysis Views is default


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=544.8M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (287) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:01.0, mem=544.8M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 545.812M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=544.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Allocate Placement Memory Finished (MEM: 546.445M)

Start to trace clock trees ...
*** Begin Tracer (mem=546.6M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=546.7M) ***
***** Allocate Obstruction Memory  Finished (MEM: 546.668M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          4.2(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          38(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          38(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          100 Ohm (user set)
   Net length threshold for resistance checks     :          38 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.281500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF_X1) (CLKBUF_X2) (CLKBUF_X3) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 287
Nr.          Rising  Sync Pins  : 287
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (287-leaf) (mem=546.7M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=9[130,138*] N287 B14 G1 A23(23.3) L[3,3] score=21791 cpu=0:00:04.0 mem=547M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:04.5, real=0:00:04.0, mem=547.0M)



**** CK_START: Update Database (mem=547.0M)
14 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=547.4M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 3.281500 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=538.6MB) @(0:01:37 - 0:01:38).
move report: preRPlace moves 40 insts, mean move: 0.27 um, max move: 0.76 um
	max move on inst (u_DataPath/u_fetch/mux_jump1/U51): (49.21, 121.66) --> (49.97, 121.66)
wireLenOptFixPriorityInst 14 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=538.6MB) @(0:01:38 - 0:01:38).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 40 insts, mean move: 0.27 um, max move: 0.76 um
	max move on inst (u_DataPath/u_fetch/mux_jump1/U51): (49.21, 121.66) --> (49.97, 121.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (u_DataPath/u_fetch/mux_jump1/U51) with max move: (49.21, 121.66) -> (49.97, 121.66)
  mean    (X+Y) =         0.27 um
Total instances moved : 40
*** cpu=0:00:00.6   mem=538.6M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=538.5MB) @(0:01:37 - 0:01:38).
***** Refine Placement Finished (CPU Time: 0:00:00.6  MEM: 538.535M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.6 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=287	Sink=287)
Level 2 (Total=13	Sink=0	CLKBUF_X3=13)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 287

# Analysis View: default
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 287
Nr. of Buffer                  : 14
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_DataPath/u_ifidreg/new_pc_reg[0]/CK 138(ps)
Min trig. edge delay at sink(R): u_DataPath/u_ifidreg/instruction_decode_reg[0]/CK 129.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 129.4~138(ps)          0~10(ps)            
Fall Phase Delay               : 139.3~148.1(ps)        0~10(ps)            
Trig. Edge Skew                : 8.6(ps)                200(ps)             
Rise Skew                      : 8.6(ps)                
Fall Skew                      : 8.8(ps)                
Max. Rise Buffer Tran.         : 36.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 36.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 29.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 29.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 36.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 36.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 25.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 24.6(ps)               0(ps)               

view default : skew = 8.6ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'default'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'default' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L1_I0' from (261440 131320) to (184680 187320)
MaxTriggerDelay: 131.2 (ps)
MinTriggerDelay: 124.7 (ps)
Skew: 6.5 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.2 real=0:00:00.0 mem=538.5M) ***
Reducing the skew of clock tree 'clk' in 'default' view ...

MaxTriggerDelay: 131.2 (ps)
MinTriggerDelay: 124.7 (ps)
Skew: 6.5 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=538.5M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 1 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.2 real=0:00:00.0 mem=538.5M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=538.6MB) @(0:01:38 - 0:01:39).
move report: preRPlace moves 14 insts, mean move: 0.27 um, max move: 0.57 um
	max move on inst (u_DataPath/u_execute/EXALU/FE_OFC3_n325): (91.96, 93.66) --> (91.39, 93.66)
wireLenOptFixPriorityInst 14 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=538.6MB) @(0:01:39 - 0:01:39).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 14 insts, mean move: 0.27 um, max move: 0.57 um
	max move on inst (u_DataPath/u_execute/EXALU/FE_OFC3_n325): (91.96, 93.66) --> (91.39, 93.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.57 um
  inst (u_DataPath/u_execute/EXALU/FE_OFC3_n325) with max move: (91.96, 93.66) -> (91.39, 93.66)
  mean    (X+Y) =         0.27 um
Total instances moved : 14
*** cpu=0:00:00.5   mem=538.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=538.5MB) @(0:01:38 - 0:01:39).
***** Refine Placement Finished (CPU Time: 0:00:00.6  MEM: 538.535M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=287	Sink=287)
Level 2 (Total=13	Sink=0	CLKBUF_X3=13)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 287

# Analysis View: default
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 287
Nr. of Buffer                  : 14
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_DataPath/u_ifidreg/instruction_decode_reg[19]/CK 131.2(ps)
Min trig. edge delay at sink(R): u_DataPath/u_idexreg/cw_to_ex_reg[17]/CK 124.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 124.7~131.2(ps)        0~10(ps)            
Fall Phase Delay               : 134.3~141.1(ps)        0~10(ps)            
Trig. Edge Skew                : 6.5(ps)                200(ps)             
Rise Skew                      : 6.5(ps)                
Fall Skew                      : 6.8(ps)                
Max. Rise Buffer Tran.         : 34.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 33.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 29.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 29.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 34.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 25(ps)                 0(ps)               
Min. Fall Sink Tran.           : 24.6(ps)               0(ps)               

view default : skew = 6.5ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.8 real=0:00:01.0 mem=538.5M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=538.6MB) @(0:01:39 - 0:01:39).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 14 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=538.6MB) @(0:01:39 - 0:01:39).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=538.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=538.5MB) @(0:01:39 - 0:01:39).
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 538.535M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=287	Sink=287)
Level 2 (Total=13	Sink=0	CLKBUF_X3=13)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 287

# Analysis View: default
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 287
Nr. of Buffer                  : 14
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_DataPath/u_ifidreg/instruction_decode_reg[19]/CK 131.2(ps)
Min trig. edge delay at sink(R): u_DataPath/u_idexreg/cw_to_ex_reg[17]/CK 124.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 124.7~131.2(ps)        0~10(ps)            
Fall Phase Delay               : 134.3~141.1(ps)        0~10(ps)            
Trig. Edge Skew                : 6.5(ps)                200(ps)             
Rise Skew                      : 6.5(ps)                
Fall Skew                      : 6.8(ps)                
Max. Rise Buffer Tran.         : 34.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 33.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 29.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 29.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 34.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 25(ps)                 0(ps)               
Min. Fall Sink Tran.           : 24.6(ps)               0(ps)               

view default : skew = 6.5ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Wed Sep 14 17:22:40 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 538.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 550.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 553.00 (Mb)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Sep 14 17:22:41 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Sep 14 17:22:41 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         938           0        2208    27.63%
#  Metal 2        V         715           0        2208     0.00%
#  Metal 3        H         922           0        2208     0.00%
#  Metal 4        V         475           0        2208     0.00%
#  Metal 5        H         461           0        2208     0.00%
#  Metal 6        V         475           0        2208     0.00%
#  Metal 7        H         156           0        2208    11.41%
#  Metal 8        V         161           0        2208     3.80%
#  Metal 9        H          76           6        2208    37.50%
#  Metal 10       V          58          23        2208    28.62%
#  --------------------------------------------------------------
#  Total                   4437       3.57%  22080    10.90%
#
#  15 nets (0.37%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 554.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#
#start global routing iteration 2...
#There are 15 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#
#start global routing iteration 3...
#There are 15 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 1456 um.
#Total half perimeter of net bounding box = 1032 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 26 um.
#Total wire length on LAYER metal3 = 1091 um.
#Total wire length on LAYER metal4 = 339 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 708
#Up-Via Summary (total 708):
#           
#-----------------------
#  Metal 1          315
#  Metal 2          273
#  Metal 3          120
#-----------------------
#                   708 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 15 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.00 (Mb)
#Total memory = 555.00 (Mb)
#Peak memory = 585.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.6% of the total area was rechecked for DRC, and 54.7% required routing.
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 559.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 559.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 1394 um.
#Total half perimeter of net bounding box = 1032 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 35 um.
#Total wire length on LAYER metal3 = 908 um.
#Total wire length on LAYER metal4 = 451 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 919
#Up-Via Summary (total 919):
#           
#-----------------------
#  Metal 1          316
#  Metal 2          312
#  Metal 3          291
#-----------------------
#                   919 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.00 (Mb)
#Total memory = 557.00 (Mb)
#Peak memory = 596.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.00 (Mb)
#Total memory = 557.00 (Mb)
#Peak memory = 596.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 553.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 15.00 (Mb)
#Total memory = 553.00 (Mb)
#Peak memory = 596.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Sep 14 17:22:45 2016
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 38 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
**WARN: (ENCCK-6350):	Clock net clk__L2_N11 has 32.5525 percent resistance deviation between preRoute resistance (402.904 ohm) and after route resistance (597.359 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N9 has 31.5033 percent resistance deviation between preRoute resistance (349.117 ohm) and after route resistance (509.684 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N7 has 30.7057 percent resistance deviation between preRoute resistance (379.169 ohm) and after route resistance (547.186 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N12 has 30.6445 percent resistance deviation between preRoute resistance (405.536 ohm) and after route resistance (584.721 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N8 has 28.9929 percent resistance deviation between preRoute resistance (432.111 ohm) and after route resistance (608.547 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N10 has 28.9609 percent resistance deviation between preRoute resistance (399.603 ohm) and after route resistance (562.511 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N3 has 28.903 percent resistance deviation between preRoute resistance (413.546 ohm) and after route resistance (581.664 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N2 has 27.6679 percent resistance deviation between preRoute resistance (438.773 ohm) and after route resistance (606.609 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N0 has 26.4827 percent resistance deviation between preRoute resistance (462.856 ohm) and after route resistance (629.589 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N5 has 24.9193 percent resistance deviation between preRoute resistance (450.02 ohm) and after route resistance (599.381 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N4 has 24.8253 percent resistance deviation between preRoute resistance (446.754 ohm) and after route resistance (594.287 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N6 has 24.6361 percent resistance deviation between preRoute resistance (536.704 ohm) and after route resistance (712.15 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N1 has 23.8339 percent resistance deviation between preRoute resistance (438.41 ohm) and after route resistance (575.597 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L1_N0 has 21.2904 percent resistance deviation between preRoute resistance (559.807 ohm) and after route resistance (711.231 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=287	Sink=287)
Level 2 (Total=13	Sink=0	CLKBUF_X3=13)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 287

# Analysis View: default
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 287
Nr. of Buffer                  : 14
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_DataPath/u_idexreg/rt_reg[3]/CK 132.5(ps)
Min trig. edge delay at sink(R): u_DataPath/u_idexreg/cw_to_ex_reg[17]/CK 126.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 126.3~132.5(ps)        0~10(ps)            
Fall Phase Delay               : 135.9~142.5(ps)        0~10(ps)            
Trig. Edge Skew                : 6.2(ps)                200(ps)             
Rise Skew                      : 6.2(ps)                
Fall Skew                      : 6.6(ps)                
Max. Rise Buffer Tran.         : 34.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 34.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 30.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 29.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 34.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 34.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 25.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 25(ps)                 0(ps)               

view default : skew = 6.2ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'default'...
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=553.2M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=553.2M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=287	Sink=287)
Level 2 (Total=13	Sink=0	CLKBUF_X3=13)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 287

# Analysis View: default
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 287
Nr. of Buffer                  : 14
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_DataPath/u_idexreg/rt_reg[3]/CK 132.5(ps)
Min trig. edge delay at sink(R): u_DataPath/u_idexreg/cw_to_ex_reg[17]/CK 126.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 126.3~132.5(ps)        0~10(ps)            
Fall Phase Delay               : 135.9~142.5(ps)        0~10(ps)            
Trig. Edge Skew                : 6.2(ps)                200(ps)             
Rise Skew                      : 6.2(ps)                
Fall Skew                      : 6.6(ps)                
Max. Rise Buffer Tran.         : 34.8(ps)               200(ps)             
Max. Fall Buffer Tran.         : 34.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 30.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 29.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 34.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 34.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 25.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 25(ps)                 0(ps)               

view default : skew = 6.2ps (required = 200ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide DLX.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          14

*** End ckSynthesis (cpu=0:00:11.2, real=0:00:11.0, mem=552.3M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=553.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 15
There are 15 nets with 1 extra space.
routingBox: (0 0) (271640 262520)
coreBox:    (8360 8120) (263640 254520)
There are 15 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 554.3M):
Est net length = 2.299e+04um = 1.039e+04H + 1.260e+04V
Usage: (8.7%H 11.8%V) = (1.848e+04um 2.688e+04um) = (10797 16108)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 28 = 0 (0.00% H) + 28 (0.43% V)

Phase 1b route (0:00:00.0 556.9M):
Usage: (8.6%H 11.8%V) = (1.842e+04um 2.689e+04um) = (10759 16108)
Overflow: 28 = 0 (0.00% H) + 28 (0.43% V)

Phase 1c route (0:00:00.0 556.9M):
Usage: (8.6%H 11.8%V) = (1.837e+04um 2.687e+04um) = (10732 16097)
Overflow: 22 = 0 (0.00% H) + 22 (0.34% V)

Phase 1d route (0:00:00.0 556.9M):
Usage: (8.6%H 11.8%V) = (1.837e+04um 2.687e+04um) = (10732 16097)
Overflow: 22 = 0 (0.00% H) + 22 (0.34% V)

Phase 1a-1d Overflow: 0.00% H + 0.34% V (0:00:00.1 556.9M)


Phase 1e route (0:00:00.0 557.4M):
Usage: (8.6%H 11.8%V) = (1.842e+04um 2.687e+04um) = (10756 16098)
Overflow: 8 = 0 (0.00% H) + 8 (0.13% V)

Phase 1f route (0:00:00.0 557.4M):
Usage: (8.6%H 11.8%V) = (1.843e+04um 2.688e+04um) = (10762 16101)
Overflow: 6 = 0 (0.00% H) + 6 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.09%
--------------------------------------
  0:	0	 0.00%	31	 0.47%
  1:	0	 0.00%	81	 1.23%
  2:	0	 0.00%	36	 0.55%
  3:	1	 0.02%	60	 0.91%
  4:	6	 0.09%	137	 2.09%
  5:	6553	99.89%	6209	94.65%


Phase 1e-1f Overflow: 0.00% H + 0.09% V (0:00:00.0 557.4M)

Global route (cpu=0.1s real=0.0s 554.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.2 554.9M):
There are 15 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.3%H 12.1%V) = (1.979e+04um 2.719e+04um) = (11526 16410)
Overflow: 33 = 0 (0.00% H) + 33 (0.50% V)

Phase 1l Overflow: 0.00% H + 0.50% V (0:00:00.0 557.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.02%
 -4:	0	 0.00%	3	 0.05%
 -3:	0	 0.00%	3	 0.05%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	14	 0.21%
--------------------------------------
  0:	0	 0.00%	23	 0.35%
  1:	0	 0.00%	87	 1.33%
  2:	2	 0.03%	39	 0.59%
  3:	7	 0.11%	71	 1.08%
  4:	16	 0.24%	131	 2.00%
  5:	6535	99.62%	6184	94.27%


*** Completed Phase 1 route (0:00:00.3 553.1M) ***


Total length: 2.754e+04um, number of vias: 16853
M1(H) length: 1.208e+03um, number of vias: 8860
M2(V) length: 1.121e+04um, number of vias: 6113
M3(H) length: 1.027e+04um, number of vias: 1461
M4(V) length: 3.612e+03um, number of vias: 225
M5(H) length: 4.827e+02um, number of vias: 181
M6(V) length: 7.492e+02um, number of vias: 7
M7(H) length: 1.795e+00um, number of vias: 4
M8(V) length: 4.920e+00um, number of vias: 2
M9(H) length: 1.010e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.2 553.1M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=553.1M) ***
Peak Memory Usage was 562.9M 
*** Finished trialRoute (cpu=0:00:00.6 mem=553.1M) ***

Extraction called for design 'DLX' of instances=2463 and nets=4054 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 553.082M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'default'...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=287	Sink=287)
Level 2 (Total=13	Sink=0	CLKBUF_X3=13)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 287

# Analysis View: default
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 287
Nr. of Buffer                  : 14
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_DataPath/u_ifidreg/instruction_decode_reg[20]/CK 119.9(ps)
Min trig. edge delay at sink(R): u_DataPath/u_ifidreg/instruction_decode_reg[0]/CK 114.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 114.6~119.9(ps)        0~10(ps)            
Fall Phase Delay               : 114.4~119.4(ps)        0~10(ps)            
Trig. Edge Skew                : 5.3(ps)                200(ps)             
Rise Skew                      : 5.3(ps)                
Fall Skew                      : 5(ps)                  
Max. Rise Buffer Tran.         : 31.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 29.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 29.8(ps)               200(ps)             
Max. Fall Sink Tran.           : 29.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 31.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 24.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 24.4(ps)               0(ps)               

view default : skew = 5.3ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'default' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=561.4M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=561.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=561.4M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=287	Sink=287)
Level 2 (Total=13	Sink=0	CLKBUF_X3=13)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 287

# Analysis View: default
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 287
Nr. of Buffer                  : 14
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_DataPath/u_ifidreg/instruction_decode_reg[20]/CK 119.9(ps)
Min trig. edge delay at sink(R): u_DataPath/u_ifidreg/instruction_decode_reg[0]/CK 114.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 114.6~119.9(ps)        0~10(ps)            
Fall Phase Delay               : 114.4~119.4(ps)        0~10(ps)            
Trig. Edge Skew                : 5.3(ps)                200(ps)             
Rise Skew                      : 5.3(ps)                
Fall Skew                      : 5(ps)                  
Max. Rise Buffer Tran.         : 31.2(ps)               200(ps)             
Max. Fall Buffer Tran.         : 29.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 29.8(ps)               200(ps)             
Max. Fall Sink Tran.           : 29.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 31.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 24.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 24.4(ps)               0(ps)               

view default : skew = 5.3ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:01.2, real=0:00:01.0, mem=560.6M) ***
**clockDesign ... cpu = 0:00:12, real = 0:00:13, mem = 560.6M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 564.6M, totSessionCpu=0:01:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=564.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=564.4M) ***

Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=565.684 CPU=0:00:00.9 REAL=0:00:01.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.666  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.787%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 566.2M, totSessionCpu=0:01:48 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 566.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 566.6M) ***
*** Starting optimizing excluded clock nets MEM= 566.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 566.6M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 25.79
** reclaim pass 0 (0.1) : commits = 0
** reclaim pass 1 (0.6) : commits = 8
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 25.77

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 8 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       8  |       0    |
| Num insts Downsized               |       8  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 2463 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 =    0 % ( 0 / 90 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=579.3MB) @(0:01:50 - 0:01:50).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=579.3MB) @(0:01:50 - 0:01:50).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 287 inst fixed
Placement tweakage begins.
wire length = 2.100e+04 = 9.417e+03 H + 1.158e+04 V
wire length = 2.099e+04 = 9.411e+03 H + 1.158e+04 V
Placement tweakage ends.
move report: tweak moves 16 insts, mean move: 0.99 um, max move: 1.90 um
	max move on inst (u_DataPath/u_execute/EXALU/U326): (99.56, 95.06) --> (97.66, 95.06)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=579.3MB) @(0:01:50 - 0:01:50).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 16 insts, mean move: 0.99 um, max move: 1.90 um
	max move on inst (u_DataPath/u_execute/EXALU/U326): (99.56, 95.06) --> (97.66, 95.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.90 um
  inst (u_DataPath/u_execute/EXALU/U326) with max move: (99.56, 95.06) -> (97.66, 95.06)
  mean    (X+Y) =         0.99 um
Total instances flipped for WireLenOpt: 20
Total instances flipped, including legalization: 17
Total instances moved : 16
*** cpu=0:00:00.1   mem=579.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=579.3MB) @(0:01:50 - 0:01:50).
** Finished Reclaim (cpu = 0:00:01.4) (real = 0:00:01.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=579.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 15
There are 15 nets with 1 extra space.
routingBox: (0 0) (271640 262520)
coreBox:    (8360 8120) (263640 254520)
There are 15 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 581.0M):
Est net length = 2.300e+04um = 1.040e+04H + 1.260e+04V
Usage: (8.7%H 11.8%V) = (1.850e+04um 2.687e+04um) = (10808 16107)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 28 = 0 (0.00% H) + 28 (0.42% V)

Phase 1b route (0:00:00.0 583.5M):
Usage: (8.6%H 11.8%V) = (1.843e+04um 2.689e+04um) = (10769 16107)
Overflow: 28 = 0 (0.00% H) + 28 (0.42% V)

Phase 1c route (0:00:00.0 583.5M):
Usage: (8.6%H 11.8%V) = (1.839e+04um 2.687e+04um) = (10741 16097)
Overflow: 22 = 0 (0.00% H) + 22 (0.33% V)

Phase 1d route (0:00:00.0 583.5M):
Usage: (8.6%H 11.8%V) = (1.839e+04um 2.687e+04um) = (10741 16097)
Overflow: 22 = 0 (0.00% H) + 22 (0.33% V)

Phase 1a-1d Overflow: 0.00% H + 0.33% V (0:00:00.1 583.5M)


Phase 1e route (0:00:00.0 584.2M):
Usage: (8.6%H 11.8%V) = (1.843e+04um 2.687e+04um) = (10763 16098)
Overflow: 8 = 0 (0.00% H) + 8 (0.13% V)

Phase 1f route (0:00:00.0 584.2M):
Usage: (8.6%H 11.8%V) = (1.844e+04um 2.687e+04um) = (10769 16101)
Overflow: 6 = 0 (0.00% H) + 6 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.09%
--------------------------------------
  0:	0	 0.00%	31	 0.47%
  1:	0	 0.00%	78	 1.19%
  2:	0	 0.00%	36	 0.55%
  3:	1	 0.02%	63	 0.96%
  4:	6	 0.09%	135	 2.06%
  5:	6553	99.89%	6211	94.68%


Phase 1e-1f Overflow: 0.00% H + 0.09% V (0:00:00.0 584.2M)

Global route (cpu=0.1s real=1.0s 581.7M)
Phase 1l route (0:00:00.1 581.3M):
There are 15 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.2%H 12.0%V) = (1.976e+04um 2.714e+04um) = (11515 16391)
Overflow: 29 = 0 (0.00% H) + 29 (0.44% V)

Phase 1l Overflow: 0.00% H + 0.44% V (0:00:00.0 584.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	3	 0.05%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	3	 0.05%
 -1:	0	 0.00%	12	 0.18%
--------------------------------------
  0:	0	 0.00%	21	 0.32%
  1:	0	 0.00%	87	 1.33%
  2:	3	 0.05%	43	 0.66%
  3:	8	 0.12%	69	 1.05%
  4:	7	 0.11%	128	 1.95%
  5:	6542	99.73%	6190	94.36%


*** Completed Phase 1 route (0:00:00.2 579.3M) ***


Total length: 2.755e+04um, number of vias: 16816
M1(H) length: 1.190e+03um, number of vias: 8860
M2(V) length: 1.125e+04um, number of vias: 6111
M3(H) length: 1.033e+04um, number of vias: 1449
M4(V) length: 3.619e+03um, number of vias: 220
M5(H) length: 4.329e+02um, number of vias: 165
M6(V) length: 7.179e+02um, number of vias: 7
M7(H) length: 1.104e+01um, number of vias: 2
M8(V) length: 1.560e+00um, number of vias: 2
M9(H) length: 1.010e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.2 579.3M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=579.3M) ***
Peak Memory Usage was 589.7M 
*** Finished trialRoute (cpu=0:00:00.5 mem=579.3M) ***

Extraction called for design 'DLX' of instances=2463 and nets=4054 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 579.340M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 575.1M, InitMEM = 575.1M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=563.973 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 564.0M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=564.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.666  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.767%
Routing Overflow: 0.00% H and 0.44% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 564.5M, totSessionCpu=0:01:52 **
Begin: GigaOpt Optimization in WNS mode
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 15 clock nets excluded
*info: 2 special nets excluded.
*info: 1308 no-driver nets excluded.
*info: 15 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 25.77

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=624.2M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=581.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.666  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.767%
Routing Overflow: 0.00% H and 0.44% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 581.6M, totSessionCpu=0:01:53 **
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 15 clock nets excluded
*info: 2 special nets excluded.
*info: 1308 no-driver nets excluded.
*info: 15 nets with fixed/cover wires excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 25.77

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=624.4M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=581.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.666  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.767%
Routing Overflow: 0.00% H and 0.44% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 581.7M, totSessionCpu=0:01:54 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=579.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.666  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.767%
Routing Overflow: 0.00% H and 0.44% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 579.7M, totSessionCpu=0:01:54 **
Begin: GigaOpt harden opt
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 15 clock nets excluded
*info: 2 special nets excluded.
*info: 1308 no-driver nets excluded.
*info: 15 nets with fixed/cover wires excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.490|   0.000|    25.77%|   0:00:00.0|  624.4M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=624.4M) ***
End: GigaOpt harden opt
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 581.3M, totSessionCpu=0:01:55 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.666  |  3.666  |  4.639  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.767%
Routing Overflow: 0.00% H and 0.44% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 581.3M, totSessionCpu=0:01:55 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 583.3M, totSessionCpu=0:01:56 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=583.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=583.0M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:56 mem=597.5M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 622.0M, InitMEM = 622.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=626.156 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 626.2M) ***
Done building cte hold timing graph (fixHold) real=0:00:01.0 totSessionCpu=0:01:58 mem=626.7M ***
Done building hold timer (fixHold) real=0:00:01.0 totSessionCpu=0:01:58 mem=626.9M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 622.3M, InitMEM = 622.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=626.48 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 626.4M) ***
Done building cte setup timing graph (fixHold) real=0:00:03.0 totSessionCpu=0:01:59 mem=626.9M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.666  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.116  |
|           TNS (ns):| -7.393  |
|    Violating Paths:|   267   |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.767%
------------------------------------------------------------

*Info: minBufDelay = 0.021900 ns ;  LibStdDelay = 0.007800 ns;  minBufSize = 3192000 (3); worstDelayView: default 
Footprint list for hold buffering 
=================================================================
*Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
------------------------------------------------------------------
*Info:   22.1 	1.00 	3.0 	18.560	BUF_X1	(A,Z)
*Info:   29.7 	1.00 	3.0 	25.535	CLKBUF_X1	(A,Z)
*Info:   23.3 	1.00 	4.0 	9.267	BUF_X2	(A,Z)
*Info:   25.5 	1.00 	4.0 	12.749	CLKBUF_X2	(A,Z)
*Info:   28.7 	1.00 	5.0 	8.580	CLKBUF_X3	(A,Z)
*Info:   21.9 	1.00 	7.0 	4.637	BUF_X4	(A,Z)
*Info:   22.6 	1.00 	13.0 	2.330	BUF_X8	(A,Z)
*Info:   22.8 	1.00 	25.0 	1.173	BUF_X16	(A,Z)
*Info:   23.7 	1.00 	49.0 	0.605	BUF_X32	(A,Z)
=================================================================
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS          reg2regWns    reg2regBaseWns    view
    3.666 ns      3.666 ns      3.666 ns         default
--------------------------------------------------- 
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
--------------------------------------------------- 
   Hold Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.116 
	TNS: -7.393 
	VP: 267 
	Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/current_state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 3.666 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D 
--------------------------------------------------- 
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O

*** Starting Core Fixing (fixHold) cpu=0:00:03.8  real=0:00:03.0  totSessionCpu=0:02:00 mem=627.0M density=25.767%) ***
Optimizer Target Slack 0.000 StdDelay is 0.008  
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   0|  -0.116|   -7.39|     267|    25.77%|   0:00:03.8|   627.3M|
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   1|  -0.116|   -7.39|     267|    25.77%|   0:00:03.8|   627.5M|
+-----------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   0|  -0.116|   -7.39|     267|    25.77%|   0:00:03.8|   627.5M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   1|  -0.116|   -5.21|     243|    25.98%|   0:00:04.5|   690.2M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   2|  -0.116|   -3.87|     206|    26.14%|   0:00:05.2|   692.1M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   3|  -0.116|   -3.11|     193|    26.31%|   0:00:05.7|   693.6M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   4|  -0.116|   -3.02|     174|    26.40%|   0:00:06.2|   695.5M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   5|  -0.116|   -3.02|     174|    26.40%|   0:00:06.4|   697.3M|
+-----------------------------------------------------------------+

*info:    Total 117 cells added for Phase I
--------------------------------------------------- 
   Hold Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.116 
	TNS: -3.023 
	VP: 174 
	Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/current_state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 3.666 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D 
--------------------------------------------------- 

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   0|  -0.116|   -3.02|     174|    26.40%|   0:00:06.5|   697.3M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   1|  -0.116|   -3.02|     174|    26.40%|   0:00:06.7|   699.1M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.116 
	TNS: -3.023 
	VP: 174 
	Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/current_state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 3.666 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D 
--------------------------------------------------- 

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   0|  -0.116|   -3.02|     174|    26.40%|   0:00:06.8|   699.1M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   1|  -0.116|   -3.02|     174|    26.40%|   0:00:07.0|   700.9M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase IV 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.116 
	TNS: -3.023 
	VP: 174 
	Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/current_state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary  - Phase IV 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 3.666 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D 
--------------------------------------------------- 

*** Finished Core Fixing (fixHold) cpu=0:00:07.0  real=0:00:07.0  totSessionCpu=0:02:03 %) ***
*info:
*info: Added a total of 117 cells to fix/reduce hold violation
*info:          in which 117 termBuffering
*info:
*info: Summary: 
*info:           16 cells of type 'BUF_X1' (3.0, 	18.560) used
*info:           89 cells of type 'CLKBUF_X1' (3.0, 	25.535) used
*info:           12 cells of type 'CLKBUF_X3' (5.0, 	8.580) used
*info:




*** Starting refinePlace (0:02:03 mem=700.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 2580 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=700.9MB) @(0:02:03 - 0:02:03).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 287 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=700.9MB) @(0:02:03 - 0:02:03).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=700.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=700.9MB) @(0:02:03 - 0:02:03).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:02:03 mem=700.9M) ***
*** Finished re-routing un-routed nets (700.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=700.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:07.3 mem=605.8M  real=0:00:07.0 density=26.402%) ***
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 605.8M, totSessionCpu=0:02:03 **
*** Steiner Routed Nets: 5.89481115425%; Threshold: 6; Threshold for Hold: 6
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Effort level <high> specified for reg2reg path_group
Design WNS changes after trial route: 3.6659 -> 3.66589999199 (bump = 8.01000021866e-09)
Slack bump threshold to trigger post-eco optimization: 0.0039
High effort path group WNS change after trial route: 3.6659 -> 3.66589999199 (bump = 8.01000021866e-09)
Slack bump threshold to trigger post-eco optimization: 0.0039
High effort path group WNS change after post-eco optimization: 3.6659 -> 3.66589999199 (bump = 8.01000021866e-09)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
End: path group based post-eco optimization
Skipping all path lef-safe eco optimization
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 605.3M, totSessionCpu=0:02:04 **
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=590 CPU=0:00:01.0 REAL=0:00:01.0)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.666  |  3.666  |  4.615  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.116  |  0.018  | -0.116  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2.978  |  0.000  | -2.978  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   173   |    0    |   173   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.402%
Routing Overflow: 0.00% H and 0.44% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:02.2, REAL=0:00:03.0, MEM=581.3M
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 581.3M, totSessionCpu=0:02:06 **
*** Finished optDesign ***
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*INFO: Adding fillers to top-module.
*INFO:   Added 1037 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 169 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 267 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 562 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 3186 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 5221 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 5221 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> trialRoute -maxRouteLayer 10
*** Starting trialRoute (mem=580.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 10 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 15
There are 15 nets with 1 extra space.
routingBox: (0 0) (271640 262520)
coreBox:    (8360 8120) (263640 254520)
There are 15 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 581.8M):
Est net length = 2.314e+04um = 1.049e+04H + 1.265e+04V
Usage: (8.8%H 12.0%V) = (1.869e+04um 2.736e+04um) = (10914 16363)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 24 = 0 (0.00% H) + 24 (0.37% V)

Phase 1b route (0:00:00.0 584.3M):
Usage: (8.7%H 12.0%V) = (1.862e+04um 2.737e+04um) = (10875 16363)
Overflow: 24 = 0 (0.00% H) + 24 (0.37% V)

Phase 1c route (0:00:00.0 584.3M):
Usage: (8.7%H 12.0%V) = (1.857e+04um 2.736e+04um) = (10848 16353)
Overflow: 20 = 0 (0.00% H) + 20 (0.30% V)

Phase 1d route (0:00:00.0 584.3M):
Usage: (8.7%H 12.0%V) = (1.857e+04um 2.736e+04um) = (10848 16353)
Overflow: 20 = 0 (0.00% H) + 20 (0.30% V)

Phase 1a-1d Overflow: 0.00% H + 0.30% V (0:00:00.0 584.3M)


Phase 1e route (0:00:00.0 584.8M):
Usage: (8.7%H 12.0%V) = (1.860e+04um 2.735e+04um) = (10866 16352)
Overflow: 8 = 0 (0.00% H) + 8 (0.12% V)

Phase 1f route (0:00:00.0 584.8M):
Usage: (8.7%H 12.0%V) = (1.862e+04um 2.736e+04um) = (10872 16355)
Overflow: 5 = 0 (0.00% H) + 5 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	5	 0.08%
--------------------------------------
  0:	0	 0.00%	33	 0.50%
  1:	0	 0.00%	78	 1.19%
  2:	0	 0.00%	34	 0.52%
  3:	1	 0.02%	65	 0.99%
  4:	6	 0.09%	140	 2.13%
  5:	6553	99.89%	6205	94.59%


Phase 1e-1f Overflow: 0.00% H + 0.08% V (0:00:00.0 584.8M)

Global route (cpu=0.1s real=0.0s 582.3M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.2 582.3M):
There are 15 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.3%H 12.2%V) = (1.994e+04um 2.753e+04um) = (11620 16591)
Overflow: 30 = 0 (0.00% H) + 30 (0.45% V)

Phase 1l Overflow: 0.00% H + 0.45% V (0:00:00.0 584.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	3	 0.05%
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	4	 0.06%
 -1:	0	 0.00%	11	 0.17%
--------------------------------------
  0:	0	 0.00%	18	 0.27%
  1:	0	 0.00%	89	 1.36%
  2:	3	 0.05%	41	 0.62%
  3:	8	 0.12%	68	 1.04%
  4:	7	 0.11%	137	 2.09%
  5:	6542	99.73%	6185	94.28%


*** Completed Phase 1 route (0:00:00.3 580.5M) ***


Total length: 2.781e+04um, number of vias: 17154
M1(H) length: 1.241e+03um, number of vias: 9095
M2(V) length: 1.134e+04um, number of vias: 6205
M3(H) length: 1.040e+04um, number of vias: 1465
M4(V) length: 3.682e+03um, number of vias: 217
M5(H) length: 4.267e+02um, number of vias: 161
M6(V) length: 7.100e+02um, number of vias: 7
M7(H) length: 1.104e+01um, number of vias: 2
M8(V) length: 1.560e+00um, number of vias: 2
M9(H) length: 1.010e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.2 581.5M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=581.5M) ***
Peak Memory Usage was 590.3M 
*** Finished trialRoute (cpu=0:00:00.6 mem=581.5M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=581.5M, init mem=581.5M)
*info: Placed = 7801
*info: Unplaced = 0
Placement Density:100.00%(15707/15707)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=581.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (15) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=581.5M) ***
Start route 2 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=581.5M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Sep 14 17:27:06 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 581.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) PIN CK of INST u_DataPath/u_ifidreg/instruction_decode_reg[4] connects to NET clk__L2_N9 at location (86.545 31.150) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clk__L2_N9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST u_DataPath/u_ifidreg/instruction_decode_reg[11] connects to NET clk__L2_N7 at location (118.655 56.350) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clk__L2_N7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 588.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 588.00 (Mb)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (115.385 56.350) on metal1 for NET clk__L2_N7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (89.810 31.150) on metal1 for NET clk__L2_N9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#2 routed nets are extracted.
#    2 (0.05%) extracted nets are partially routed.
#13 routed nets are imported.
#4156 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4171.
#Number of eco nets is 2
#
#Start data preparation...
#
#Data preparation is done on Wed Sep 14 17:27:06 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Sep 14 17:27:06 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         938           0        2208    28.40%
#  Metal 2        V         715           0        2208     0.00%
#  Metal 3        H         922           0        2208     0.00%
#  Metal 4        V         475           0        2208     0.00%
#  Metal 5        H         461           0        2208     0.00%
#  Metal 6        V         475           0        2208     0.00%
#  Metal 7        H         156           0        2208    11.41%
#  Metal 8        V         161           0        2208     3.80%
#  Metal 9        H          76           6        2208    37.50%
#  Metal 10       V          58          23        2208    28.62%
#  --------------------------------------------------------------
#  Total                   4437       3.57%  22080    10.97%
#
#  15 nets (0.36%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 590.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 1388 um.
#Total half perimeter of net bounding box = 1027 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 35 um.
#Total wire length on LAYER metal3 = 902 um.
#Total wire length on LAYER metal4 = 451 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 917
#Up-Via Summary (total 917):
#           
#-----------------------
#  Metal 1          315
#  Metal 2          311
#  Metal 3          291
#-----------------------
#                   917 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 2 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 590.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 590.00 (Mb)
#Peak memory = 621.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.8% of the total area was rechecked for DRC, and 3.1% required routing.
#    number of violations = 0
#5377 out of 7801 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 594.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 594.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 1388 um.
#Total half perimeter of net bounding box = 1027 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 34 um.
#Total wire length on LAYER metal3 = 900 um.
#Total wire length on LAYER metal4 = 454 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 924
#Up-Via Summary (total 924):
#           
#-----------------------
#  Metal 1          316
#  Metal 2          312
#  Metal 3          296
#-----------------------
#                   924 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.00 (Mb)
#Total memory = 592.00 (Mb)
#Peak memory = 630.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.00 (Mb)
#Total memory = 592.00 (Mb)
#Peak memory = 630.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 592.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 587.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.00 (Mb)
#Total memory = 587.00 (Mb)
#Peak memory = 630.00 (Mb)
#Number of warnings = 8
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Sep 14 17:27:08 2016
#

globalDetailRoute

#Start globalDetailRoute on Wed Sep 14 17:27:09 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 587.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Sep 14 17:27:09 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Sep 14 17:27:09 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         938           0        2208    28.40%
#  Metal 2        V         715           0        2208     0.00%
#  Metal 3        H         922           0        2208     0.00%
#  Metal 4        V         475           0        2208     0.00%
#  Metal 5        H         461           0        2208     0.00%
#  Metal 6        V         475           0        2208     0.00%
#  Metal 7        H         156           0        2208    11.41%
#  Metal 8        V         161           0        2208     3.80%
#  Metal 9        H          76           6        2208    37.50%
#  Metal 10       V          58          23        2208    28.62%
#  --------------------------------------------------------------
#  Total                   4437       3.57%  22080    10.97%
#
#  15 nets (0.36%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 590.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 595.00 (Mb)
#
#start global routing iteration 2...
#There are 2818 nets routed.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 596.00 (Mb)
#
#start global routing iteration 3...
#There are 2818 nets routed.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 596.00 (Mb)
#
#start global routing iteration 4...
#There are 2818 nets routed.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 596.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     93(4.21%)     77(3.49%)     17(0.77%)      5(0.23%)   (8.70%)
#   Metal 3     26(1.18%)      2(0.09%)      0(0.00%)      0(0.00%)   (1.27%)
#   Metal 4     12(0.54%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.54%)
#   Metal 5      1(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    132(0.63%)     79(0.38%)     17(0.08%)      5(0.02%)   (1.12%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 27581 um.
#Total half perimeter of net bounding box = 23474 um.
#Total wire length on LAYER metal1 = 40 um.
#Total wire length on LAYER metal2 = 7623 um.
#Total wire length on LAYER metal3 = 11898 um.
#Total wire length on LAYER metal4 = 4633 um.
#Total wire length on LAYER metal5 = 1636 um.
#Total wire length on LAYER metal6 = 1594 um.
#Total wire length on LAYER metal7 = 80 um.
#Total wire length on LAYER metal8 = 77 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 15166
#Up-Via Summary (total 15166):
#           
#-----------------------
#  Metal 1         8252
#  Metal 2         4792
#  Metal 3         1556
#  Metal 4          307
#  Metal 5          228
#  Metal 6           19
#  Metal 7           10
#  Metal 8            2
#-----------------------
#                 15166 
#
#Max overcon = 8 tracks.
#Total overcon = 1.12%.
#Worst layer Gcell overcon rate = 1.27%.
#There are 2818 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 596.00 (Mb)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Sep 14 17:27:12 2016
#
#Start Track Assignment.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 27049 um.
#Total half perimeter of net bounding box = 23474 um.
#Total wire length on LAYER metal1 = 39 um.
#Total wire length on LAYER metal2 = 7376 um.
#Total wire length on LAYER metal3 = 11588 um.
#Total wire length on LAYER metal4 = 4617 um.
#Total wire length on LAYER metal5 = 1663 um.
#Total wire length on LAYER metal6 = 1609 um.
#Total wire length on LAYER metal7 = 77 um.
#Total wire length on LAYER metal8 = 78 um.
#Total wire length on LAYER metal9 = 1 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 15166
#Up-Via Summary (total 15166):
#           
#-----------------------
#  Metal 1         8252
#  Metal 2         4792
#  Metal 3         1556
#  Metal 4          307
#  Metal 5          228
#  Metal 6           19
#  Metal 7           10
#  Metal 8            2
#-----------------------
#                 15166 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 596.00 (Mb)
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 7.00 (Mb)
#Total memory = 596.00 (Mb)
#Peak memory = 630.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 602.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 26890 um.
#Total half perimeter of net bounding box = 23474 um.
#Total wire length on LAYER metal1 = 1192 um.
#Total wire length on LAYER metal2 = 9482 um.
#Total wire length on LAYER metal3 = 10355 um.
#Total wire length on LAYER metal4 = 3698 um.
#Total wire length on LAYER metal5 = 1137 um.
#Total wire length on LAYER metal6 = 918 um.
#Total wire length on LAYER metal7 = 56 um.
#Total wire length on LAYER metal8 = 50 um.
#Total wire length on LAYER metal9 = 2 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 18585
#Up-Via Summary (total 18585):
#           
#-----------------------
#  Metal 1         9091
#  Metal 2         7632
#  Metal 3         1531
#  Metal 4          181
#  Metal 5          124
#  Metal 6           16
#  Metal 7            8
#  Metal 8            2
#-----------------------
#                 18585 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 4.00 (Mb)
#Total memory = 600.00 (Mb)
#Peak memory = 648.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 4.00 (Mb)
#Total memory = 600.00 (Mb)
#Peak memory = 648.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 600.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 592.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 5.00 (Mb)
#Total memory = 592.00 (Mb)
#Peak memory = 648.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Sep 14 17:27:30 2016
#
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 602.0M, totSessionCpu=0:02:36 **
#Created 135 library cell signatures
#Created 4171 NETS and 0 SPECIALNETS signatures
#Created 7802 instance signatures
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=612.0M, init mem=612.0M)
*info: Placed = 7787
*info: Unplaced = 0
Placement Density:100.00%(15707/15707)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=612.0M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
Extraction called for design 'DLX' of instances=7801 and nets=4171 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_17310_xBrC28.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 611.7M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0067% (CPU Time= 0:00:00.2  MEM= 630.2M)
Extracted 20.0078% (CPU Time= 0:00:00.2  MEM= 630.2M)
Extracted 30.0089% (CPU Time= 0:00:00.2  MEM= 630.2M)
Extracted 40.0101% (CPU Time= 0:00:00.2  MEM= 630.2M)
Extracted 50.0112% (CPU Time= 0:00:00.2  MEM= 630.2M)
Extracted 60.0067% (CPU Time= 0:00:00.2  MEM= 630.2M)
Extracted 70.0078% (CPU Time= 0:00:00.3  MEM= 630.2M)
Extracted 80.0089% (CPU Time= 0:00:00.3  MEM= 630.2M)
Extracted 90.0101% (CPU Time= 0:00:00.3  MEM= 630.2M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 630.2M)
Number of Extracted Resistors     : 36483
Number of Extracted Ground Cap.   : 39307
Number of Extracted Coupling Cap. : 55660
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 613.7M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2833 times net's RC data read were performed.
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 611.734M)
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 615.7M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.7M, InitMEM = 611.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=606.637 CPU=0:00:00.1 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 606.6M, InitMEM = 606.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=606.637 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 606.6M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.673  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 606.6M, totSessionCpu=0:02:38 **
**INFO: Start fixing DRV (Mem = 604.63M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Setting latch borrow mode to budget during optimization.
Info: 15 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.67 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 3.67 |  100.00 |   0:00:01.0|     697.7M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=697.7M) ***

Latch borrow mode reset to max_borrow
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 7801 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=622.6MB) @(0:02:40 - 0:02:40).
Total net length = 2.328e+04 (1.063e+04 1.264e+04) (ext = 2.114e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
       Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.673  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 622.6M, totSessionCpu=0:02:40 **
Glitch fixing enabled
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 617.7M, InitMEM = 617.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=607.203 CPU=0:00:00.9 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 607.2M, InitMEM = 607.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=607.203 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 607.2M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_17310.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 602.4M, InitMEM = 602.4M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 627,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=607.965 CPU=0:00:00.1 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 608.0M, InitMEM = 608.0M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3025,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=607.965 CPU=0:00:01.0 REAL=0:00:01.0)
Calculation for IPO SI completed ... (0:00:01.2 607.965M)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 608.0M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
           SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.673  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 608.0M, totSessionCpu=0:02:44 **
Setting latch borrow mode to budget during optimization.
Info: 15 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+----------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 3.67 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 3.67 |  100.00 |   0:00:00.0|     683.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=683.9M) ***

Latch borrow mode reset to max_borrow
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 7801 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=623.3MB) @(0:02:45 - 0:02:45).
Total net length = 2.328e+04 (1.063e+04 1.264e+04) (ext = 2.114e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 623.29M).
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.12min mem=623.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.673  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 623.3M, totSessionCpu=0:02:46 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=621.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.673  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 621.2M, totSessionCpu=0:02:46 **
Effort level <high> specified for reg2reg path_group
GigaOpt: target slack met, skip TNS optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=621.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.673  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 621.2M, totSessionCpu=0:02:46 **
Marking critical nets with target slack = 2938.2ps.
Critical nets number = 0.
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 2953.9ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Marking critical nets with target slack = 2938.2ps.
Critical nets number = 0.
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 2953.9ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Active setup views: default 
Active hold views: default 
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.673  |  3.673  |  4.603  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 627.4M, totSessionCpu=0:02:47 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Sep 14 17:29:06 2016
#
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2770 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 623.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 625.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#Created 454 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 625.00 (Mb)
#Merging special wires...
#214 routed nets are extracted.
#2619 routed nets are imported.
#1338 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4171.
#WARNING (NRGR-22) Design is already detail routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 625.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 625.00 (Mb)
#Peak memory = 648.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 628.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 628.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 26890 um.
#Total half perimeter of net bounding box = 23474 um.
#Total wire length on LAYER metal1 = 1192 um.
#Total wire length on LAYER metal2 = 9482 um.
#Total wire length on LAYER metal3 = 10355 um.
#Total wire length on LAYER metal4 = 3698 um.
#Total wire length on LAYER metal5 = 1137 um.
#Total wire length on LAYER metal6 = 918 um.
#Total wire length on LAYER metal7 = 56 um.
#Total wire length on LAYER metal8 = 50 um.
#Total wire length on LAYER metal9 = 2 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 18585
#Up-Via Summary (total 18585):
#           
#-----------------------
#  Metal 1         9091
#  Metal 2         7632
#  Metal 3         1531
#  Metal 4          181
#  Metal 5          124
#  Metal 6           16
#  Metal 7            8
#  Metal 8            2
#-----------------------
#                 18585 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 626.00 (Mb)
#Peak memory = 648.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 626.00 (Mb)
#Peak memory = 648.00 (Mb)
#Updating routing design signature
#Created 135 library cell signatures
#Created 4171 NETS and 0 SPECIALNETS signatures
#Created 7802 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 626.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 624.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -13.00 (Mb)
#Total memory = 614.00 (Mb)
#Peak memory = 648.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Sep 14 17:29:08 2016
#
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 614.7M, totSessionCpu=0:02:49 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'DLX' of instances=7801 and nets=4171 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_17310_xBrC28.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 614.7M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0067% (CPU Time= 0:00:00.2  MEM= 633.2M)
Extracted 20.0078% (CPU Time= 0:00:00.2  MEM= 633.2M)
Extracted 30.0089% (CPU Time= 0:00:00.2  MEM= 633.2M)
Extracted 40.0101% (CPU Time= 0:00:00.3  MEM= 633.2M)
Extracted 50.0112% (CPU Time= 0:00:00.3  MEM= 633.2M)
Extracted 60.0067% (CPU Time= 0:00:00.3  MEM= 633.2M)
Extracted 70.0078% (CPU Time= 0:00:00.3  MEM= 633.2M)
Extracted 80.0089% (CPU Time= 0:00:00.3  MEM= 633.2M)
Extracted 90.0101% (CPU Time= 0:00:00.4  MEM= 633.2M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 633.2M)
Number of Extracted Resistors     : 36483
Number of Extracted Ground Cap.   : 39307
Number of Extracted Coupling Cap. : 55660
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 616.7M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2833 times net's RC data read were performed.
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 614.715M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 617.0M, InitMEM = 617.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 621.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.246 CPU=0:00:00.9 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.2M, InitMEM = 611.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.246 CPU=0:00:00.9 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:03.0  mem= 611.2M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_17310.twf ...
Finished Loading timing window for view default
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 603.5M, totSessionCpu=0:02:52 **
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 605.7M, InitMEM = 605.7M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 627,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=611.254 CPU=0:00:00.1 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.3M, InitMEM = 611.3M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3025,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=611.254 CPU=0:00:01.1 REAL=0:00:01.0)
Calculation for IPO SI completed ... (0:00:01.3 611.254M)
*** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 611.3M) ***
Running setup recovery post routing.
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 611.3M, totSessionCpu=0:02:53 **
WNS degradation margin : 0.039 ns
Setup timing is Met. Recovery step is being skipped 
Setup recovery will not be triggered as slack is not degraded beyond margin
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=611.25M, totSessionCpu=0:02:53 .
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 611.3M, totSessionCpu=0:02:53 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 611.3M, totSessionCpu=0:02:54 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.673  |  3.673  |  4.603  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 611.3M, totSessionCpu=0:02:54 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 611.3M, totSessionCpu=0:02:55 **
#Created 135 library cell signatures
#Created 4171 NETS and 0 SPECIALNETS signatures
#Created 7802 instance signatures
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=621.3M, init mem=621.3M)
*info: Placed = 7787
*info: Unplaced = 0
Placement Density:100.00%(15707/15707)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=621.3M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2769 times net's RC data read were performed.
Extraction called for design 'DLX' of instances=7801 and nets=4171 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_17310_xBrC28.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 617.0M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0067% (CPU Time= 0:00:00.2  MEM= 635.5M)
Extracted 20.0078% (CPU Time= 0:00:00.2  MEM= 635.5M)
Extracted 30.0089% (CPU Time= 0:00:00.2  MEM= 635.5M)
Extracted 40.0101% (CPU Time= 0:00:00.3  MEM= 635.5M)
Extracted 50.0112% (CPU Time= 0:00:00.3  MEM= 635.5M)
Extracted 60.0067% (CPU Time= 0:00:00.3  MEM= 635.5M)
Extracted 70.0078% (CPU Time= 0:00:00.3  MEM= 635.5M)
Extracted 80.0089% (CPU Time= 0:00:00.4  MEM= 635.5M)
Extracted 90.0101% (CPU Time= 0:00:00.4  MEM= 635.5M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 635.5M)
Number of Extracted Resistors     : 36483
Number of Extracted Ground Cap.   : 39307
Number of Extracted Coupling Cap. : 55660
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 619.0M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2833 times net's RC data read were performed.
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 617.012M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.5M, InitMEM = 611.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 615.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.012 CPU=0:00:00.9 REAL=0:00:01.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.0M, InitMEM = 611.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.012 CPU=0:00:01.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 611.0M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_17310.twf ...
Finished Loading timing window for view default
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 605.5M, InitMEM = 605.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.012 CPU=0:00:00.9 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.0M, InitMEM = 611.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.012 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 611.0M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_17310.twf ...
Finished Loading timing window for view default
 AAE Opt Flow:: Path Group Flow :: Forcing target Setup Reg2Reg WNS in Hold to  :: 0
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 605.5M, InitMEM = 605.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.02 CPU=0:00:00.1 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.0M, InitMEM = 611.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.02 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 611.0M) ***
**ERROR: (ENCOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:02 mem=657.2M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 661.8M, InitMEM = 661.8M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 622,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=667.148 CPU=0:00:00.1 REAL=0:00:00.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 667.1M, InitMEM = 667.1M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3025,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=667.09 CPU=0:00:01.0 REAL=0:00:02.0)
Calculation for IPO SI completed ... (0:00:01.2 667.090M)
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 667.1M) ***
Done building cte hold timing graph (fixHold) real=0:00:02.0 totSessionCpu=0:03:04 mem=667.6M ***
Done building hold timer (fixHold) real=0:00:02.0 totSessionCpu=0:03:04 mem=667.9M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 662.1M, InitMEM = 662.1M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 627,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=667.465 CPU=0:00:00.1 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 667.4M, InitMEM = 667.4M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3025,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=667.578 CPU=0:00:00.9 REAL=0:00:01.0)
Calculation for IPO SI completed ... (0:00:01.1 667.578M)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 667.6M) ***
Done building cte setup timing graph (fixHold) real=0:00:03.0 totSessionCpu=0:03:05 mem=668.1M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.673  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   351   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.112  |
|           TNS (ns):| -2.751  |
|    Violating Paths:|   167   |
|          All Paths:|   351   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------

*Info: minBufDelay = 0.021900 ns ;  LibStdDelay = 0.007800 ns;  minBufSize = 3192000 (3); worstDelayView: default 
Footprint list for hold buffering 
=================================================================
*Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
------------------------------------------------------------------
*Info:   22.1 	1.00 	3.0 	18.560	BUF_X1	(A,Z)
*Info:   29.7 	1.00 	3.0 	25.535	CLKBUF_X1	(A,Z)
*Info:   23.3 	1.00 	4.0 	9.267	BUF_X2	(A,Z)
*Info:   25.5 	1.00 	4.0 	12.749	CLKBUF_X2	(A,Z)
*Info:   28.7 	1.00 	5.0 	8.580	CLKBUF_X3	(A,Z)
*Info:   21.9 	1.00 	7.0 	4.637	BUF_X4	(A,Z)
*Info:   22.6 	1.00 	13.0 	2.330	BUF_X8	(A,Z)
*Info:   22.8 	1.00 	25.0 	1.173	BUF_X16	(A,Z)
*Info:   23.7 	1.00 	49.0 	0.605	BUF_X32	(A,Z)
=================================================================
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS          reg2regWns    reg2regBaseWns    view
    3.673 ns      3.673 ns      4.637 ns         default
--------------------------------------------------- 
Info: 15 clock nets excluded from IPO operation.
--------------------------------------------------- 
   Hold Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.112 
	TNS: -2.752 
	VP: 173 
	Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/current_state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 3.673 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D 
--------------------------------------------------- 
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O

*** Starting Core Fixing (fixHold) cpu=0:00:04.0  real=0:00:04.0  totSessionCpu=0:03:06 mem=668.1M density=100.000%) ***
Optimizer Target Slack 0.000 StdDelay is 0.008  
Phase I ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   0|  -0.112|   -2.75|     173|   100.00%|   0:00:04.0|   668.3M|
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   1|  -0.112|   -2.75|     173|   100.00%|   0:00:04.8|   669.1M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.112 
	TNS: -2.752 
	VP: 173 
	Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/current_state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 3.673 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D 
--------------------------------------------------- 

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   0|  -0.112|   -2.75|     173|   100.00%|   0:00:04.8|   669.1M|
Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/U15/A1 net rst  nrTerm=10
|   1|  -0.112|   -2.75|     173|   100.00%|   0:00:05.5|   669.1M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.112 
	TNS: -2.752 
	VP: 173 
	Worst hold path end point: u_DataPath/u_decode_unit/hdu_0/current_state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 3.673 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:u_DataPath/u_fetch/pc1/to_iram_block_reg[31]/D 
--------------------------------------------------- 

*** Finished Core Fixing (fixHold) cpu=0:00:05.6  real=0:00:05.0  totSessionCpu=0:03:08 %) ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 181 net(s) have violated hold timing slacks.
*info: 181 net(s): Could not be fixed because of no legal loc.




*** Finish Post Route Hold Fixing (cpu=0:00:05.6 mem=628.0M  real=0:00:05.0 density=100.000%) ***
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 628.0M, totSessionCpu=0:03:08 **
Active setup views: default 
Active hold views: default 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 627.5M, totSessionCpu=0:03:08 **
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 622,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=612.254 CPU=0:00:00.1 REAL=0:00:01.0)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3025,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=612.254 CPU=0:00:01.0 REAL=0:00:01.0)

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.673  |  3.673  |  4.603  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.112  |  0.013  | -0.112  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2.751  |  0.000  | -2.751  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   167   |    0    |   167   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:02.4, REAL=0:00:02.0, MEM=602.5M
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 602.5M, totSessionCpu=0:03:10 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> saveDesign DLX.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "DLX.enc.dat/DLX.v.gz" ...
Saving clock tree spec file 'DLX.enc.dat/DLX.ctstch' ...
Saving configuration ...
Saving preference file DLX.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=600.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=600.5M) ***
Writing DEF file 'DLX.enc.dat/DLX.def.gz', current time is Wed Sep 14 17:30:45 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'DLX.enc.dat/DLX.def.gz' is written, current time is Wed Sep 14 17:30:45 2016 ...
No integration constraint in the design.
<CMD> win
XWindow dump put in file dlx
<CMD> dumpToGIF dlx_gif
<CMD> set_analysis_view -setup {default} -hold {default}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2950 times net's RC data read were performed.
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file './.mmmc5a0T9Y/modes/coherent-synthesis/coherent-synthesis.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=384.4M, current mem=580.4M)
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> rcOut -setload DLX.setload -rc_corner standard
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 582.4M)
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2833 times net's RC data read were performed.
<CMD> rcOut -setres DLX.setres -rc_corner standard
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 582.4M)
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2833 times net's RC data read were performed.
<CMD> rcOut -spf DLX.spf -rc_corner standard
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 584.4M)
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2833 times net's RC data read were performed.
<CMD> rcOut -spef DLX.spef -rc_corner standard
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 582.4M)
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2833 times net's RC data read were performed.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'DLX' of instances=7801 and nets=4171 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_17310_xBrC28.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 580.4M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0067% (CPU Time= 0:00:00.2  MEM= 599.0M)
Extracted 20.0078% (CPU Time= 0:00:00.2  MEM= 599.0M)
Extracted 30.0089% (CPU Time= 0:00:00.2  MEM= 599.0M)
Extracted 40.0101% (CPU Time= 0:00:00.3  MEM= 599.0M)
Extracted 50.0112% (CPU Time= 0:00:00.3  MEM= 599.0M)
Extracted 60.0067% (CPU Time= 0:00:00.3  MEM= 599.0M)
Extracted 70.0078% (CPU Time= 0:00:00.3  MEM= 599.0M)
Extracted 80.0089% (CPU Time= 0:00:00.3  MEM= 599.0M)
Extracted 90.0101% (CPU Time= 0:00:00.4  MEM= 599.0M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 599.0M)
Number of Extracted Resistors     : 36483
Number of Extracted Ground Cap.   : 39307
Number of Extracted Coupling Cap. : 55660
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 582.5M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2833 times net's RC data read were performed.
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 580.586M)
Generate Setup TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 601.9M, InitMEM = 601.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 605.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=610.59 CPU=0:00:00.9 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 610.6M, InitMEM = 610.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=610.59 CPU=0:00:00.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 610.6M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_17310.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 605.3M, InitMEM = 605.3M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 627,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=610.598 CPU=0:00:00.1 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 610.6M, InitMEM = 610.6M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3025,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=610.598 CPU=0:00:00.9 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:01.1 610.598M)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 610.6M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.673  |  3.673  |  4.603  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.32 sec
Total Real time: 5.0 sec
Total Memory Usage: 610.964844 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2769 times net's RC data read were performed.
Extraction called for design 'DLX' of instances=7801 and nets=4171 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./DLX_17310_xBrC28.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 607.0M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0067% (CPU Time= 0:00:00.2  MEM= 635.4M)
Extracted 20.0078% (CPU Time= 0:00:00.2  MEM= 635.4M)
Extracted 30.0089% (CPU Time= 0:00:00.2  MEM= 635.4M)
Extracted 40.0101% (CPU Time= 0:00:00.2  MEM= 635.4M)
Extracted 50.0112% (CPU Time= 0:00:00.3  MEM= 635.4M)
Extracted 60.0067% (CPU Time= 0:00:00.3  MEM= 635.4M)
Extracted 70.0078% (CPU Time= 0:00:00.3  MEM= 635.4M)
Extracted 80.0089% (CPU Time= 0:00:00.3  MEM= 635.4M)
Extracted 90.0101% (CPU Time= 0:00:00.4  MEM= 635.4M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 635.4M)
Number of Extracted Resistors     : 36483
Number of Extracted Ground Cap.   : 39307
Number of Extracted Coupling Cap. : 55660
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 619.0M)
Creating parasitic data file './DLX_17310_xBrC28.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './DLX_17310_xBrC28.rcdb.d'. 2833 times net's RC data read were performed.
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 617.039M)
Generate Hold TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.8M, InitMEM = 611.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './DLX_17310_xBrC28.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 615.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.039 CPU=0:00:00.9 REAL=0:00:01.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.0M, InitMEM = 611.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=611.039 CPU=0:00:00.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 611.0M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_17310.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 605.8M, InitMEM = 605.8M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 622,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=611.047 CPU=0:00:00.1 REAL=0:00:00.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 611.0M, InitMEM = 611.0M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3025,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=611.047 CPU=0:00:01.1 REAL=0:00:01.0)
Calculation for IPO SI completed ... (0:00:01.3 611.047M)
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 611.0M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.112  |  0.013  | -0.112  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2.751  |  0.000  | -2.751  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   167   |    0    |   167   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   351   |   218   |   287   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.32 sec
Total Real time: 5.0 sec
Total Memory Usage: 611.046875 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Sep 14 17:40:21 2016

Design Name: DLX
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (135.8200, 131.2600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net vdd: special open, dangling Wire.

Begin Summary 
    3 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    16 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    19 total info(s) created.
End Summary

End Time: Wed Sep 14 17:40:21 2016
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 19 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 601.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
  VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (ENCVFG-47):	Pin of Cell FILLER_1863 at (20.780, 65.575), (21.580, 65.745) on Layer metal1 is not connected to any net. Because globalNetConnect or GUI Power->Connect Global Nets is not to specify global net connection rules properly. Use globalNetConnect to connect the pins to nets, Type 'man globalNetConnect' for more information.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.5  MEM: 52.3M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> reportGateCount -level 5 -limit 100 -outfile DLX.gateCount
Gate area 0.7980 um^2
[0] DLX Gates=5196 Cells=2580 Area=4146.9 um^2
[1] u_cu Gates=149 Cells=122 Area=118.9 um^2
[1] u_DataPath Gates=5024 Cells=2444 Area=4009.4 um^2
[2] u_DataPath/u_fetch Gates=597 Cells=346 Area=476.9 um^2
[3] u_DataPath/u_fetch/pc1 Gates=238 Cells=67 Area=190.5 um^2
[3] u_DataPath/u_fetch/iram_block1 Gates=130 Cells=120 Area=104.0 um^2
[4] u_DataPath/u_fetch/iram_block1/mmu_out Gates=130 Cells=120 Area=104.0 um^2
[2] u_DataPath/u_ifidreg Gates=622 Cells=227 Area=496.9 um^2
[2] u_DataPath/u_idexreg Gates=345 Cells=120 Area=275.8 um^2
[2] u_DataPath/u_execute Gates=2225 Cells=1307 Area=1775.5 um^2
[3] u_DataPath/u_execute/EXALU Gates=2223 Cells=1306 Area=1774.0 um^2
[4] u_DataPath/u_execute/EXALU/sub_76 Gates=190 Cells=65 Area=151.6 um^2
[4] u_DataPath/u_execute/EXALU/sub_67 Gates=190 Cells=65 Area=151.6 um^2
[4] u_DataPath/u_execute/EXALU/add_64 Gates=168 Cells=33 Area=134.6 um^2
[4] u_DataPath/u_execute/EXALU/add_60 Gates=168 Cells=33 Area=134.6 um^2
[4] u_DataPath/u_execute/EXALU/r95 Gates=212 Cells=204 Area=169.7 um^2
[4] u_DataPath/u_execute/EXALU/r94 Gates=211 Cells=204 Area=168.4 um^2
[2] u_DataPath/u_exmemreg Gates=1018 Cells=293 Area=812.6 um^2
[2] u_DataPath/u_memory Gates=119 Cells=92 Area=95.5 um^2
<CMD> saveNetlist DLX.v
Writing Netlist "DLX.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network DLX.sdf
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Topological Sorting (CPU = 0:00:00.0, MEM = 643.5M, InitMEM = 643.5M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3025,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=648.73 CPU=0:00:01.1 REAL=0:00:01.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 648.7M, InitMEM = 648.7M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 3025,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=648.73 CPU=0:00:01.0 REAL=0:00:01.0)
Calculation for IPO SI completed ... (0:00:02.1 648.730M)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 648.7M) ***
<CMD> saveDesign DLX.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory DLX.enc.dat exists, rename it to DLX.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "DLX.enc.dat/DLX.v.gz" ...
Saving clock tree spec file 'DLX.enc.dat/DLX.ctstch' ...
Saving configuration ...
Saving preference file DLX.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 19 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=639.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=639.1M) ***
Writing DEF file 'DLX.enc.dat/DLX.def.gz', current time is Wed Sep 14 17:43:37 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'DLX.enc.dat/DLX.def.gz' is written, current time is Wed Sep 14 17:43:37 2016 ...
No integration constraint in the design.

*** Memory Usage v#1 (Current mem = 639.066M, initial mem = 75.145M) ***
--- Ending "Encounter" (totcpu=0:03:37, real=0:35:03, mem=639.1M) ---
