INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_protocol_converter_0/sim/axi_protocol_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_0
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v:210]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v:211]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v:213]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v:214]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v:216]
WARNING: [VRFC 10-8772] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v:217]
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/DCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCache
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/ICache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICache
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/axiram_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axiram_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/fpu_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/led_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/rv_cpu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_cpu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/switch_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.sim/sim_1/behav/xsim/glbl.v:6]
