<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Nov 09 18:44:28 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   21.931MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 37.736ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION_fast[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[3]  (to PIN_CLK_X1_c +)

   Delay:              45.447ns  (36.2% logic, 63.8% route), 34 logic levels.

 Constraint Details:

     45.447ns physical path delay coreInst/SLICE_1257 to coreInst/programCounterInst/SLICE_312 meets
     83.333ns delay constraint less
      0.150ns DIN_SET requirement (totaling 83.183ns) by 37.736ns

 Physical Path Details:

      Data path coreInst/SLICE_1257 to coreInst/programCounterInst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409 *LICE_1257.CLK to *SLICE_1257.Q0 coreInst/SLICE_1257 (from PIN_CLK_X1_c)
ROUTE         2   e 1.030 *SLICE_1257.Q0 to */SLICE_529.A1 coreInst/INSTRUCTION_fast[11]
CTOOFX_DEL  ---     0.661 */SLICE_529.A1 to *LICE_529.OFX0 coreInst/jumpGroupDecoderInst/CC_3/SLICE_529
ROUTE         4   e 1.030 *LICE_529.OFX0 to */SLICE_348.C1 coreInst/CC
CTOF_DEL    ---     0.452 */SLICE_348.C1 to */SLICE_348.F1 coreInst/SLICE_348
ROUTE         1   e 1.030 */SLICE_348.F1 to */SLICE_998.D1 coreInst/instructionPhaseDecoderInst/INSTRUCTION_fast_RNIK3SF[12]
CTOF_DEL    ---     0.452 */SLICE_998.D1 to */SLICE_998.F1 coreInst/SLICE_998
ROUTE        39   e 1.030 */SLICE_998.F1 to */SLICE_912.B0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452 */SLICE_912.B0 to */SLICE_912.F0 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        13   e 0.401 */SLICE_912.F0 to */SLICE_912.C1 coreInst/ALUB_DATA_6_i_0[14]
CTOF_DEL    ---     0.452 */SLICE_912.C1 to */SLICE_912.F1 coreInst/fullALUInst/muxB/SLICE_912
ROUTE        21   e 1.030 */SLICE_912.F1 to *SLICE_1032.A1 coreInst/N_6
CTOF_DEL    ---     0.452 *SLICE_1032.A1 to *SLICE_1032.F1 coreInst/fullALUInst/aluInst/SLICE_1032
ROUTE        25   e 1.030 *SLICE_1032.F1 to *SLICE_1087.B1 coreInst/fullALUInst/aluInst/un3_tmp_0_14_4
CTOF_DEL    ---     0.452 *SLICE_1087.B1 to *SLICE_1087.F1 coreInst/fullALUInst/aluInst/SLICE_1087
ROUTE        10   e 1.030 *SLICE_1087.F1 to *SLICE_1062.D1 coreInst/fullALUInst/aluInst/un3_tmp_14[0]
CTOF_DEL    ---     0.452 *SLICE_1062.D1 to *SLICE_1062.F1 coreInst/fullALUInst/aluInst/SLICE_1062
ROUTE         5   e 1.030 *SLICE_1062.F1 to *SLICE_1273.D0 coreInst/fullALUInst/aluInst/un3_tmp[6]
CTOF_DEL    ---     0.452 *SLICE_1273.D0 to *SLICE_1273.F0 coreInst/fullALUInst/aluInst/SLICE_1273
ROUTE         1   e 1.030 *SLICE_1273.F0 to *SLICE_1014.B1 coreInst/fullALUInst/aluInst/sex_2_1
CTOF_DEL    ---     0.452 *SLICE_1014.B1 to *SLICE_1014.F1 coreInst/fullALUInst/aluInst/SLICE_1014
ROUTE         1   e 1.030 *SLICE_1014.F1 to *SLICE_1045.A1 coreInst/fullALUInst/aluInst/sex_2_8
CTOF_DEL    ---     0.452 *SLICE_1045.A1 to *SLICE_1045.F1 coreInst/fullALUInst/aluInst/SLICE_1045
ROUTE        16   e 1.030 *SLICE_1045.F1 to *SLICE_1047.B0 coreInst/fullALUInst/aluInst/sex_2
CTOF_DEL    ---     0.452 *SLICE_1047.B0 to *SLICE_1047.F0 coreInst/fullALUInst/aluInst/SLICE_1047
ROUTE         1   e 1.030 *SLICE_1047.F0 to *SLICE_1043.C1 coreInst/fullALUInst/aluInst/N_246
CTOF_DEL    ---     0.452 *SLICE_1043.C1 to *SLICE_1043.F1 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1   e 0.401 *SLICE_1043.F1 to *SLICE_1043.C0 coreInst/fullALUInst/aluInst/N_262
CTOF_DEL    ---     0.452 *SLICE_1043.C0 to *SLICE_1043.F0 coreInst/fullALUInst/aluInst/SLICE_1043
ROUTE         1   e 1.030 *SLICE_1043.F0 to *SLICE_1036.A1 coreInst/fullALUInst/aluInst/RESULT_14_d[5]
CTOF_DEL    ---     0.452 *SLICE_1036.A1 to *SLICE_1036.F1 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1   e 0.401 *SLICE_1036.F1 to *SLICE_1036.C0 coreInst/fullALUInst/aluInst/N_278
CTOF_DEL    ---     0.452 *SLICE_1036.C0 to *SLICE_1036.F0 coreInst/fullALUInst/aluInst/SLICE_1036
ROUTE         1   e 1.030 *SLICE_1036.F0 to */SLICE_984.B1 coreInst/fullALUInst/aluInst/N_294
CTOF_DEL    ---     0.452 */SLICE_984.B1 to */SLICE_984.F1 coreInst/SLICE_984
ROUTE         6   e 1.030 */SLICE_984.F1 to */SLICE_930.A0 coreInst.ALU_R[5]
CTOF_DEL    ---     0.452 */SLICE_930.A0 to */SLICE_930.F0 boardInst/SLICE_930
ROUTE       131   e 1.030 */SLICE_930.F0 to */SLICE_953.C0 N_102
CTOF_DEL    ---     0.452 */SLICE_953.C0 to */SLICE_953.F0 mcuResourcesInst/memoryMapperInst/SLICE_953
ROUTE         5   e 1.030 */SLICE_953.F0 to */SLICE_949.B1 mcuResourcesInst/CPU_DIN_0_o3_1_5_3[15]
CTOF_DEL    ---     0.452 */SLICE_949.B1 to */SLICE_949.F1 mcuResourcesInst/memoryMapperInst/SLICE_949
ROUTE        16   e 1.030 */SLICE_949.F1 to */SLICE_947.A1 mcuResourcesInst/memoryMapperInst/N_128
CTOF_DEL    ---     0.452 */SLICE_947.A1 to */SLICE_947.F1 mcuResourcesInst/memoryMapperInst/SLICE_947
ROUTE        14   e 1.030 */SLICE_947.F1 to *SLICE_1252.D0 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452 *SLICE_1252.D0 to *SLICE_1252.F0 mcuResourcesInst/memoryMapperInst/SLICE_1252
ROUTE         1   e 1.030 *SLICE_1252.F0 to   SLICE_321.B0 mcuResourcesInst/memoryMapperInst/N_60
CTOOFX_DEL  ---     0.661   SLICE_321.B0 to SLICE_321.OFX0 SLICE_321
ROUTE         4   e 1.030 SLICE_321.OFX0 to   SLICE_894.A1 CPU_DIN[5]
CTOOFX_DEL  ---     0.661   SLICE_894.A1 to SLICE_894.OFX0 SLICE_894
ROUTE         1   e 0.001 SLICE_894.OFX0 to *SLICE_895.FXA mcuResourcesInst/ROMInst/mem_3_1_1_0_f5a
FXTOOFX_DE  ---     0.223 *SLICE_895.FXA to *LICE_895.OFX1 mcuResourcesInst/UARTInst/SLICE_895
ROUTE         1   e 0.001 *LICE_895.OFX1 to  SLICE_894.FXB mcuResourcesInst/ROMInst/mem_3_1_1_f5b
FXTOOFX_DE  ---     0.223  SLICE_894.FXB to SLICE_894.OFX1 SLICE_894
ROUTE         1   e 1.030 SLICE_894.OFX1 to */SLICE_517.C1 mcuResourcesInst/ROMInst/mdL0_14_3
CTOOFX_DEL  ---     0.661 */SLICE_517.C1 to *LICE_517.OFX0 mcuResourcesInst/ROMInst/mux_1/MUX21/SLICE_517
ROUTE         1   e 1.030 *LICE_517.OFX0 to */SLICE_520.A1 mcuResourcesInst/DIN_ROM[1]
CTOOFX_DEL  ---     0.661 */SLICE_520.A1 to *LICE_520.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_520
ROUTE         2   e 1.030 *LICE_520.OFX0 to *SLICE_1259.D0 mcuResourcesInst.N_74
CTOF_DEL    ---     0.452 *SLICE_1259.D0 to *SLICE_1259.F0 coreInst/SLICE_1259
ROUTE         1   e 1.030 *SLICE_1259.F0 to *t/SLICE_71.A0 coreInst/programCounterInst/DIN_m[1]
C0TOFCO_DE  ---     0.905 *t/SLICE_71.A0 to */SLICE_71.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1   e 0.001 */SLICE_71.FCO to */SLICE_70.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOF0_DE  ---     0.517 */SLICE_70.FCI to *t/SLICE_70.F0 coreInst/programCounterInst/SLICE_70
ROUTE         4   e 1.030 *t/SLICE_70.F0 to *SLICE_1142.D1 coreInst/programCounterInst/PC_A_NEXT[3]
CTOF_DEL    ---     0.452 *SLICE_1142.D1 to *SLICE_1142.F1 coreInst/programCounterInst/SLICE_1142
ROUTE         1   e 1.030 *SLICE_1142.F1 to */SLICE_312.D1 coreInst/programCounterInst/PC_A_3_6_i_i_N_2L1
CTOF_DEL    ---     0.452 */SLICE_312.D1 to */SLICE_312.F1 coreInst/programCounterInst/SLICE_312
ROUTE         1   e 0.001 */SLICE_312.F1 to *SLICE_312.DI1 coreInst/programCounterInst/PC_A_3_6_i_i[3] (to PIN_CLK_X1_c)
                  --------
                   45.447   (36.2% logic, 63.8% route), 34 logic levels.

Report:   21.931MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   21.931 MHz|  34  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 87
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 209
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9553 connections (94.83% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Thu Nov 09 18:44:29 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1]  (to PIN_CLK_X1_c +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay mcuResourcesInst/UARTInst/uartRXInst/SLICE_435 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_435 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartRXInst/SLICE_435 to mcuResourcesInst/UARTInst/uartRXInst/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_435.CLK to */SLICE_435.Q0 mcuResourcesInst/UARTInst/uartRXInst/SLICE_435 (from PIN_CLK_X1_c)
ROUTE        12   e 0.199 */SLICE_435.Q0 to */SLICE_435.D1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0]
CTOF_DEL    ---     0.101 */SLICE_435.D1 to */SLICE_435.F1 mcuResourcesInst/UARTInst/uartRXInst/SLICE_435
ROUTE         1   e 0.001 */SLICE_435.F1 to *SLICE_435.DI1 mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] (to PIN_CLK_X1_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD   Loads: 87
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 209
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: PIN_RESETN_c   Source: PIN_RESETN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 9734 connections (96.62% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
