<stg><name>heap_sort</name>


<trans_list>

<trans id="371" from="1" to="2">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="2" to="3">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="3" to="4">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="4" to="5">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="5" to="6">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="6" to="7">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="8">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="8" to="9">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="9" to="10">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="10" to="11">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="11" to="12">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="12" to="13">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="13" to="14">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="14" to="15">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="15" to="16">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="16" to="17">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="17" to="18">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="18" to="19">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="19" to="20">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="20" to="21">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="21" to="22">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="22" to="23">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="23" to="24">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="24" to="25">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="25" to="26">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="26" to="27">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="27" to="28">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="28" to="29">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="29" to="30">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="30" to="31">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="31" to="32">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="32" to="33">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="33" to="34">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="34" to="35">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="35" to="36">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="36" to="37">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="37" to="38">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="38" to="39">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="39" to="40">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="40" to="41">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="41" to="42">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="42" to="43">
<condition id="129">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="42" to="49">
<condition id="128">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="43" to="44">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="44" to="45">
<condition id="132">
<or_exp><and_exp><literal name="tmp_11_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="44" to="47">
<condition id="133">
<or_exp><and_exp><literal name="tmp_11_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="45" to="46">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="46" to="47">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="47" to="48">
<condition id="136">
<or_exp><and_exp><literal name="tmp_11_i" val="1"/>
<literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="47" to="42">
<condition id="141">
<or_exp><and_exp><literal name="tmp_11_i" val="0"/>
</and_exp><and_exp><literal name="tmp_15_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="48" to="45">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="49" to="50">
<condition id="142">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="50" to="51">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="51" to="52">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="52" to="53">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="53" to="54">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="54" to="55">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="55" to="56">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="56" to="57">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="57" to="58">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="58" to="49">
<condition id="159">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="58" to="53">
<condition id="157">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %array_addr = getelementptr [40 x i32]* %array_r, i64 0, i64 0

]]></node>
<StgValue><ssdm name="array_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="6">
<![CDATA[
:10  %array_load = load i32* %array_addr, align 4

]]></node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr = getelementptr [40 x i32]* %array_out, i64 0, i64 0

]]></node>
<StgValue><ssdm name="array_out_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="6">
<![CDATA[
:10  %array_load = load i32* %array_addr, align 4

]]></node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %array_load, i32* %array_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %array_addr_1 = getelementptr [40 x i32]* %array_r, i64 0, i64 1

]]></node>
<StgValue><ssdm name="array_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="6">
<![CDATA[
:13  %array_load_1 = load i32* %array_addr_1, align 4

]]></node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="6">
<![CDATA[
:13  %array_load_1 = load i32* %array_addr_1, align 4

]]></node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %array_out_addr_1 = getelementptr [40 x i32]* %array_out, i64 0, i64 1

]]></node>
<StgValue><ssdm name="array_out_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:15  store i32 %array_load_1, i32* %array_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %array_addr_2 = getelementptr [40 x i32]* %array_r, i64 0, i64 2

]]></node>
<StgValue><ssdm name="array_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="6">
<![CDATA[
:17  %array_load_2 = load i32* %array_addr_2, align 4

]]></node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="6">
<![CDATA[
:17  %array_load_2 = load i32* %array_addr_2, align 4

]]></node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %array_out_addr_2 = getelementptr [40 x i32]* %array_out, i64 0, i64 2

]]></node>
<StgValue><ssdm name="array_out_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:19  store i32 %array_load_2, i32* %array_out_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %array_addr_3 = getelementptr [40 x i32]* %array_r, i64 0, i64 3

]]></node>
<StgValue><ssdm name="array_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="6">
<![CDATA[
:21  %array_load_3 = load i32* %array_addr_3, align 4

]]></node>
<StgValue><ssdm name="array_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="6">
<![CDATA[
:21  %array_load_3 = load i32* %array_addr_3, align 4

]]></node>
<StgValue><ssdm name="array_load_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %array_out_addr_3 = getelementptr [40 x i32]* %array_out, i64 0, i64 3

]]></node>
<StgValue><ssdm name="array_out_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:23  store i32 %array_load_3, i32* %array_out_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %array_addr_4 = getelementptr [40 x i32]* %array_r, i64 0, i64 4

]]></node>
<StgValue><ssdm name="array_addr_4"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="6">
<![CDATA[
:25  %array_load_4 = load i32* %array_addr_4, align 4

]]></node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="6">
<![CDATA[
:25  %array_load_4 = load i32* %array_addr_4, align 4

]]></node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %array_out_addr_4 = getelementptr [40 x i32]* %array_out, i64 0, i64 4

]]></node>
<StgValue><ssdm name="array_out_addr_4"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:27  store i32 %array_load_4, i32* %array_out_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %array_addr_5 = getelementptr [40 x i32]* %array_r, i64 0, i64 5

]]></node>
<StgValue><ssdm name="array_addr_5"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="6">
<![CDATA[
:29  %array_load_5 = load i32* %array_addr_5, align 4

]]></node>
<StgValue><ssdm name="array_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="6">
<![CDATA[
:29  %array_load_5 = load i32* %array_addr_5, align 4

]]></node>
<StgValue><ssdm name="array_load_5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %array_out_addr_5 = getelementptr [40 x i32]* %array_out, i64 0, i64 5

]]></node>
<StgValue><ssdm name="array_out_addr_5"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:31  store i32 %array_load_5, i32* %array_out_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %array_addr_6 = getelementptr [40 x i32]* %array_r, i64 0, i64 6

]]></node>
<StgValue><ssdm name="array_addr_6"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="6">
<![CDATA[
:33  %array_load_6 = load i32* %array_addr_6, align 4

]]></node>
<StgValue><ssdm name="array_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="6">
<![CDATA[
:33  %array_load_6 = load i32* %array_addr_6, align 4

]]></node>
<StgValue><ssdm name="array_load_6"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %array_out_addr_6 = getelementptr [40 x i32]* %array_out, i64 0, i64 6

]]></node>
<StgValue><ssdm name="array_out_addr_6"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:35  store i32 %array_load_6, i32* %array_out_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %array_addr_7 = getelementptr [40 x i32]* %array_r, i64 0, i64 7

]]></node>
<StgValue><ssdm name="array_addr_7"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="6">
<![CDATA[
:37  %array_load_7 = load i32* %array_addr_7, align 4

]]></node>
<StgValue><ssdm name="array_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="6">
<![CDATA[
:37  %array_load_7 = load i32* %array_addr_7, align 4

]]></node>
<StgValue><ssdm name="array_load_7"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %array_out_addr_7 = getelementptr [40 x i32]* %array_out, i64 0, i64 7

]]></node>
<StgValue><ssdm name="array_out_addr_7"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:39  store i32 %array_load_7, i32* %array_out_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %array_addr_8 = getelementptr [40 x i32]* %array_r, i64 0, i64 8

]]></node>
<StgValue><ssdm name="array_addr_8"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="6">
<![CDATA[
:41  %array_load_8 = load i32* %array_addr_8, align 4

]]></node>
<StgValue><ssdm name="array_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="101" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="6">
<![CDATA[
:41  %array_load_8 = load i32* %array_addr_8, align 4

]]></node>
<StgValue><ssdm name="array_load_8"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %array_out_addr_8 = getelementptr [40 x i32]* %array_out, i64 0, i64 8

]]></node>
<StgValue><ssdm name="array_out_addr_8"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:43  store i32 %array_load_8, i32* %array_out_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %array_addr_9 = getelementptr [40 x i32]* %array_r, i64 0, i64 9

]]></node>
<StgValue><ssdm name="array_addr_9"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
:45  %array_load_9 = load i32* %array_addr_9, align 4

]]></node>
<StgValue><ssdm name="array_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="106" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
:45  %array_load_9 = load i32* %array_addr_9, align 4

]]></node>
<StgValue><ssdm name="array_load_9"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %array_out_addr_9 = getelementptr [40 x i32]* %array_out, i64 0, i64 9

]]></node>
<StgValue><ssdm name="array_out_addr_9"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:47  store i32 %array_load_9, i32* %array_out_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %array_addr_10 = getelementptr [40 x i32]* %array_r, i64 0, i64 10

]]></node>
<StgValue><ssdm name="array_addr_10"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
:49  %array_load_10 = load i32* %array_addr_10, align 4

]]></node>
<StgValue><ssdm name="array_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="111" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
:49  %array_load_10 = load i32* %array_addr_10, align 4

]]></node>
<StgValue><ssdm name="array_load_10"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %array_out_addr_10 = getelementptr [40 x i32]* %array_out, i64 0, i64 10

]]></node>
<StgValue><ssdm name="array_out_addr_10"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:51  store i32 %array_load_10, i32* %array_out_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %array_addr_11 = getelementptr [40 x i32]* %array_r, i64 0, i64 11

]]></node>
<StgValue><ssdm name="array_addr_11"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="6">
<![CDATA[
:53  %array_load_11 = load i32* %array_addr_11, align 4

]]></node>
<StgValue><ssdm name="array_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="6">
<![CDATA[
:53  %array_load_11 = load i32* %array_addr_11, align 4

]]></node>
<StgValue><ssdm name="array_load_11"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %array_out_addr_11 = getelementptr [40 x i32]* %array_out, i64 0, i64 11

]]></node>
<StgValue><ssdm name="array_out_addr_11"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:55  store i32 %array_load_11, i32* %array_out_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %array_addr_12 = getelementptr [40 x i32]* %array_r, i64 0, i64 12

]]></node>
<StgValue><ssdm name="array_addr_12"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="6">
<![CDATA[
:57  %array_load_12 = load i32* %array_addr_12, align 4

]]></node>
<StgValue><ssdm name="array_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="6">
<![CDATA[
:57  %array_load_12 = load i32* %array_addr_12, align 4

]]></node>
<StgValue><ssdm name="array_load_12"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %array_out_addr_12 = getelementptr [40 x i32]* %array_out, i64 0, i64 12

]]></node>
<StgValue><ssdm name="array_out_addr_12"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:59  store i32 %array_load_12, i32* %array_out_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %array_addr_13 = getelementptr [40 x i32]* %array_r, i64 0, i64 13

]]></node>
<StgValue><ssdm name="array_addr_13"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="6">
<![CDATA[
:61  %array_load_13 = load i32* %array_addr_13, align 4

]]></node>
<StgValue><ssdm name="array_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="6">
<![CDATA[
:61  %array_load_13 = load i32* %array_addr_13, align 4

]]></node>
<StgValue><ssdm name="array_load_13"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %array_out_addr_13 = getelementptr [40 x i32]* %array_out, i64 0, i64 13

]]></node>
<StgValue><ssdm name="array_out_addr_13"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:63  store i32 %array_load_13, i32* %array_out_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %array_addr_14 = getelementptr [40 x i32]* %array_r, i64 0, i64 14

]]></node>
<StgValue><ssdm name="array_addr_14"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="6">
<![CDATA[
:65  %array_load_14 = load i32* %array_addr_14, align 4

]]></node>
<StgValue><ssdm name="array_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="131" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="6">
<![CDATA[
:65  %array_load_14 = load i32* %array_addr_14, align 4

]]></node>
<StgValue><ssdm name="array_load_14"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %array_out_addr_14 = getelementptr [40 x i32]* %array_out, i64 0, i64 14

]]></node>
<StgValue><ssdm name="array_out_addr_14"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:67  store i32 %array_load_14, i32* %array_out_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %array_addr_15 = getelementptr [40 x i32]* %array_r, i64 0, i64 15

]]></node>
<StgValue><ssdm name="array_addr_15"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="6">
<![CDATA[
:69  %array_load_15 = load i32* %array_addr_15, align 4

]]></node>
<StgValue><ssdm name="array_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="136" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="6">
<![CDATA[
:69  %array_load_15 = load i32* %array_addr_15, align 4

]]></node>
<StgValue><ssdm name="array_load_15"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %array_out_addr_15 = getelementptr [40 x i32]* %array_out, i64 0, i64 15

]]></node>
<StgValue><ssdm name="array_out_addr_15"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:71  store i32 %array_load_15, i32* %array_out_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %array_addr_16 = getelementptr [40 x i32]* %array_r, i64 0, i64 16

]]></node>
<StgValue><ssdm name="array_addr_16"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="6">
<![CDATA[
:73  %array_load_16 = load i32* %array_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="6">
<![CDATA[
:73  %array_load_16 = load i32* %array_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_load_16"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %array_out_addr_17 = getelementptr [40 x i32]* %array_out, i64 0, i64 16

]]></node>
<StgValue><ssdm name="array_out_addr_17"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:75  store i32 %array_load_16, i32* %array_out_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %array_addr_17 = getelementptr [40 x i32]* %array_r, i64 0, i64 17

]]></node>
<StgValue><ssdm name="array_addr_17"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="6">
<![CDATA[
:77  %array_load_17 = load i32* %array_addr_17, align 4

]]></node>
<StgValue><ssdm name="array_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="146" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="6">
<![CDATA[
:77  %array_load_17 = load i32* %array_addr_17, align 4

]]></node>
<StgValue><ssdm name="array_load_17"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %array_out_addr_18 = getelementptr [40 x i32]* %array_out, i64 0, i64 17

]]></node>
<StgValue><ssdm name="array_out_addr_18"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:79  store i32 %array_load_17, i32* %array_out_addr_18, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %array_addr_18 = getelementptr [40 x i32]* %array_r, i64 0, i64 18

]]></node>
<StgValue><ssdm name="array_addr_18"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="6">
<![CDATA[
:81  %array_load_18 = load i32* %array_addr_18, align 4

]]></node>
<StgValue><ssdm name="array_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="151" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="6">
<![CDATA[
:81  %array_load_18 = load i32* %array_addr_18, align 4

]]></node>
<StgValue><ssdm name="array_load_18"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %array_out_addr_19 = getelementptr [40 x i32]* %array_out, i64 0, i64 18

]]></node>
<StgValue><ssdm name="array_out_addr_19"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:83  store i32 %array_load_18, i32* %array_out_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %array_addr_19 = getelementptr [40 x i32]* %array_r, i64 0, i64 19

]]></node>
<StgValue><ssdm name="array_addr_19"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="6">
<![CDATA[
:85  %array_load_19 = load i32* %array_addr_19, align 4

]]></node>
<StgValue><ssdm name="array_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="156" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="6">
<![CDATA[
:85  %array_load_19 = load i32* %array_addr_19, align 4

]]></node>
<StgValue><ssdm name="array_load_19"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %array_out_addr_20 = getelementptr [40 x i32]* %array_out, i64 0, i64 19

]]></node>
<StgValue><ssdm name="array_out_addr_20"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:87  store i32 %array_load_19, i32* %array_out_addr_20, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %array_addr_20 = getelementptr [40 x i32]* %array_r, i64 0, i64 20

]]></node>
<StgValue><ssdm name="array_addr_20"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="6">
<![CDATA[
:89  %array_load_20 = load i32* %array_addr_20, align 4

]]></node>
<StgValue><ssdm name="array_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="161" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="6">
<![CDATA[
:89  %array_load_20 = load i32* %array_addr_20, align 4

]]></node>
<StgValue><ssdm name="array_load_20"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %array_out_addr_21 = getelementptr [40 x i32]* %array_out, i64 0, i64 20

]]></node>
<StgValue><ssdm name="array_out_addr_21"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:91  store i32 %array_load_20, i32* %array_out_addr_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %array_addr_21 = getelementptr [40 x i32]* %array_r, i64 0, i64 21

]]></node>
<StgValue><ssdm name="array_addr_21"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="6">
<![CDATA[
:93  %array_load_21 = load i32* %array_addr_21, align 4

]]></node>
<StgValue><ssdm name="array_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="166" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="6">
<![CDATA[
:93  %array_load_21 = load i32* %array_addr_21, align 4

]]></node>
<StgValue><ssdm name="array_load_21"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %array_out_addr_22 = getelementptr [40 x i32]* %array_out, i64 0, i64 21

]]></node>
<StgValue><ssdm name="array_out_addr_22"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:95  store i32 %array_load_21, i32* %array_out_addr_22, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %array_addr_22 = getelementptr [40 x i32]* %array_r, i64 0, i64 22

]]></node>
<StgValue><ssdm name="array_addr_22"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="6">
<![CDATA[
:97  %array_load_22 = load i32* %array_addr_22, align 4

]]></node>
<StgValue><ssdm name="array_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="171" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="6">
<![CDATA[
:97  %array_load_22 = load i32* %array_addr_22, align 4

]]></node>
<StgValue><ssdm name="array_load_22"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %array_out_addr_23 = getelementptr [40 x i32]* %array_out, i64 0, i64 22

]]></node>
<StgValue><ssdm name="array_out_addr_23"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:99  store i32 %array_load_22, i32* %array_out_addr_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %array_addr_23 = getelementptr [40 x i32]* %array_r, i64 0, i64 23

]]></node>
<StgValue><ssdm name="array_addr_23"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="6">
<![CDATA[
:101  %array_load_23 = load i32* %array_addr_23, align 4

]]></node>
<StgValue><ssdm name="array_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="176" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="6">
<![CDATA[
:101  %array_load_23 = load i32* %array_addr_23, align 4

]]></node>
<StgValue><ssdm name="array_load_23"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %array_out_addr_24 = getelementptr [40 x i32]* %array_out, i64 0, i64 23

]]></node>
<StgValue><ssdm name="array_out_addr_24"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:103  store i32 %array_load_23, i32* %array_out_addr_24, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %array_addr_24 = getelementptr [40 x i32]* %array_r, i64 0, i64 24

]]></node>
<StgValue><ssdm name="array_addr_24"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="6">
<![CDATA[
:105  %array_load_24 = load i32* %array_addr_24, align 4

]]></node>
<StgValue><ssdm name="array_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="181" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="6">
<![CDATA[
:105  %array_load_24 = load i32* %array_addr_24, align 4

]]></node>
<StgValue><ssdm name="array_load_24"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %array_out_addr_25 = getelementptr [40 x i32]* %array_out, i64 0, i64 24

]]></node>
<StgValue><ssdm name="array_out_addr_25"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:107  store i32 %array_load_24, i32* %array_out_addr_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %array_addr_25 = getelementptr [40 x i32]* %array_r, i64 0, i64 25

]]></node>
<StgValue><ssdm name="array_addr_25"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="6">
<![CDATA[
:109  %array_load_25 = load i32* %array_addr_25, align 4

]]></node>
<StgValue><ssdm name="array_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="186" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="6">
<![CDATA[
:109  %array_load_25 = load i32* %array_addr_25, align 4

]]></node>
<StgValue><ssdm name="array_load_25"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %array_out_addr_26 = getelementptr [40 x i32]* %array_out, i64 0, i64 25

]]></node>
<StgValue><ssdm name="array_out_addr_26"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:111  store i32 %array_load_25, i32* %array_out_addr_26, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %array_addr_26 = getelementptr [40 x i32]* %array_r, i64 0, i64 26

]]></node>
<StgValue><ssdm name="array_addr_26"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="6">
<![CDATA[
:113  %array_load_26 = load i32* %array_addr_26, align 4

]]></node>
<StgValue><ssdm name="array_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="191" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="6">
<![CDATA[
:113  %array_load_26 = load i32* %array_addr_26, align 4

]]></node>
<StgValue><ssdm name="array_load_26"/></StgValue>
</operation>

<operation id="192" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %array_out_addr_27 = getelementptr [40 x i32]* %array_out, i64 0, i64 26

]]></node>
<StgValue><ssdm name="array_out_addr_27"/></StgValue>
</operation>

<operation id="193" st_id="28" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:115  store i32 %array_load_26, i32* %array_out_addr_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %array_addr_27 = getelementptr [40 x i32]* %array_r, i64 0, i64 27

]]></node>
<StgValue><ssdm name="array_addr_27"/></StgValue>
</operation>

<operation id="195" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="6">
<![CDATA[
:117  %array_load_27 = load i32* %array_addr_27, align 4

]]></node>
<StgValue><ssdm name="array_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="196" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="6">
<![CDATA[
:117  %array_load_27 = load i32* %array_addr_27, align 4

]]></node>
<StgValue><ssdm name="array_load_27"/></StgValue>
</operation>

<operation id="197" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %array_out_addr_29 = getelementptr [40 x i32]* %array_out, i64 0, i64 27

]]></node>
<StgValue><ssdm name="array_out_addr_29"/></StgValue>
</operation>

<operation id="198" st_id="29" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:119  store i32 %array_load_27, i32* %array_out_addr_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %array_addr_28 = getelementptr [40 x i32]* %array_r, i64 0, i64 28

]]></node>
<StgValue><ssdm name="array_addr_28"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="6">
<![CDATA[
:121  %array_load_28 = load i32* %array_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="201" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="6">
<![CDATA[
:121  %array_load_28 = load i32* %array_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_load_28"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %array_out_addr_30 = getelementptr [40 x i32]* %array_out, i64 0, i64 28

]]></node>
<StgValue><ssdm name="array_out_addr_30"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:123  store i32 %array_load_28, i32* %array_out_addr_30, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %array_addr_29 = getelementptr [40 x i32]* %array_r, i64 0, i64 29

]]></node>
<StgValue><ssdm name="array_addr_29"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="6">
<![CDATA[
:125  %array_load_29 = load i32* %array_addr_29, align 4

]]></node>
<StgValue><ssdm name="array_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="206" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="6">
<![CDATA[
:125  %array_load_29 = load i32* %array_addr_29, align 4

]]></node>
<StgValue><ssdm name="array_load_29"/></StgValue>
</operation>

<operation id="207" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %array_out_addr_31 = getelementptr [40 x i32]* %array_out, i64 0, i64 29

]]></node>
<StgValue><ssdm name="array_out_addr_31"/></StgValue>
</operation>

<operation id="208" st_id="31" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:127  store i32 %array_load_29, i32* %array_out_addr_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %array_addr_30 = getelementptr [40 x i32]* %array_r, i64 0, i64 30

]]></node>
<StgValue><ssdm name="array_addr_30"/></StgValue>
</operation>

<operation id="210" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="6">
<![CDATA[
:129  %array_load_30 = load i32* %array_addr_30, align 4

]]></node>
<StgValue><ssdm name="array_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="211" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="6">
<![CDATA[
:129  %array_load_30 = load i32* %array_addr_30, align 4

]]></node>
<StgValue><ssdm name="array_load_30"/></StgValue>
</operation>

<operation id="212" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %array_out_addr_32 = getelementptr [40 x i32]* %array_out, i64 0, i64 30

]]></node>
<StgValue><ssdm name="array_out_addr_32"/></StgValue>
</operation>

<operation id="213" st_id="32" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:131  store i32 %array_load_30, i32* %array_out_addr_32, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %array_addr_31 = getelementptr [40 x i32]* %array_r, i64 0, i64 31

]]></node>
<StgValue><ssdm name="array_addr_31"/></StgValue>
</operation>

<operation id="215" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="6">
<![CDATA[
:133  %array_load_31 = load i32* %array_addr_31, align 4

]]></node>
<StgValue><ssdm name="array_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="216" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="6">
<![CDATA[
:133  %array_load_31 = load i32* %array_addr_31, align 4

]]></node>
<StgValue><ssdm name="array_load_31"/></StgValue>
</operation>

<operation id="217" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %array_out_addr_33 = getelementptr [40 x i32]* %array_out, i64 0, i64 31

]]></node>
<StgValue><ssdm name="array_out_addr_33"/></StgValue>
</operation>

<operation id="218" st_id="33" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:135  store i32 %array_load_31, i32* %array_out_addr_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %array_addr_32 = getelementptr [40 x i32]* %array_r, i64 0, i64 32

]]></node>
<StgValue><ssdm name="array_addr_32"/></StgValue>
</operation>

<operation id="220" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="6">
<![CDATA[
:137  %array_load_32 = load i32* %array_addr_32, align 4

]]></node>
<StgValue><ssdm name="array_load_32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="221" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="6">
<![CDATA[
:137  %array_load_32 = load i32* %array_addr_32, align 4

]]></node>
<StgValue><ssdm name="array_load_32"/></StgValue>
</operation>

<operation id="222" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %array_out_addr_34 = getelementptr [40 x i32]* %array_out, i64 0, i64 32

]]></node>
<StgValue><ssdm name="array_out_addr_34"/></StgValue>
</operation>

<operation id="223" st_id="34" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:139  store i32 %array_load_32, i32* %array_out_addr_34, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %array_addr_33 = getelementptr [40 x i32]* %array_r, i64 0, i64 33

]]></node>
<StgValue><ssdm name="array_addr_33"/></StgValue>
</operation>

<operation id="225" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="6">
<![CDATA[
:141  %array_load_33 = load i32* %array_addr_33, align 4

]]></node>
<StgValue><ssdm name="array_load_33"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="226" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="6">
<![CDATA[
:141  %array_load_33 = load i32* %array_addr_33, align 4

]]></node>
<StgValue><ssdm name="array_load_33"/></StgValue>
</operation>

<operation id="227" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %array_out_addr_35 = getelementptr [40 x i32]* %array_out, i64 0, i64 33

]]></node>
<StgValue><ssdm name="array_out_addr_35"/></StgValue>
</operation>

<operation id="228" st_id="35" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:143  store i32 %array_load_33, i32* %array_out_addr_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %array_addr_34 = getelementptr [40 x i32]* %array_r, i64 0, i64 34

]]></node>
<StgValue><ssdm name="array_addr_34"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="6">
<![CDATA[
:145  %array_load_34 = load i32* %array_addr_34, align 4

]]></node>
<StgValue><ssdm name="array_load_34"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="231" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="6">
<![CDATA[
:145  %array_load_34 = load i32* %array_addr_34, align 4

]]></node>
<StgValue><ssdm name="array_load_34"/></StgValue>
</operation>

<operation id="232" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %array_out_addr_36 = getelementptr [40 x i32]* %array_out, i64 0, i64 34

]]></node>
<StgValue><ssdm name="array_out_addr_36"/></StgValue>
</operation>

<operation id="233" st_id="36" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:147  store i32 %array_load_34, i32* %array_out_addr_36, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %array_addr_35 = getelementptr [40 x i32]* %array_r, i64 0, i64 35

]]></node>
<StgValue><ssdm name="array_addr_35"/></StgValue>
</operation>

<operation id="235" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="6">
<![CDATA[
:149  %array_load_35 = load i32* %array_addr_35, align 4

]]></node>
<StgValue><ssdm name="array_load_35"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="236" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="6">
<![CDATA[
:149  %array_load_35 = load i32* %array_addr_35, align 4

]]></node>
<StgValue><ssdm name="array_load_35"/></StgValue>
</operation>

<operation id="237" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %array_out_addr_37 = getelementptr [40 x i32]* %array_out, i64 0, i64 35

]]></node>
<StgValue><ssdm name="array_out_addr_37"/></StgValue>
</operation>

<operation id="238" st_id="37" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:151  store i32 %array_load_35, i32* %array_out_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %array_addr_36 = getelementptr [40 x i32]* %array_r, i64 0, i64 36

]]></node>
<StgValue><ssdm name="array_addr_36"/></StgValue>
</operation>

<operation id="240" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="6">
<![CDATA[
:153  %array_load_36 = load i32* %array_addr_36, align 4

]]></node>
<StgValue><ssdm name="array_load_36"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="241" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="6">
<![CDATA[
:153  %array_load_36 = load i32* %array_addr_36, align 4

]]></node>
<StgValue><ssdm name="array_load_36"/></StgValue>
</operation>

<operation id="242" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %array_out_addr_38 = getelementptr [40 x i32]* %array_out, i64 0, i64 36

]]></node>
<StgValue><ssdm name="array_out_addr_38"/></StgValue>
</operation>

<operation id="243" st_id="38" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:155  store i32 %array_load_36, i32* %array_out_addr_38, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %array_addr_37 = getelementptr [40 x i32]* %array_r, i64 0, i64 37

]]></node>
<StgValue><ssdm name="array_addr_37"/></StgValue>
</operation>

<operation id="245" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="6">
<![CDATA[
:157  %array_load_37 = load i32* %array_addr_37, align 4

]]></node>
<StgValue><ssdm name="array_load_37"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="246" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="6">
<![CDATA[
:157  %array_load_37 = load i32* %array_addr_37, align 4

]]></node>
<StgValue><ssdm name="array_load_37"/></StgValue>
</operation>

<operation id="247" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %array_out_addr_39 = getelementptr [40 x i32]* %array_out, i64 0, i64 37

]]></node>
<StgValue><ssdm name="array_out_addr_39"/></StgValue>
</operation>

<operation id="248" st_id="39" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:159  store i32 %array_load_37, i32* %array_out_addr_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %array_addr_38 = getelementptr [40 x i32]* %array_r, i64 0, i64 38

]]></node>
<StgValue><ssdm name="array_addr_38"/></StgValue>
</operation>

<operation id="250" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="6">
<![CDATA[
:161  %array_load_38 = load i32* %array_addr_38, align 4

]]></node>
<StgValue><ssdm name="array_load_38"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="251" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="6">
<![CDATA[
:161  %array_load_38 = load i32* %array_addr_38, align 4

]]></node>
<StgValue><ssdm name="array_load_38"/></StgValue>
</operation>

<operation id="252" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %array_out_addr_40 = getelementptr [40 x i32]* %array_out, i64 0, i64 38

]]></node>
<StgValue><ssdm name="array_out_addr_40"/></StgValue>
</operation>

<operation id="253" st_id="40" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:163  store i32 %array_load_38, i32* %array_out_addr_40, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %array_addr_39 = getelementptr [40 x i32]* %array_r, i64 0, i64 39

]]></node>
<StgValue><ssdm name="array_addr_39"/></StgValue>
</operation>

<operation id="255" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="6">
<![CDATA[
:165  %array_load_39 = load i32* %array_addr_39, align 4

]]></node>
<StgValue><ssdm name="array_load_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="256" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([40 x i32]* %array_r) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([40 x i32]* %array_out) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @heap_sort_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([40 x i32]* %array_out, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="260" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %array_out, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  %empty_6 = call i32 (...)* @_ssdm_op_SpecMemCore([40 x i32]* %array_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %array_r, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="6">
<![CDATA[
:165  %array_load_39 = load i32* %array_addr_39, align 4

]]></node>
<StgValue><ssdm name="array_load_39"/></StgValue>
</operation>

<operation id="265" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %array_out_addr_41 = getelementptr [40 x i32]* %array_out, i64 0, i64 39

]]></node>
<StgValue><ssdm name="array_out_addr_41"/></StgValue>
</operation>

<operation id="266" st_id="41" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:167  store i32 %array_load_39, i32* %array_out_addr_41, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="0">
<![CDATA[
:168  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="268" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2 = phi i6 [ 1, %0 ], [ %i_2, %.loopexit.i ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="269" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="6">
<![CDATA[
:1  %j_i_cast1 = zext i6 %j_2 to i32

]]></node>
<StgValue><ssdm name="j_i_cast1"/></StgValue>
</operation>

<operation id="270" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_i = icmp eq i6 %j_2, -24

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="271" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 39, i64 39, i64 39) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="272" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %.loopexit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_i = zext i6 %j_2 to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="274" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_45 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="array_out_addr_45"/></StgValue>
</operation>

<operation id="275" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_6 = load i32* %array_out_addr_45, align 4

]]></node>
<StgValue><ssdm name="array_out_load_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="276" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_6 = load i32* %array_out_addr_45, align 4

]]></node>
<StgValue><ssdm name="array_out_load_6"/></StgValue>
</operation>

<operation id="277" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_tr_i = add i6 %j_2, -1

]]></node>
<StgValue><ssdm name="tmp_tr_i"/></StgValue>
</operation>

<operation id="278" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_lshr_f_i_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %tmp_tr_i, i32 1, i32 5)

]]></node>
<StgValue><ssdm name="p_lshr_f_i_cast"/></StgValue>
</operation>

<operation id="279" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="64" op_0_bw="5">
<![CDATA[
:5  %tmp_i_8 = zext i5 %p_lshr_f_i_cast to i64

]]></node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>

<operation id="280" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %array_out_addr_46 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_i_8

]]></node>
<StgValue><ssdm name="array_out_addr_46"/></StgValue>
</operation>

<operation id="281" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="6">
<![CDATA[
:7  %array_out_load_7 = load i32* %array_out_addr_46, align 4

]]></node>
<StgValue><ssdm name="array_out_load_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="282" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="6">
<![CDATA[
:7  %array_out_load_7 = load i32* %array_out_addr_46, align 4

]]></node>
<StgValue><ssdm name="array_out_load_7"/></StgValue>
</operation>

<operation id="283" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11_i = icmp sgt i32 %array_out_load_6, %array_out_load_7

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="284" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_11_i, label %.preheader.i, label %.loopexit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="285" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j2_i = phi i32 [ %j_3, %3 ], [ %j_i_cast1, %2 ]

]]></node>
<StgValue><ssdm name="j2_i"/></StgValue>
</operation>

<operation id="286" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="32">
<![CDATA[
.preheader.i:1  %tmp_12_i = sext i32 %j2_i to i64

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="287" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i:2  %array_out_addr_47 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_12_i

]]></node>
<StgValue><ssdm name="array_out_addr_47"/></StgValue>
</operation>

<operation id="288" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="6">
<![CDATA[
.preheader.i:3  %array_out_load_8 = load i32* %array_out_addr_47, align 4

]]></node>
<StgValue><ssdm name="array_out_load_8"/></StgValue>
</operation>

<operation id="289" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:4  %tmp_13_i = add nsw i32 %j2_i, -1

]]></node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="290" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i:5  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_13_i, i32 31)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="291" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:6  %p_neg1_i = sub i32 1, %j2_i

]]></node>
<StgValue><ssdm name="p_neg1_i"/></StgValue>
</operation>

<operation id="292" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i:7  %p_lshr1_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg1_i, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr1_i"/></StgValue>
</operation>

<operation id="293" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:8  %tmp = zext i31 %p_lshr1_i to i32

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="294" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:9  %p_neg_t1_i = sub i32 0, %tmp

]]></node>
<StgValue><ssdm name="p_neg_t1_i"/></StgValue>
</operation>

<operation id="295" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i:10  %p_lshr_f1_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_13_i, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr_f1_i"/></StgValue>
</operation>

<operation id="296" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:11  %tmp_11 = zext i31 %p_lshr_f1_i to i32

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="297" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i:12  %j_3 = select i1 %tmp_5, i32 %p_neg_t1_i, i32 %tmp_11

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="298" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="32">
<![CDATA[
.preheader.i:13  %tmp_14_i = sext i32 %j_3 to i64

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="299" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i:14  %array_out_addr_48 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_14_i

]]></node>
<StgValue><ssdm name="array_out_addr_48"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="300" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="6">
<![CDATA[
.preheader.i:3  %array_out_load_8 = load i32* %array_out_addr_47, align 4

]]></node>
<StgValue><ssdm name="array_out_load_8"/></StgValue>
</operation>

<operation id="301" st_id="46" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="6">
<![CDATA[
.preheader.i:15  %array_out_load_9 = load i32* %array_out_addr_48, align 4

]]></node>
<StgValue><ssdm name="array_out_load_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="302" st_id="47" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_11_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="6">
<![CDATA[
.preheader.i:15  %array_out_load_9 = load i32* %array_out_addr_48, align 4

]]></node>
<StgValue><ssdm name="array_out_load_9"/></StgValue>
</operation>

<operation id="303" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_11_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:16  %tmp_15_i = icmp sgt i32 %array_out_load_8, %array_out_load_9

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="304" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_11_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:17  br i1 %tmp_15_i, label %3, label %.loopexit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_11_i" val="1"/>
<literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %call_ret_i = call fastcc { i32, i32 } @heap_sort_swap_hw(i32 %array_out_load_8, i32 %array_out_load_9) nounwind

]]></node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="306" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_11_i" val="1"/>
<literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="64">
<![CDATA[
:2  %array_addr_25_ret_i = extractvalue { i32, i32 } %call_ret_i, 0

]]></node>
<StgValue><ssdm name="array_addr_25_ret_i"/></StgValue>
</operation>

<operation id="307" st_id="47" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_11_i" val="1"/>
<literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_addr_25_ret_i, i32* %array_out_addr_47, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_11_i" val="1"/>
<literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="64">
<![CDATA[
:4  %array_addr_37_ret_i = extractvalue { i32, i32 } %call_ret_i, 1

]]></node>
<StgValue><ssdm name="array_addr_37_ret_i"/></StgValue>
</operation>

<operation id="309" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_11_i" val="0"/>
</and_exp><and_exp><literal name="tmp_15_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit.i:0  %i_2 = add i6 %j_2, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="310" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_11_i" val="0"/>
</and_exp><and_exp><literal name="tmp_15_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="311" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="48" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 %array_addr_37_ret_i, i32* %array_out_addr_48, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="314" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i6 [ -25, %1 ], [ %i_1, %._crit_edge1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="315" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="6">
<![CDATA[
.loopexit:1  %i_cast = zext i6 %i to i32

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="316" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:2  %tmp_2 = icmp eq i6 %i, 0

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="317" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 39, i64 39, i64 39) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="318" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %tmp_2, label %7, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="49" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_4 = load i32* %array_out_addr, align 4

]]></node>
<StgValue><ssdm name="array_out_load_4"/></StgValue>
</operation>

<operation id="320" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="321" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_3 = zext i6 %i to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="322" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_16 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="array_out_addr_16"/></StgValue>
</operation>

<operation id="323" st_id="50" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_4 = load i32* %array_out_addr, align 4

]]></node>
<StgValue><ssdm name="array_out_load_4"/></StgValue>
</operation>

<operation id="324" st_id="50" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="6">
<![CDATA[
:3  %array_out_load_5 = load i32* %array_out_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_out_load_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="325" st_id="51" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="6">
<![CDATA[
:3  %array_out_load_5 = load i32* %array_out_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_out_load_5"/></StgValue>
</operation>

<operation id="326" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %call_ret = call fastcc { i32, i32 } @heap_sort_swap_hw(i32 %array_out_load_4, i32 %array_out_load_5) nounwind

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="327" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="64">
<![CDATA[
:5  %gep2_ret = extractvalue { i32, i32 } %call_ret, 0

]]></node>
<StgValue><ssdm name="gep2_ret"/></StgValue>
</operation>

<operation id="328" st_id="51" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:6  store i32 %gep2_ret, i32* %array_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="64">
<![CDATA[
:7  %array_out_addr_16_ret = extractvalue { i32, i32 } %call_ret, 1

]]></node>
<StgValue><ssdm name="array_out_addr_16_ret"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="330" st_id="52" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:8  store i32 %array_out_addr_16_ret, i32* %array_out_addr_16, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %i_1 = add i6 %i, -1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="6">
<![CDATA[
:10  %i_1_cast = zext i6 %i_1 to i32

]]></node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="333" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="334" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2:0  %j = phi i32 [ 0, %4 ], [ %j_1, %._crit_edge1 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="335" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:1  %tmp_12 = shl i32 %j, 1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="336" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:2  %index = or i32 %tmp_12, 1

]]></node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="337" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge2:3  %tmp_7 = sext i32 %index to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="338" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:4  %array_out_addr_28 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="array_out_addr_28"/></StgValue>
</operation>

<operation id="339" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge2:5  %array_out_load = load i32* %array_out_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_out_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="340" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge2:5  %array_out_load = load i32* %array_out_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_out_load"/></StgValue>
</operation>

<operation id="341" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:6  %index_1 = add nsw i32 1, %index

]]></node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="342" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge2:7  %tmp_9 = sext i32 %index_1 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="343" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:8  %array_out_addr_42 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="array_out_addr_42"/></StgValue>
</operation>

<operation id="344" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge2:9  %array_out_load_1 = load i32* %array_out_addr_42, align 4

]]></node>
<StgValue><ssdm name="array_out_load_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="345" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge2:9  %array_out_load_1 = load i32* %array_out_addr_42, align 4

]]></node>
<StgValue><ssdm name="array_out_load_1"/></StgValue>
</operation>

<operation id="346" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:10  %tmp_s = icmp slt i32 %array_out_load, %array_out_load_1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="347" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:11  br i1 %tmp_s, label %5, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = icmp slt i32 %index, %i_1_cast

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="349" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %p_s = select i1 %tmp_1, i32 %index_1, i32 %index

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="350" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:1  %tmp_4 = sext i32 %j to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="352" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2  %array_out_addr_43 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="array_out_addr_43"/></StgValue>
</operation>

<operation id="353" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:3  %array_out_load_2 = load i32* %array_out_addr_43, align 4

]]></node>
<StgValue><ssdm name="array_out_load_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="354" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %j_1 = phi i32 [ %p_s, %5 ], [ %index, %._crit_edge2 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="355" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:3  %array_out_load_2 = load i32* %array_out_addr_43, align 4

]]></node>
<StgValue><ssdm name="array_out_load_2"/></StgValue>
</operation>

<operation id="356" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:4  %tmp_6 = sext i32 %j_1 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="357" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %array_out_addr_44 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="array_out_addr_44"/></StgValue>
</operation>

<operation id="358" st_id="56" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:6  %array_out_load_3 = load i32* %array_out_addr_44, align 4

]]></node>
<StgValue><ssdm name="array_out_load_3"/></StgValue>
</operation>

<operation id="359" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %tmp_10 = icmp slt i32 %j_1, %i_cast

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="360" st_id="57" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:6  %array_out_load_3 = load i32* %array_out_addr_44, align 4

]]></node>
<StgValue><ssdm name="array_out_load_3"/></StgValue>
</operation>

<operation id="361" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_8 = icmp slt i32 %array_out_load_2, %array_out_load_3

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="362" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:9  %or_cond = and i1 %tmp_8, %tmp_10

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="363" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:10  br i1 %or_cond, label %6, label %._crit_edge1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %call_ret1 = call fastcc { i32, i32 } @heap_sort_swap_hw(i32 %array_out_load_2, i32 %array_out_load_3) nounwind

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="365" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="64">
<![CDATA[
:1  %array_out_addr_412_ret = extractvalue { i32, i32 } %call_ret1, 0

]]></node>
<StgValue><ssdm name="array_out_addr_412_ret"/></StgValue>
</operation>

<operation id="366" st_id="57" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store i32 %array_out_addr_412_ret, i32* %array_out_addr_43, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="64">
<![CDATA[
:3  %array_out_addr_514_ret = extractvalue { i32, i32 } %call_ret1, 1

]]></node>
<StgValue><ssdm name="array_out_addr_514_ret"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="368" st_id="58" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store i32 %array_out_addr_514_ret, i32* %array_out_addr_44, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:0  br i1 %tmp_10, label %._crit_edge2, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
