OpenROAD b7631451350809842e4fb0c635c3f3ed7f6b270f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X32.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 313632.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 6336 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 313632.
[INFO CTS-0047]     Number of keys in characterization LUT: 1640.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0010]  Clock net "clk_i" has 383 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1642" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1641" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1640" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1639" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1638" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1637" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1636" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1635" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1634" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1633" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1632" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1631" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1630" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1629" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1628" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1627" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1626" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1625" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1624" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1623" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1622" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1621" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1620" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1619" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1618" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1617" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1616" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1615" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1614" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1613" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1612" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1611" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1610" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1609" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1608" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1607" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1606" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1605" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1604" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1603" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1602" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1601" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1600" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1599" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1598" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1597" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1596" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1595" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1594" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1593" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1592" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1591" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1590" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1589" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1588" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1587" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1586" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1585" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1584" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1583" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1582" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1581" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1580" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1579" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1578" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1577" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1576" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1575" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1574" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1573" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1572" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1571" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1570" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1569" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1568" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1567" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1566" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1565" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1564" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1563" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1562" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1561" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1560" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1559" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1558" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1557" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1556" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1555" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1554" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1553" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1552" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1551" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1550" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1549" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1548" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1547" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1546" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1545" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1544" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1543" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1542" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1541" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1540" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1539" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1538" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1537" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1536" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1535" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1534" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1533" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1532" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1531" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1530" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1529" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1528" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1527" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1526" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1525" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1524" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1523" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1522" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1521" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1520" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1519" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1518" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1517" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1516" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1515" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1514" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1513" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1512" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1511" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1510" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1509" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1508" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1507" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1506" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1505" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1504" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1503" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1502" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1501" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1500" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1499" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1498" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1497" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1496" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1495" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1494" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1493" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1492" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1491" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1490" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1489" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1488" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1487" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1486" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1485" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1484" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1483" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1482" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1481" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1480" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1479" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1478" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1477" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1476" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1475" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1474" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1473" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1472" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1471" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1470" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1469" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1468" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1467" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1466" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1465" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1464" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1463" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1462" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1461" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1460" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1459" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1458" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1457" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1456" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1455" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1454" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1453" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1452" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1451" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1450" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1449" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1448" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1447" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1446" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1445" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1444" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1443" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1442" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1441" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1440" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1439" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1438" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1437" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1436" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1435" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1434" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1433" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1432" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1431" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1430" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1429" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1428" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1427" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1426" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1425" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1424" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1423" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1422" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1421" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1420" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1419" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1418" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1417" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1416" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1415" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1414" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1413" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1412" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1411" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1410" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1409" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1408" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1407" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1406" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1405" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1404" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1403" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1402" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1401" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1400" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1399" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1398" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1397" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1396" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1395" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1394" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1393" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1392" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1391" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1390" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1389" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1388" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1387" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/_040_" has 16 sinks.
[WARNING CTS-0041] Net "net1386" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1385" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1384" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1383" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1382" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1381" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1380" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1379" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1378" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1377" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1376" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1375" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1374" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1373" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1372" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1371" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1370" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1369" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1368" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1367" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1366" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1365" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1364" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1363" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1362" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1361" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1360" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1359" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1358" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1357" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1356" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1355" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1354" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1353" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1352" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1351" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1350" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1349" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1348" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1347" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1346" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1345" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1344" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1343" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1342" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1341" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1340" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1339" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1338" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1337" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1336" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1335" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1334" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1333" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1332" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1331" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1330" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1329" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1328" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1327" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1326" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1325" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1324" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1323" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1322" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1321" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1320" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1319" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1318" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1317" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1316" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1315" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1314" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1313" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1312" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1311" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1310" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1309" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1308" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1307" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1306" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1305" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1304" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1303" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1302" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1301" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1300" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1299" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1298" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1297" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1296" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1295" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1294" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1293" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1292" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1291" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1290" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1289" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1288" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1287" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1286" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1285" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1284" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1283" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1282" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1281" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1280" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1279" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1278" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1277" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1276" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1275" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1274" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1273" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1272" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1271" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1270" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1269" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1268" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1267" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1266" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1265" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1264" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1263" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1262" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1261" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1260" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1259" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1258" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1257" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1256" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1255" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1254" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1253" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1252" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1251" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1250" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1249" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1248" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1247" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1246" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1245" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1244" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1243" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1242" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1241" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1240" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1239" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1238" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1237" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1236" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1235" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1234" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1233" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1232" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1231" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1230" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1229" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1228" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1227" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1226" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1225" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1224" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1223" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1222" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1221" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1220" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1219" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1218" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1217" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1216" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1215" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1214" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1213" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1212" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1211" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1210" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1209" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1208" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1207" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1206" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1205" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1204" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1203" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1202" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1201" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1200" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1199" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1198" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1197" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1196" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1195" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1194" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1193" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1192" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1191" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1190" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1189" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1188" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1187" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1186" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1185" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1184" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1183" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1182" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1181" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1180" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1179" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1178" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1177" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1176" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1175" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1174" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1173" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1172" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1171" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1170" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1169" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1168" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1167" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1166" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1165" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1164" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1163" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1162" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1161" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1160" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1159" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1158" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1157" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1156" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1155" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1154" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1153" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1152" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1151" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1150" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1149" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1148" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1147" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1146" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1145" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1144" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1143" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1142" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1141" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1140" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1139" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1138" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1137" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1136" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1135" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1134" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1133" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1132" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1131" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1130" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1129" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1128" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1127" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1126" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1125" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1124" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1123" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1122" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1121" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1120" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1119" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1118" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1117" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1116" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1115" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/_040_" has 16 sinks.
[WARNING CTS-0041] Net "net1114" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1113" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1112" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1111" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1110" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1109" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1108" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1107" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1106" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1105" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1104" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1103" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1102" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1101" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1100" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1099" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1098" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1097" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1096" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1095" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1094" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1093" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1092" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1091" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1090" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1089" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1088" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1087" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1086" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1085" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1084" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1083" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1082" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1081" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1080" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1079" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1078" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1077" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1076" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1075" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1074" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1073" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1072" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1071" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1070" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1069" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1068" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1067" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1066" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1065" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1064" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1063" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1062" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1061" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1060" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1059" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1058" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1057" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1056" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1055" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1054" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1053" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1052" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1051" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1050" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1049" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1048" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1047" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1046" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1045" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1044" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1043" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1042" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1041" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1040" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1039" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1038" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1037" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1036" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1035" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1034" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1033" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1032" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1031" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1030" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1029" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1028" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1027" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1026" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1025" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1024" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1023" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1022" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1021" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1020" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1019" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1018" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1017" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1016" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1015" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1014" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1013" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1012" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1011" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1010" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1009" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1008" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1007" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1006" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1005" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1004" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1003" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1002" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1001" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1000" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net999" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net998" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net997" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net996" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net995" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net994" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net993" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net992" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net991" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net990" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net989" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net988" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net987" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net986" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net985" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net984" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net983" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net982" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net981" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net980" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net979" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net978" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net977" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net976" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net975" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net974" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net973" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net972" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net971" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net970" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net969" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net968" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net967" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net966" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net965" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net964" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net963" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net962" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net961" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net960" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net959" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net958" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net957" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net956" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net955" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net954" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net953" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net952" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net951" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net950" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net949" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net948" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net947" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net946" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net945" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net944" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net943" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net942" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net941" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net940" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net939" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net938" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net937" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net936" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net935" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net934" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net933" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net932" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net931" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net930" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net929" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net928" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net927" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net926" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net925" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net924" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net923" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net922" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net921" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net920" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net919" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net918" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net917" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net916" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net915" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net914" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net913" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net912" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net911" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net910" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net909" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net908" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net907" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net906" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net905" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net904" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net903" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net902" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net901" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net900" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net899" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net898" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net897" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net896" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net895" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net894" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net893" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net892" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net891" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net890" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net889" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net888" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net887" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net886" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net885" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net884" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net883" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net882" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net881" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net880" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net879" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net878" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net877" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net876" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net875" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net874" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net873" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net872" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net871" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net870" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net869" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net868" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net867" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net866" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net865" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net864" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net863" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net862" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net861" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net860" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net859" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net858" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net857" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net856" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net855" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net854" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net853" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net852" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net851" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net850" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net849" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net848" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net847" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net846" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net845" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net844" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net843" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/_040_" has 16 sinks.
[WARNING CTS-0041] Net "net842" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net841" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net840" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net839" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net838" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net837" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net836" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net835" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net834" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net833" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net832" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net831" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net830" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net829" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net828" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net827" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net826" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net825" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net824" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net823" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net822" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net821" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net820" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net819" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net818" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net817" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net816" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net815" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net814" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net813" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net812" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net811" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net810" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net809" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net808" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net807" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net806" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net805" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net804" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net803" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net802" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net801" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net800" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net799" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net798" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net797" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net796" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net795" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net794" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net793" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net792" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net791" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net790" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net789" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net788" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net787" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net786" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net785" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net784" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net783" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net782" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net781" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net780" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net779" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net778" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net777" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net776" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net775" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net774" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net773" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net772" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net771" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net770" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net769" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net768" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net767" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net766" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net765" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net764" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net763" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net762" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net761" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net760" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net759" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net758" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net757" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net756" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net755" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net754" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net753" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net752" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net751" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net750" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net749" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net748" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net747" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net746" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net745" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net744" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net743" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net742" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net741" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net740" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net739" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net738" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net737" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net736" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net735" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net734" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net733" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net732" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net731" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net730" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net729" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net728" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net727" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net726" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net725" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net724" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net723" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net722" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net721" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net720" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net719" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net718" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net717" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net716" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net715" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net714" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net713" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net712" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net711" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net710" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net709" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net708" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net707" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net706" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net705" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net704" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net703" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net702" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net701" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net700" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net699" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net698" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net697" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net696" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net695" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net694" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net693" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net692" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net691" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net690" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net689" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net688" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net687" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net686" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net685" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net684" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net683" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net682" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net681" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net680" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net679" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net678" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net677" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net676" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net675" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net674" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net673" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net672" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net671" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net670" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net669" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net668" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net667" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net666" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net665" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net664" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net663" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net662" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net661" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net660" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net659" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net658" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net657" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net656" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net655" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net654" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net653" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net652" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net651" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net650" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net649" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net648" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net647" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net646" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net645" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net644" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net643" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] message limit reached, this message will no longer print
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_" has 64 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/_040_" has 16 sinks.
[INFO CTS-0008] TritonCTS found 533 clock nets.
[INFO CTS-0097] Characterization used 4 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 383.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 20.
[INFO CTS-0024]  Normalized sink region: [(1.26583, 13.5875), (47.9975, 48.604)].
[INFO CTS-0025]     Width:  46.7316.
[INFO CTS-0026]     Height: 35.0165.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 10
    Sub-region size: 23.3658 X 35.0165
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 4320 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 180 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 4 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 20.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(255450, 444850), (281670, 548800)].
[INFO CTS-0024]  Normalized sink region: [(18.2464, 31.775), (20.1193, 39.2)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 7.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.8729 X 3.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 4 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9364 X 3.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 4 sinks closer to other cluster.
 Out of 26 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9364 X 1.8563
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(257400, 413175), (276780, 457975)].
[INFO CTS-0024]  Normalized sink region: [(18.3857, 29.5125), (19.77, 32.7125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(270040, 547575), (279060, 589225)].
[INFO CTS-0024]  Normalized sink region: [(19.2886, 39.1125), (19.9329, 42.0875)].
[INFO CTS-0025]     Width:  0.6443.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6443 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(255220, 415625), (273080, 457975)].
[INFO CTS-0024]  Normalized sink region: [(18.23, 29.6875), (19.5057, 32.7125)].
[INFO CTS-0025]     Width:  1.2757.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(270320, 505225), (299580, 519575)].
[INFO CTS-0024]  Normalized sink region: [(19.3086, 36.0875), (21.3986, 37.1125)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0450 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(282580, 446775), (338440, 457975)].
[INFO CTS-0024]  Normalized sink region: [(20.1843, 31.9125), (24.1743, 32.7125)].
[INFO CTS-0025]     Width:  3.9900.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9950 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(283620, 446775), (333400, 457975)].
[INFO CTS-0024]  Normalized sink region: [(20.2586, 31.9125), (23.8143, 32.7125)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(282580, 530775), (330460, 544425)].
[INFO CTS-0024]  Normalized sink region: [(20.1843, 37.9125), (23.6043, 38.8875)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(284000, 530775), (337580, 544425)].
[INFO CTS-0024]  Normalized sink region: [(20.2857, 37.9125), (24.1129, 38.8875)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(279820, 510825), (338060, 530775)].
[INFO CTS-0024]  Normalized sink region: [(19.9871, 36.4875), (24.1471, 37.9125)].
[INFO CTS-0025]     Width:  4.1600.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0800 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(282480, 510825), (333400, 527625)].
[INFO CTS-0024]  Normalized sink region: [(20.1771, 36.4875), (23.8143, 37.6875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(285140, 460425), (338720, 471625)].
[INFO CTS-0024]  Normalized sink region: [(20.3671, 32.8875), (24.1943, 33.6875)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(282860, 460425), (331980, 474775)].
[INFO CTS-0024]  Normalized sink region: [(20.2043, 32.8875), (23.7129, 33.9125)].
[INFO CTS-0025]     Width:  3.5086.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7543 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(285900, 550025), (308320, 586775)].
[INFO CTS-0024]  Normalized sink region: [(20.4214, 39.2875), (22.0229, 41.9125)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(283620, 547575), (314780, 589225)].
[INFO CTS-0024]  Normalized sink region: [(20.2586, 39.1125), (22.4843, 42.0875)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(246000, 519575), (271080, 544425)].
[INFO CTS-0024]  Normalized sink region: [(17.5714, 37.1125), (19.3629, 38.8875)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(239260, 519575), (265380, 541975)].
[INFO CTS-0024]  Normalized sink region: [(17.09, 37.1125), (18.9557, 38.7125)].
[INFO CTS-0025]     Width:  1.8657.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9329 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(283720, 477225), (341760, 491575)].
[INFO CTS-0024]  Normalized sink region: [(20.2657, 34.0875), (24.4114, 35.1125)].
[INFO CTS-0025]     Width:  4.1457.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0729 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(285520, 477225), (339480, 488425)].
[INFO CTS-0024]  Normalized sink region: [(20.3943, 34.0875), (24.2486, 34.8875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(281720, 491575), (330080, 502775)].
[INFO CTS-0024]  Normalized sink region: [(20.1229, 35.1125), (23.5771, 35.9125)].
[INFO CTS-0025]     Width:  3.4543.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7271 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(283720, 491575), (337960, 505225)].
[INFO CTS-0024]  Normalized sink region: [(20.2657, 35.1125), (24.14, 36.0875)].
[INFO CTS-0025]     Width:  3.8743.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9371 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(239640, 491575), (264720, 513975)].
[INFO CTS-0024]  Normalized sink region: [(17.1171, 35.1125), (18.9086, 36.7125)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(244860, 488425), (267380, 516425)].
[INFO CTS-0024]  Normalized sink region: [(17.49, 34.8875), (19.0986, 36.8875)].
[INFO CTS-0025]     Width:  1.6086.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6086 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250660, 547575), (267380, 578025)].
[INFO CTS-0024]  Normalized sink region: [(17.9043, 39.1125), (19.0986, 41.2875)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(253700, 544425), (265860, 586775)].
[INFO CTS-0024]  Normalized sink region: [(18.1214, 38.8875), (18.99, 41.9125)].
[INFO CTS-0025]     Width:  0.8686.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8686 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(247140, 404425), (275740, 460425)].
[INFO CTS-0024]  Normalized sink region: [(17.6529, 28.8875), (19.6957, 32.8875)].
[INFO CTS-0025]     Width:  2.0429.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0429 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(248660, 407575), (277260, 466025)].
[INFO CTS-0024]  Normalized sink region: [(17.7614, 29.1125), (19.8043, 33.2875)].
[INFO CTS-0025]     Width:  2.0429.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0429 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(279440, 550025), (321240, 581175)].
[INFO CTS-0024]  Normalized sink region: [(19.96, 39.2875), (22.9457, 41.5125)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(284000, 553175), (323900, 575575)].
[INFO CTS-0024]  Normalized sink region: [(20.2857, 39.5125), (23.1357, 41.1125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(279160, 415625), (322860, 446775)].
[INFO CTS-0024]  Normalized sink region: [(19.94, 29.6875), (23.0614, 31.9125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(280300, 418775), (325420, 443625)].
[INFO CTS-0024]  Normalized sink region: [(20.0214, 29.9125), (23.2443, 31.6875)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6114 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(284000, 407575), (314120, 443625)].
[INFO CTS-0024]  Normalized sink region: [(20.2857, 29.1125), (22.4371, 31.6875)].
[INFO CTS-0025]     Width:  2.1514.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1514 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(284760, 407575), (312220, 441175)].
[INFO CTS-0024]  Normalized sink region: [(20.34, 29.1125), (22.3014, 31.5125)].
[INFO CTS-0025]     Width:  1.9614.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9614 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(151980, 450450), (206810, 487200)].
[INFO CTS-0024]  Normalized sink region: [(10.8557, 32.175), (14.7721, 34.8)].
[INFO CTS-0025]     Width:  3.9164.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.9582 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.9582 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 33 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9791 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(202300, 460425), (237640, 494025)].
[INFO CTS-0024]  Normalized sink region: [(14.45, 32.8875), (16.9743, 35.2875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2621 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(142640, 488425), (160220, 522025)].
[INFO CTS-0024]  Normalized sink region: [(10.1886, 34.8875), (11.4443, 37.2875)].
[INFO CTS-0025]     Width:  1.2557.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2557 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(202400, 463575), (230040, 494025)].
[INFO CTS-0024]  Normalized sink region: [(14.4571, 33.1125), (16.4314, 35.2875)].
[INFO CTS-0025]     Width:  1.9743.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9743 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(203440, 491575), (218640, 522025)].
[INFO CTS-0024]  Normalized sink region: [(14.5314, 35.1125), (15.6171, 37.2875)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(125920, 463575), (155940, 499625)].
[INFO CTS-0024]  Normalized sink region: [(8.99429, 33.1125), (11.1386, 35.6875)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120980, 463575), (151000, 497175)].
[INFO CTS-0024]  Normalized sink region: [(8.64143, 33.1125), (10.7857, 35.5125)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181400, 390775), (192040, 443625)].
[INFO CTS-0024]  Normalized sink region: [(12.9571, 27.9125), (13.7171, 31.6875)].
[INFO CTS-0025]     Width:  0.7600.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7600 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181020, 393225), (192420, 446775)].
[INFO CTS-0024]  Normalized sink region: [(12.93, 28.0875), (13.7443, 31.9125)].
[INFO CTS-0025]     Width:  0.8143.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8143 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(193940, 393225), (209520, 452375)].
[INFO CTS-0024]  Normalized sink region: [(13.8529, 28.0875), (14.9657, 32.3125)].
[INFO CTS-0025]     Width:  1.1129.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1129 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(195840, 393225), (207240, 449225)].
[INFO CTS-0024]  Normalized sink region: [(13.9886, 28.0875), (14.8029, 32.0875)].
[INFO CTS-0025]     Width:  0.8143.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8143 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114240, 454825), (157460, 485975)].
[INFO CTS-0024]  Normalized sink region: [(8.16, 32.4875), (11.2471, 34.7125)].
[INFO CTS-0025]     Width:  3.0871.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5436 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117280, 457975), (154800, 482825)].
[INFO CTS-0024]  Normalized sink region: [(8.37714, 32.7125), (11.0571, 34.4875)].
[INFO CTS-0025]     Width:  2.6800.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3400 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(191660, 485975), (203820, 525175)].
[INFO CTS-0024]  Normalized sink region: [(13.69, 34.7125), (14.5586, 37.5125)].
[INFO CTS-0025]     Width:  0.8686.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8686 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(191380, 485975), (205720, 533225)].
[INFO CTS-0024]  Normalized sink region: [(13.67, 34.7125), (14.6943, 38.0875)].
[INFO CTS-0025]     Width:  1.0243.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0243 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(149860, 398825), (167340, 446775)].
[INFO CTS-0024]  Normalized sink region: [(10.7043, 28.4875), (11.9529, 31.9125)].
[INFO CTS-0025]     Width:  1.2486.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(146060, 396375), (163260, 446775)].
[INFO CTS-0024]  Normalized sink region: [(10.4329, 28.3125), (11.6614, 31.9125)].
[INFO CTS-0025]     Width:  1.2286.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2286 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114520, 426825), (142640, 452375)].
[INFO CTS-0024]  Normalized sink region: [(8.18, 30.4875), (10.1886, 32.3125)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120220, 426825), (147960, 449225)].
[INFO CTS-0024]  Normalized sink region: [(8.58714, 30.4875), (10.5686, 32.0875)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9907 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(108160, 421225), (150620, 469175)].
[INFO CTS-0024]  Normalized sink region: [(7.72571, 30.0875), (10.7586, 33.5125)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0329 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(106540, 418775), (152140, 477225)].
[INFO CTS-0024]  Normalized sink region: [(7.61, 29.9125), (10.8671, 34.0875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(160500, 390775), (176180, 449225)].
[INFO CTS-0024]  Normalized sink region: [(11.4643, 27.9125), (12.5843, 32.0875)].
[INFO CTS-0025]     Width:  1.1200.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1200 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(165820, 393225), (178460, 452375)].
[INFO CTS-0024]  Normalized sink region: [(11.8443, 28.0875), (12.7471, 32.3125)].
[INFO CTS-0025]     Width:  0.9029.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9029 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(133620, 488425), (166680, 530775)].
[INFO CTS-0024]  Normalized sink region: [(9.54429, 34.8875), (11.9057, 37.9125)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(135520, 491575), (166680, 530775)].
[INFO CTS-0024]  Normalized sink region: [(9.68, 35.1125), (11.9057, 37.9125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(202300, 452375), (246000, 485975)].
[INFO CTS-0024]  Normalized sink region: [(14.45, 32.3125), (17.5714, 34.7125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(204300, 454825), (246760, 482825)].
[INFO CTS-0024]  Normalized sink region: [(14.5929, 32.4875), (17.6257, 34.4875)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5164 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(171240, 488425), (185300, 533225)].
[INFO CTS-0024]  Normalized sink region: [(12.2314, 34.8875), (13.2357, 38.0875)].
[INFO CTS-0025]     Width:  1.0043.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(170480, 485975), (185300, 525175)].
[INFO CTS-0024]  Normalized sink region: [(12.1771, 34.7125), (13.2357, 37.5125)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(207720, 407575), (237740, 454825)].
[INFO CTS-0024]  Normalized sink region: [(14.8371, 29.1125), (16.9814, 32.4875)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211040, 407575), (239920, 452375)].
[INFO CTS-0024]  Normalized sink region: [(15.0743, 29.1125), (17.1371, 32.3125)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(210660, 424375), (241060, 446775)].
[INFO CTS-0024]  Normalized sink region: [(15.0471, 30.3125), (17.2186, 31.9125)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211040, 421225), (244860, 449225)].
[INFO CTS-0024]  Normalized sink region: [(15.0743, 30.0875), (17.49, 32.0875)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2079 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(123480, 554400), (197310, 610400)].
[INFO CTS-0024]  Normalized sink region: [(8.82, 39.6), (14.0936, 43.6)].
[INFO CTS-0025]     Width:  5.2736.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.6368 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.6368 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 32 sinks, 6 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3184 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(196980, 575575), (246380, 589225)].
[INFO CTS-0024]  Normalized sink region: [(14.07, 41.1125), (17.5986, 42.0875)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(80700, 572425), (118800, 597975)].
[INFO CTS-0024]  Normalized sink region: [(5.76429, 40.8875), (8.48571, 42.7125)].
[INFO CTS-0025]     Width:  2.7214.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3607 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(198880, 569975), (240400, 589225)].
[INFO CTS-0024]  Normalized sink region: [(14.2057, 40.7125), (17.1714, 42.0875)].
[INFO CTS-0025]     Width:  2.9657.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4829 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(168580, 575575), (190520, 594825)].
[INFO CTS-0024]  Normalized sink region: [(12.0414, 41.1125), (13.6086, 42.4875)].
[INFO CTS-0025]     Width:  1.5671.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.7836 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(203820, 609175), (230040, 642775)].
[INFO CTS-0024]  Normalized sink region: [(14.5586, 43.5125), (16.4314, 45.9125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(204580, 606025), (231180, 648375)].
[INFO CTS-0024]  Normalized sink region: [(14.6129, 43.2875), (16.5129, 46.3125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(122600, 558775), (155660, 583625)].
[INFO CTS-0024]  Normalized sink region: [(8.75714, 39.9125), (11.1186, 41.6875)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1807 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(129720, 561225), (160500, 581175)].
[INFO CTS-0024]  Normalized sink region: [(9.26571, 40.0875), (11.4643, 41.5125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0993 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(124120, 536375), (161260, 555625)].
[INFO CTS-0024]  Normalized sink region: [(8.86571, 38.3125), (11.5186, 39.6875)].
[INFO CTS-0025]     Width:  2.6529.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3264 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(130480, 536375), (155560, 553175)].
[INFO CTS-0024]  Normalized sink region: [(9.32, 38.3125), (11.1114, 39.5125)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(199640, 606025), (216080, 650825)].
[INFO CTS-0024]  Normalized sink region: [(14.26, 43.2875), (15.4343, 46.4875)].
[INFO CTS-0025]     Width:  1.1743.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1743 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(198500, 603575), (214080, 648375)].
[INFO CTS-0024]  Normalized sink region: [(14.1786, 43.1125), (15.2914, 46.3125)].
[INFO CTS-0025]     Width:  1.1129.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1129 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(78520, 609175), (120320, 634025)].
[INFO CTS-0024]  Normalized sink region: [(5.60857, 43.5125), (8.59429, 45.2875)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(81080, 606025), (121360, 631575)].
[INFO CTS-0024]  Normalized sink region: [(5.79143, 43.2875), (8.66857, 45.1125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(124400, 592375), (155560, 642775)].
[INFO CTS-0024]  Normalized sink region: [(8.88571, 42.3125), (11.1114, 45.9125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(121360, 589225), (148060, 648375)].
[INFO CTS-0024]  Normalized sink region: [(8.66857, 42.0875), (10.5757, 46.3125)].
[INFO CTS-0025]     Width:  1.9071.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9071 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(178360, 600425), (191660, 650825)].
[INFO CTS-0024]  Normalized sink region: [(12.74, 42.8875), (13.69, 46.4875)].
[INFO CTS-0025]     Width:  0.9500.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179880, 603575), (195840, 648375)].
[INFO CTS-0024]  Normalized sink region: [(12.8486, 43.1125), (13.9886, 46.3125)].
[INFO CTS-0025]     Width:  1.1400.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(158700, 609175), (173900, 650825)].
[INFO CTS-0024]  Normalized sink region: [(11.3357, 43.5125), (12.4214, 46.4875)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(160880, 606025), (170760, 648375)].
[INFO CTS-0024]  Normalized sink region: [(11.4914, 43.2875), (12.1971, 46.3125)].
[INFO CTS-0025]     Width:  0.7057.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7057 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(127820, 600425), (153280, 650825)].
[INFO CTS-0024]  Normalized sink region: [(9.13, 42.8875), (10.9486, 46.4875)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(132380, 600425), (154420, 648375)].
[INFO CTS-0024]  Normalized sink region: [(9.45571, 42.8875), (11.03, 46.3125)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(93620, 566825), (116040, 597975)].
[INFO CTS-0024]  Normalized sink region: [(6.68714, 40.4875), (8.28857, 42.7125)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(87160, 569975), (118700, 597975)].
[INFO CTS-0024]  Normalized sink region: [(6.22571, 40.7125), (8.47857, 42.7125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1264 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(194040, 594825), (247900, 609175)].
[INFO CTS-0024]  Normalized sink region: [(13.86, 42.4875), (17.7071, 43.5125)].
[INFO CTS-0025]     Width:  3.8471.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9236 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(195080, 594825), (250560, 606025)].
[INFO CTS-0024]  Normalized sink region: [(13.9343, 42.4875), (17.8971, 43.2875)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(87160, 606025), (120220, 639625)].
[INFO CTS-0024]  Normalized sink region: [(6.22571, 43.2875), (8.58714, 45.6875)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(88680, 603575), (118320, 642775)].
[INFO CTS-0024]  Normalized sink region: [(6.33429, 43.1125), (8.45143, 45.9125)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(186340, 538825), (223960, 553175)].
[INFO CTS-0024]  Normalized sink region: [(13.31, 38.4875), (15.9971, 39.5125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3436 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(182160, 536375), (216840, 555625)].
[INFO CTS-0024]  Normalized sink region: [(13.0114, 38.3125), (15.4886, 39.6875)].
[INFO CTS-0025]     Width:  2.4771.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2386 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181020, 558775), (221020, 575575)].
[INFO CTS-0024]  Normalized sink region: [(12.93, 39.9125), (15.7871, 41.1125)].
[INFO CTS-0025]     Width:  2.8571.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4286 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187860, 558775), (228520, 572425)].
[INFO CTS-0024]  Normalized sink region: [(13.4186, 39.9125), (16.3229, 40.8875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(44820, 481600), (72290, 562450)].
[INFO CTS-0024]  Normalized sink region: [(3.20143, 34.4), (5.16357, 40.175)].
[INFO CTS-0025]     Width:  1.9621.
[INFO CTS-0026]     Height: 5.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.9621 X 2.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9811 X 2.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 33 sinks, 2 sinks closer to other cluster.
 Out of 31 sinks, 3 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9811 X 1.4437
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(68640, 432425), (102080, 482825)].
[INFO CTS-0024]  Normalized sink region: [(4.90286, 30.8875), (7.29143, 34.4875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(22660, 561225), (43840, 609175)].
[INFO CTS-0024]  Normalized sink region: [(1.61857, 40.0875), (3.13143, 43.5125)].
[INFO CTS-0025]     Width:  1.5129.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5129 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(69020, 438025), (101600, 482825)].
[INFO CTS-0024]  Normalized sink region: [(4.93, 31.2875), (7.25714, 34.4875)].
[INFO CTS-0025]     Width:  2.3271.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3271 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(70920, 538825), (100080, 553175)].
[INFO CTS-0024]  Normalized sink region: [(5.06571, 38.4875), (7.14857, 39.5125)].
[INFO CTS-0025]     Width:  2.0829.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0414 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(74720, 522025), (126300, 533225)].
[INFO CTS-0024]  Normalized sink region: [(5.33714, 37.2875), (9.02143, 38.0875)].
[INFO CTS-0025]     Width:  3.6843.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8421 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(74240, 522025), (117180, 536375)].
[INFO CTS-0024]  Normalized sink region: [(5.30286, 37.2875), (8.37, 38.3125)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(11540, 505225), (45460, 522025)].
[INFO CTS-0024]  Normalized sink region: [(0.824286, 36.0875), (3.24714, 37.2875)].
[INFO CTS-0025]     Width:  2.4229.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2114 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(7740, 502775), (47640, 522025)].
[INFO CTS-0024]  Normalized sink region: [(0.552857, 35.9125), (3.40286, 37.2875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(7840, 485975), (45740, 499625)].
[INFO CTS-0024]  Normalized sink region: [(0.56, 34.7125), (3.26714, 35.6875)].
[INFO CTS-0025]     Width:  2.7071.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3536 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(8220, 488425), (46880, 499625)].
[INFO CTS-0024]  Normalized sink region: [(0.587143, 34.8875), (3.34857, 35.6875)].
[INFO CTS-0025]     Width:  2.7614.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3807 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(77660, 538825), (117560, 561225)].
[INFO CTS-0024]  Normalized sink region: [(5.54714, 38.4875), (8.39714, 40.0875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(73200, 538825), (110820, 564375)].
[INFO CTS-0024]  Normalized sink region: [(5.22857, 38.4875), (7.91571, 40.3125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3436 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(49260, 561225), (71200, 611625)].
[INFO CTS-0024]  Normalized sink region: [(3.51857, 40.0875), (5.08571, 43.6875)].
[INFO CTS-0025]     Width:  1.5671.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5671 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(54860, 564375), (71580, 611625)].
[INFO CTS-0024]  Normalized sink region: [(3.91857, 40.3125), (5.11286, 43.6875)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(9260, 547575), (54200, 566825)].
[INFO CTS-0024]  Normalized sink region: [(0.661429, 39.1125), (3.87143, 40.4875)].
[INFO CTS-0025]     Width:  3.2100.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6050 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(8600, 547575), (52200, 561225)].
[INFO CTS-0024]  Normalized sink region: [(0.614286, 39.1125), (3.72857, 40.0875)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5571 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(69780, 485975), (120600, 516425)].
[INFO CTS-0024]  Normalized sink region: [(4.98429, 34.7125), (8.61429, 36.8875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(74620, 485975), (123260, 510825)].
[INFO CTS-0024]  Normalized sink region: [(5.33, 34.7125), (8.80429, 36.4875)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(71580, 497175), (111580, 522025)].
[INFO CTS-0024]  Normalized sink region: [(5.11286, 35.5125), (7.97, 37.2875)].
[INFO CTS-0025]     Width:  2.8571.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4286 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(70440, 494025), (111100, 519575)].
[INFO CTS-0024]  Normalized sink region: [(5.03143, 35.2875), (7.93571, 37.1125)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(9740, 525175), (47260, 544425)].
[INFO CTS-0024]  Normalized sink region: [(0.695714, 37.5125), (3.37571, 38.8875)].
[INFO CTS-0025]     Width:  2.6800.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3400 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(11260, 525175), (52580, 541975)].
[INFO CTS-0024]  Normalized sink region: [(0.804286, 37.5125), (3.75571, 38.7125)].
[INFO CTS-0025]     Width:  2.9514.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4757 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(12780, 566825), (43840, 597975)].
[INFO CTS-0024]  Normalized sink region: [(0.912857, 40.4875), (3.13143, 42.7125)].
[INFO CTS-0025]     Width:  2.2186.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2186 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(14960, 566825), (46500, 606025)].
[INFO CTS-0024]  Normalized sink region: [(1.06857, 40.4875), (3.32143, 43.2875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(68920, 443625), (88020, 477225)].
[INFO CTS-0024]  Normalized sink region: [(4.92286, 31.6875), (6.28714, 34.0875)].
[INFO CTS-0025]     Width:  1.3643.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3643 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(65600, 443625), (91720, 482825)].
[INFO CTS-0024]  Normalized sink region: [(4.68571, 31.6875), (6.55143, 34.4875)].
[INFO CTS-0025]     Width:  1.8657.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8657 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(44980, 564375), (78140, 603575)].
[INFO CTS-0024]  Normalized sink region: [(3.21286, 40.3125), (5.58143, 43.1125)].
[INFO CTS-0025]     Width:  2.3686.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3686 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(44600, 564375), (75380, 594825)].
[INFO CTS-0024]  Normalized sink region: [(3.18571, 40.3125), (5.38429, 42.4875)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0993 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(31020, 443625), (56380, 480375)].
[INFO CTS-0024]  Normalized sink region: [(2.21571, 31.6875), (4.02714, 34.3125)].
[INFO CTS-0025]     Width:  1.8114.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8114 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(29020, 443625), (55340, 482825)].
[INFO CTS-0024]  Normalized sink region: [(2.07286, 31.6875), (3.95286, 34.4875)].
[INFO CTS-0025]     Width:  1.8800.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8800 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(40800, 435575), (62180, 480375)].
[INFO CTS-0024]  Normalized sink region: [(2.91429, 31.1125), (4.44143, 34.3125)].
[INFO CTS-0025]     Width:  1.5271.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5271 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(40520, 441175), (64740, 477225)].
[INFO CTS-0024]  Normalized sink region: [(2.89429, 31.5125), (4.62429, 34.0875)].
[INFO CTS-0025]     Width:  1.7300.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7300 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[3\].encoder_unit/threshold_memory/_040_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(13660, 394205), (33040, 437045)].
[INFO CTS-0024]  Normalized sink region: [(0.975714, 28.1575), (2.36, 31.2175)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 3.0600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.5300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(551360, 459200), (597830, 540050)].
[INFO CTS-0024]  Normalized sink region: [(39.3829, 32.8), (42.7021, 38.575)].
[INFO CTS-0025]     Width:  3.3193.
[INFO CTS-0026]     Height: 5.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 3.3193 X 2.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 3 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.6596 X 2.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 5 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6596 X 1.4437
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 22 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(592280, 541975), (642720, 569975)].
[INFO CTS-0024]  Normalized sink region: [(42.3057, 38.7125), (45.9086, 40.7125)].
[INFO CTS-0025]     Width:  3.6029.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8014 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(577740, 421225), (629140, 454825)].
[INFO CTS-0024]  Normalized sink region: [(41.2671, 30.0875), (44.9386, 32.4875)].
[INFO CTS-0025]     Width:  3.6714.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8357 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(590380, 544425), (638920, 572425)].
[INFO CTS-0024]  Normalized sink region: [(42.17, 38.8875), (45.6371, 40.8875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(561780, 463575), (575840, 485975)].
[INFO CTS-0024]  Normalized sink region: [(40.1271, 33.1125), (41.1314, 34.7125)].
[INFO CTS-0025]     Width:  1.0043.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523780, 516425), (551240, 569975)].
[INFO CTS-0024]  Normalized sink region: [(37.4129, 36.8875), (39.3743, 40.7125)].
[INFO CTS-0025]     Width:  1.9614.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9614 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523500, 513975), (546960, 566825)].
[INFO CTS-0024]  Normalized sink region: [(37.3929, 36.7125), (39.0686, 40.4875)].
[INFO CTS-0025]     Width:  1.6757.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6757 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(596360, 488425), (645760, 499625)].
[INFO CTS-0024]  Normalized sink region: [(42.5971, 34.8875), (46.1257, 35.6875)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(592180, 485975), (647660, 499625)].
[INFO CTS-0024]  Normalized sink region: [(42.2986, 34.7125), (46.2614, 35.6875)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(597120, 502775), (648900, 513975)].
[INFO CTS-0024]  Normalized sink region: [(42.6514, 35.9125), (46.35, 36.7125)].
[INFO CTS-0025]     Width:  3.6986.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8493 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(594460, 505225), (647280, 513975)].
[INFO CTS-0024]  Normalized sink region: [(42.4614, 36.0875), (46.2343, 36.7125)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 0.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 0.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(529860, 505225), (554180, 561225)].
[INFO CTS-0024]  Normalized sink region: [(37.8471, 36.0875), (39.5843, 40.0875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(529480, 508375), (551140, 555625)].
[INFO CTS-0024]  Normalized sink region: [(37.82, 36.3125), (39.3671, 39.6875)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(571280, 415625), (614980, 457975)].
[INFO CTS-0024]  Normalized sink region: [(40.8057, 29.6875), (43.9271, 32.7125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(572800, 415625), (616500, 457975)].
[INFO CTS-0024]  Normalized sink region: [(40.9143, 29.6875), (44.0357, 32.7125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(582300, 457975), (639300, 474775)].
[INFO CTS-0024]  Normalized sink region: [(41.5929, 32.7125), (45.6643, 33.9125)].
[INFO CTS-0025]     Width:  4.0714.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(586100, 457975), (646900, 474775)].
[INFO CTS-0024]  Normalized sink region: [(41.8643, 32.7125), (46.2071, 33.9125)].
[INFO CTS-0025]     Width:  4.3429.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(554940, 522025), (584200, 572425)].
[INFO CTS-0024]  Normalized sink region: [(39.6386, 37.2875), (41.7286, 40.8875)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(558740, 522025), (587240, 572425)].
[INFO CTS-0024]  Normalized sink region: [(39.91, 37.2875), (41.9457, 40.8875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(557320, 513975), (584200, 550025)].
[INFO CTS-0024]  Normalized sink region: [(39.8086, 36.7125), (41.7286, 39.2875)].
[INFO CTS-0025]     Width:  1.9200.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9200 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(561400, 516425), (580880, 553175)].
[INFO CTS-0024]  Normalized sink region: [(40.1, 36.8875), (41.4914, 39.5125)].
[INFO CTS-0025]     Width:  1.3914.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3914 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(589900, 469175), (647280, 485975)].
[INFO CTS-0024]  Normalized sink region: [(42.1357, 33.5125), (46.2343, 34.7125)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(586100, 471625), (651080, 485975)].
[INFO CTS-0024]  Normalized sink region: [(41.8643, 33.6875), (46.5057, 34.7125)].
[INFO CTS-0025]     Width:  4.6414.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3207 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(584960, 432425), (638540, 454825)].
[INFO CTS-0024]  Normalized sink region: [(41.7829, 30.8875), (45.61, 32.4875)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(579260, 426825), (639300, 452375)].
[INFO CTS-0024]  Normalized sink region: [(41.3757, 30.4875), (45.6643, 32.3125)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(591900, 544425), (645380, 578025)].
[INFO CTS-0024]  Normalized sink region: [(42.2786, 38.8875), (46.0986, 41.2875)].
[INFO CTS-0025]     Width:  3.8200.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9100 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(595220, 541975), (645760, 578025)].
[INFO CTS-0024]  Normalized sink region: [(42.5157, 38.7125), (46.1257, 41.2875)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8050 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(566720, 421225), (608520, 454825)].
[INFO CTS-0024]  Normalized sink region: [(40.48, 30.0875), (43.4657, 32.4875)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(564820, 418775), (605580, 457975)].
[INFO CTS-0024]  Normalized sink region: [(40.3443, 29.9125), (43.2557, 32.7125)].
[INFO CTS-0025]     Width:  2.9114.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4557 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(590280, 522025), (643480, 538825)].
[INFO CTS-0024]  Normalized sink region: [(42.1629, 37.2875), (45.9629, 38.4875)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(591420, 522025), (647280, 541975)].
[INFO CTS-0024]  Normalized sink region: [(42.2443, 37.2875), (46.2343, 38.7125)].
[INFO CTS-0025]     Width:  3.9900.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9950 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(598640, 516425), (635980, 553175)].
[INFO CTS-0024]  Normalized sink region: [(42.76, 36.8875), (45.4271, 39.5125)].
[INFO CTS-0025]     Width:  2.6671.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3336 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(597880, 516425), (639680, 553175)].
[INFO CTS-0024]  Normalized sink region: [(42.7057, 36.8875), (45.6914, 39.5125)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457610, 439250), (539690, 464800)].
[INFO CTS-0024]  Normalized sink region: [(32.6864, 31.375), (38.5493, 33.2)].
[INFO CTS-0025]     Width:  5.8629.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.9314 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.9314 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(472860, 469175), (483600, 516425)].
[INFO CTS-0024]  Normalized sink region: [(33.7757, 33.5125), (34.5429, 36.8875)].
[INFO CTS-0025]     Width:  0.7671.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7671 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(488440, 379575), (496420, 441175)].
[INFO CTS-0024]  Normalized sink region: [(34.8886, 27.1125), (35.4586, 31.5125)].
[INFO CTS-0025]     Width:  0.5700.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.5700 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(470960, 466025), (484640, 508375)].
[INFO CTS-0024]  Normalized sink region: [(33.64, 33.2875), (34.6171, 36.3125)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(527300, 454825), (540120, 480375)].
[INFO CTS-0024]  Normalized sink region: [(37.6643, 32.4875), (38.58, 34.3125)].
[INFO CTS-0025]     Width:  0.9157.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9157 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(417100, 418775), (455100, 441175)].
[INFO CTS-0024]  Normalized sink region: [(29.7929, 29.9125), (32.5071, 31.5125)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415200, 421225), (460700, 443625)].
[INFO CTS-0024]  Normalized sink region: [(29.6571, 30.0875), (32.9071, 31.6875)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541640, 385175), (556180, 438025)].
[INFO CTS-0024]  Normalized sink region: [(38.6886, 27.5125), (39.7271, 31.2875)].
[INFO CTS-0025]     Width:  1.0386.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0386 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542400, 382025), (561020, 443625)].
[INFO CTS-0024]  Normalized sink region: [(38.7429, 27.2875), (40.0729, 31.6875)].
[INFO CTS-0025]     Width:  1.3300.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(540120, 393225), (563680, 449225)].
[INFO CTS-0024]  Normalized sink region: [(38.58, 28.0875), (40.2629, 32.0875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(543920, 387625), (568240, 446775)].
[INFO CTS-0024]  Normalized sink region: [(38.8514, 27.6875), (40.5886, 31.9125)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426500, 413175), (457280, 446775)].
[INFO CTS-0024]  Normalized sink region: [(30.4643, 29.5125), (32.6629, 31.9125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(422420, 410025), (452820, 443625)].
[INFO CTS-0024]  Normalized sink region: [(30.1729, 29.2875), (32.3443, 31.6875)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(495660, 379575), (508200, 435575)].
[INFO CTS-0024]  Normalized sink region: [(35.4043, 27.1125), (36.3, 31.1125)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(498700, 390775), (509720, 441175)].
[INFO CTS-0024]  Normalized sink region: [(35.6214, 27.9125), (36.4086, 31.5125)].
[INFO CTS-0025]     Width:  0.7871.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7871 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(514280, 390775), (528720, 441175)].
[INFO CTS-0024]  Normalized sink region: [(36.7343, 27.9125), (37.7657, 31.5125)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(511340, 382025), (523880, 443625)].
[INFO CTS-0024]  Normalized sink region: [(36.5243, 27.2875), (37.42, 31.6875)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415960, 449225), (464220, 482825)].
[INFO CTS-0024]  Normalized sink region: [(29.7114, 32.0875), (33.1586, 34.4875)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(416720, 454825), (463360, 482825)].
[INFO CTS-0024]  Normalized sink region: [(29.7657, 32.4875), (33.0971, 34.4875)].
[INFO CTS-0025]     Width:  3.3314.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6657 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(425360, 452375), (460320, 477225)].
[INFO CTS-0024]  Normalized sink region: [(30.3829, 32.3125), (32.88, 34.0875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423840, 454825), (458420, 471625)].
[INFO CTS-0024]  Normalized sink region: [(30.2743, 32.4875), (32.7443, 33.6875)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2350 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(524540, 379575), (538980, 446775)].
[INFO CTS-0024]  Normalized sink region: [(37.4671, 27.1125), (38.4986, 31.9125)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523780, 379575), (540500, 446775)].
[INFO CTS-0024]  Normalized sink region: [(37.4129, 27.1125), (38.6071, 31.9125)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(474760, 382025), (486160, 435575)].
[INFO CTS-0024]  Normalized sink region: [(33.9114, 27.2875), (34.7257, 31.1125)].
[INFO CTS-0025]     Width:  0.8143.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8143 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477520, 387625), (486920, 441175)].
[INFO CTS-0024]  Normalized sink region: [(34.1086, 27.6875), (34.78, 31.5125)].
[INFO CTS-0025]     Width:  0.6714.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6714 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(488060, 466025), (497940, 508375)].
[INFO CTS-0024]  Normalized sink region: [(34.8614, 33.2875), (35.5671, 36.3125)].
[INFO CTS-0025]     Width:  0.7057.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7057 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(489960, 466025), (501740, 516425)].
[INFO CTS-0024]  Normalized sink region: [(34.9971, 33.2875), (35.8386, 36.8875)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457660, 382025), (472580, 435575)].
[INFO CTS-0024]  Normalized sink region: [(32.69, 27.2875), (33.7557, 31.1125)].
[INFO CTS-0025]     Width:  1.0657.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0657 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(459940, 393225), (473340, 441175)].
[INFO CTS-0024]  Normalized sink region: [(32.8529, 28.0875), (33.81, 31.5125)].
[INFO CTS-0025]     Width:  0.9571.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9571 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(519980, 463575), (532900, 508375)].
[INFO CTS-0024]  Normalized sink region: [(37.1414, 33.1125), (38.0643, 36.3125)].
[INFO CTS-0025]     Width:  0.9229.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9229 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(518080, 466025), (534420, 510825)].
[INFO CTS-0024]  Normalized sink region: [(37.0057, 33.2875), (38.1729, 36.4875)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(501840, 463575), (516940, 525175)].
[INFO CTS-0024]  Normalized sink region: [(35.8457, 33.1125), (36.9243, 37.5125)].
[INFO CTS-0025]     Width:  1.0786.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0786 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(507440, 463575), (516940, 516425)].
[INFO CTS-0024]  Normalized sink region: [(36.2457, 33.1125), (36.9243, 36.8875)].
[INFO CTS-0025]     Width:  0.6786.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6786 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(514880, 612850), (587190, 649600)].
[INFO CTS-0024]  Normalized sink region: [(36.7771, 43.775), (41.9421, 46.4)].
[INFO CTS-0025]     Width:  5.1650.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.5825 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.5825 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 26 sinks, 2 sinks closer to other cluster.
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2912 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 11 sinks, 1 sinks closer to other cluster.
 Out of 22 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(590000, 650825), (620300, 687575)].
[INFO CTS-0024]  Normalized sink region: [(42.1429, 46.4875), (44.3071, 49.1125)].
[INFO CTS-0025]     Width:  2.1643.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1643 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(469920, 648375), (510580, 656425)].
[INFO CTS-0024]  Normalized sink region: [(33.5657, 46.3125), (36.47, 46.8875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 0.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 0.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(588000, 648375), (616500, 684425)].
[INFO CTS-0024]  Normalized sink region: [(42, 46.3125), (44.0357, 48.8875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(526060, 611625), (556460, 631575)].
[INFO CTS-0024]  Normalized sink region: [(37.5757, 43.6875), (39.7471, 45.1125)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(520740, 645225), (528340, 693175)].
[INFO CTS-0024]  Normalized sink region: [(37.1957, 46.0875), (37.7386, 49.5125)].
[INFO CTS-0025]     Width:  0.5429.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.5429 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(513620, 645225), (521120, 690025)].
[INFO CTS-0024]  Normalized sink region: [(36.6871, 46.0875), (37.2229, 49.2875)].
[INFO CTS-0025]     Width:  0.5357.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.5357 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(518560, 578025), (537080, 609175)].
[INFO CTS-0024]  Normalized sink region: [(37.04, 41.2875), (38.3629, 43.5125)].
[INFO CTS-0025]     Width:  1.3229.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3229 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(521120, 572425), (538600, 609175)].
[INFO CTS-0024]  Normalized sink region: [(37.2229, 40.8875), (38.4714, 43.5125)].
[INFO CTS-0025]     Width:  1.2486.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542780, 575575), (562160, 611625)].
[INFO CTS-0024]  Normalized sink region: [(38.77, 41.1125), (40.1543, 43.6875)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537180, 583625), (562540, 609175)].
[INFO CTS-0024]  Normalized sink region: [(38.37, 41.6875), (40.1814, 43.5125)].
[INFO CTS-0025]     Width:  1.8114.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8114 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(531380, 642775), (543920, 690025)].
[INFO CTS-0024]  Normalized sink region: [(37.9557, 45.9125), (38.8514, 49.2875)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(531000, 642775), (544020, 684425)].
[INFO CTS-0024]  Normalized sink region: [(37.9286, 45.9125), (38.8586, 48.8875)].
[INFO CTS-0025]     Width:  0.9300.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9300 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480840, 606025), (515040, 631575)].
[INFO CTS-0024]  Normalized sink region: [(34.3457, 43.2875), (36.7886, 45.1125)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480460, 611625), (518460, 634025)].
[INFO CTS-0024]  Normalized sink region: [(34.3186, 43.6875), (37.0329, 45.2875)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(566340, 589225), (600920, 611625)].
[INFO CTS-0024]  Normalized sink region: [(40.4529, 42.0875), (42.9229, 43.6875)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2350 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(566340, 586775), (595600, 609175)].
[INFO CTS-0024]  Normalized sink region: [(40.4529, 41.9125), (42.5429, 43.5125)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0450 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(569000, 648375), (583060, 687575)].
[INFO CTS-0024]  Normalized sink region: [(40.6429, 46.3125), (41.6471, 49.1125)].
[INFO CTS-0025]     Width:  1.0043.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(571660, 648375), (588000, 690025)].
[INFO CTS-0024]  Normalized sink region: [(40.8329, 46.3125), (42, 49.2875)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550380, 648375), (567100, 690025)].
[INFO CTS-0024]  Normalized sink region: [(39.3129, 46.3125), (40.5071, 49.2875)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550000, 645225), (566340, 684425)].
[INFO CTS-0024]  Normalized sink region: [(39.2857, 46.0875), (40.4529, 48.8875)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(574800, 581175), (608900, 614775)].
[INFO CTS-0024]  Normalized sink region: [(41.0571, 41.5125), (43.4929, 43.9125)].
[INFO CTS-0025]     Width:  2.4357.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2179 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(575460, 578025), (613840, 611625)].
[INFO CTS-0024]  Normalized sink region: [(41.1043, 41.2875), (43.8457, 43.6875)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3707 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475900, 648375), (511340, 673225)].
[INFO CTS-0024]  Normalized sink region: [(33.9929, 46.3125), (36.5243, 48.0875)].
[INFO CTS-0025]     Width:  2.5314.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2657 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480840, 648375), (515800, 676375)].
[INFO CTS-0024]  Normalized sink region: [(34.3457, 46.3125), (36.8429, 48.3125)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(589240, 648375), (628660, 676375)].
[INFO CTS-0024]  Normalized sink region: [(42.0886, 46.3125), (44.9043, 48.3125)].
[INFO CTS-0025]     Width:  2.8157.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4079 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(593040, 650825), (629800, 678825)].
[INFO CTS-0024]  Normalized sink region: [(42.36, 46.4875), (44.9857, 48.4875)].
[INFO CTS-0025]     Width:  2.6257.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3129 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(472580, 614775), (514280, 642775)].
[INFO CTS-0024]  Normalized sink region: [(33.7557, 43.9125), (36.7343, 45.9125)].
[INFO CTS-0025]     Width:  2.9786.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4893 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471440, 622825), (513520, 642775)].
[INFO CTS-0024]  Normalized sink region: [(33.6743, 44.4875), (36.68, 45.9125)].
[INFO CTS-0025]     Width:  3.0057.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5029 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(585060, 609175), (632840, 628425)].
[INFO CTS-0024]  Normalized sink region: [(41.79, 43.5125), (45.2029, 44.8875)].
[INFO CTS-0025]     Width:  3.4129.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7064 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(588380, 609175), (634740, 625975)].
[INFO CTS-0024]  Normalized sink region: [(42.0271, 43.5125), (45.3386, 44.7125)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(587620, 628425), (632840, 645225)].
[INFO CTS-0024]  Normalized sink region: [(41.9729, 44.8875), (45.2029, 46.0875)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(590280, 628425), (637780, 642775)].
[INFO CTS-0024]  Normalized sink region: [(42.1629, 44.8875), (45.5557, 45.9125)].
[INFO CTS-0025]     Width:  3.3929.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6964 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(421400, 537600), (477750, 612850)].
[INFO CTS-0024]  Normalized sink region: [(30.1, 38.4), (34.125, 43.775)].
[INFO CTS-0025]     Width:  4.0250.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 4.0250 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 1 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 2.0125 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 1 sinks closer to other cluster.
 Out of 26 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0125 X 1.3438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436380, 583625), (465640, 611625)].
[INFO CTS-0024]  Normalized sink region: [(31.17, 41.6875), (33.26, 43.6875)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0450 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415100, 488425), (431440, 536375)].
[INFO CTS-0024]  Normalized sink region: [(29.65, 34.8875), (30.8171, 38.3125)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(433820, 583625), (460040, 609175)].
[INFO CTS-0024]  Normalized sink region: [(30.9871, 41.6875), (32.86, 43.5125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9364 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(437140, 541975), (463080, 555625)].
[INFO CTS-0024]  Normalized sink region: [(31.2243, 38.7125), (33.0771, 39.6875)].
[INFO CTS-0025]     Width:  1.8529.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9264 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(389640, 609175), (432960, 637175)].
[INFO CTS-0024]  Normalized sink region: [(27.8314, 43.5125), (30.9257, 45.5125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(385080, 603575), (427640, 634025)].
[INFO CTS-0024]  Normalized sink region: [(27.5057, 43.1125), (30.5457, 45.2875)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471340, 522025), (493480, 558775)].
[INFO CTS-0024]  Normalized sink region: [(33.6671, 37.2875), (35.2486, 39.9125)].
[INFO CTS-0025]     Width:  1.5814.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5814 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(472480, 525175), (497940, 564375)].
[INFO CTS-0024]  Normalized sink region: [(33.7486, 37.5125), (35.5671, 40.3125)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478180, 530775), (507440, 564375)].
[INFO CTS-0024]  Normalized sink region: [(34.1557, 37.9125), (36.2457, 40.3125)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477420, 527625), (511240, 564375)].
[INFO CTS-0024]  Normalized sink region: [(34.1014, 37.6875), (36.5171, 40.3125)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(381000, 603575), (434580, 625975)].
[INFO CTS-0024]  Normalized sink region: [(27.2143, 43.1125), (31.0414, 44.7125)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(377860, 609175), (431540, 620375)].
[INFO CTS-0024]  Normalized sink region: [(26.99, 43.5125), (30.8243, 44.3125)].
[INFO CTS-0025]     Width:  3.8343.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9171 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(453480, 499625), (467540, 536375)].
[INFO CTS-0024]  Normalized sink region: [(32.3914, 35.6875), (33.3957, 38.3125)].
[INFO CTS-0025]     Width:  1.0043.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(452720, 488425), (468300, 533225)].
[INFO CTS-0024]  Normalized sink region: [(32.3371, 34.8875), (33.45, 38.0875)].
[INFO CTS-0025]     Width:  1.1129.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1129 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(388880, 525175), (428780, 558775)].
[INFO CTS-0024]  Normalized sink region: [(27.7771, 37.5125), (30.6271, 39.9125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(384040, 525175), (430300, 561225)].
[INFO CTS-0024]  Normalized sink region: [(27.4314, 37.5125), (30.7357, 40.0875)].
[INFO CTS-0025]     Width:  3.3043.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6521 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(381000, 586775), (424600, 600425)].
[INFO CTS-0024]  Normalized sink region: [(27.2143, 41.9125), (30.3286, 42.8875)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5571 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(386980, 586775), (430300, 603575)].
[INFO CTS-0024]  Normalized sink region: [(27.6414, 41.9125), (30.7357, 43.1125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(382420, 566825), (424980, 583625)].
[INFO CTS-0024]  Normalized sink region: [(27.3157, 40.4875), (30.3557, 41.6875)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(378620, 569975), (420800, 581175)].
[INFO CTS-0024]  Normalized sink region: [(27.0443, 40.7125), (30.0571, 41.5125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(382420, 538825), (421660, 561225)].
[INFO CTS-0024]  Normalized sink region: [(27.3157, 38.4875), (30.1186, 40.0875)].
[INFO CTS-0025]     Width:  2.8029.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4014 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(379860, 536375), (423180, 564375)].
[INFO CTS-0024]  Normalized sink region: [(27.1329, 38.3125), (30.2271, 40.3125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(407120, 499625), (431160, 533225)].
[INFO CTS-0024]  Normalized sink region: [(29.08, 35.6875), (30.7971, 38.0875)].
[INFO CTS-0025]     Width:  1.7171.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7171 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(404080, 491575), (434860, 536375)].
[INFO CTS-0024]  Normalized sink region: [(28.8629, 35.1125), (31.0614, 38.3125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(438280, 614775), (461080, 637175)].
[INFO CTS-0024]  Normalized sink region: [(31.3057, 43.9125), (32.9343, 45.5125)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8143 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(438000, 611625), (466120, 637175)].
[INFO CTS-0024]  Normalized sink region: [(31.2857, 43.6875), (33.2943, 45.5125)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(434860, 485975), (450540, 541975)].
[INFO CTS-0024]  Normalized sink region: [(31.0614, 34.7125), (32.1814, 38.7125)].
[INFO CTS-0025]     Width:  1.1200.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1200 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(435240, 497175), (449020, 538825)].
[INFO CTS-0024]  Normalized sink region: [(31.0886, 35.5125), (32.0729, 38.4875)].
[INFO CTS-0025]     Width:  0.9843.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9843 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478180, 566825), (516560, 594825)].
[INFO CTS-0024]  Normalized sink region: [(34.1557, 40.4875), (36.8971, 42.4875)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3707 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471820, 566825), (511340, 592375)].
[INFO CTS-0024]  Normalized sink region: [(33.7014, 40.4875), (36.5243, 42.3125)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(469440, 575575), (499180, 606025)].
[INFO CTS-0024]  Normalized sink region: [(33.5314, 41.1125), (35.6557, 43.2875)].
[INFO CTS-0025]     Width:  2.1243.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1243 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475900, 575575), (504400, 603575)].
[INFO CTS-0024]  Normalized sink region: [(33.9929, 41.1125), (36.0286, 43.1125)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0179 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[2\].encoder_unit/threshold_memory/_040_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(379600, 657405), (406960, 685405)].
[INFO CTS-0024]  Normalized sink region: [(27.1143, 46.9575), (29.0686, 48.9575)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(166420, 271250), (225810, 316050)].
[INFO CTS-0024]  Normalized sink region: [(11.8871, 19.375), (16.1293, 22.575)].
[INFO CTS-0025]     Width:  4.2421.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.1211 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.1211 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 26 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0605 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
 Out of 22 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223200, 245175), (257020, 273175)].
[INFO CTS-0024]  Normalized sink region: [(15.9429, 17.5125), (18.3586, 19.5125)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2079 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176460, 314825), (191280, 376425)].
[INFO CTS-0024]  Normalized sink region: [(12.6043, 22.4875), (13.6629, 26.8875)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219780, 242025), (254080, 270025)].
[INFO CTS-0024]  Normalized sink region: [(15.6986, 17.2875), (18.1486, 19.2875)].
[INFO CTS-0025]     Width:  2.4500.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2250 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176940, 267575), (191760, 289975)].
[INFO CTS-0024]  Normalized sink region: [(12.6386, 19.1125), (13.6971, 20.7125)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(154140, 230825), (179500, 298025)].
[INFO CTS-0024]  Normalized sink region: [(11.01, 16.4875), (12.8214, 21.2875)].
[INFO CTS-0025]     Width:  1.8114.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8114 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(151380, 228375), (173800, 298025)].
[INFO CTS-0024]  Normalized sink region: [(10.8129, 16.3125), (12.4143, 21.2875)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(227000, 314825), (250560, 373975)].
[INFO CTS-0024]  Normalized sink region: [(16.2143, 22.4875), (17.8971, 26.7125)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(225200, 309225), (249420, 370825)].
[INFO CTS-0024]  Normalized sink region: [(16.0857, 22.0875), (17.8157, 26.4875)].
[INFO CTS-0025]     Width:  1.7300.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7300 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222820, 306775), (255120, 359625)].
[INFO CTS-0024]  Normalized sink region: [(15.9157, 21.9125), (18.2229, 25.6875)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223200, 312375), (254360, 362775)].
[INFO CTS-0024]  Normalized sink region: [(15.9429, 22.3125), (18.1686, 25.9125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(157940, 239575), (173420, 286825)].
[INFO CTS-0024]  Normalized sink region: [(11.2814, 17.1125), (12.3871, 20.4875)].
[INFO CTS-0025]     Width:  1.1057.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1057 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(155280, 247625), (177220, 286825)].
[INFO CTS-0024]  Normalized sink region: [(11.0914, 17.6875), (12.6586, 20.4875)].
[INFO CTS-0025]     Width:  1.5671.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5671 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(162020, 309225), (177600, 357175)].
[INFO CTS-0024]  Normalized sink region: [(11.5729, 22.0875), (12.6857, 25.5125)].
[INFO CTS-0025]     Width:  1.1129.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1129 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(163160, 312375), (177980, 362775)].
[INFO CTS-0024]  Normalized sink region: [(11.6543, 22.3125), (12.7129, 25.9125)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(200780, 314825), (222160, 376425)].
[INFO CTS-0024]  Normalized sink region: [(14.3414, 22.4875), (15.8686, 26.8875)].
[INFO CTS-0025]     Width:  1.5271.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5271 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(202300, 317975), (221400, 373975)].
[INFO CTS-0024]  Normalized sink region: [(14.45, 22.7125), (15.8143, 26.7125)].
[INFO CTS-0025]     Width:  1.3643.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3643 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184540, 228375), (213800, 278775)].
[INFO CTS-0024]  Normalized sink region: [(13.1814, 16.3125), (15.2714, 19.9125)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(191660, 228375), (218260, 281225)].
[INFO CTS-0024]  Normalized sink region: [(13.69, 16.3125), (15.59, 20.0875)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(183680, 239575), (217880, 281225)].
[INFO CTS-0024]  Normalized sink region: [(13.12, 17.1125), (15.5629, 20.0875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(185960, 245175), (211420, 284375)].
[INFO CTS-0024]  Normalized sink region: [(13.2829, 17.5125), (15.1014, 20.3125)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206480, 314825), (239640, 362775)].
[INFO CTS-0024]  Normalized sink region: [(14.7486, 22.4875), (17.1171, 25.9125)].
[INFO CTS-0025]     Width:  2.3686.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3686 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208380, 312375), (240680, 365225)].
[INFO CTS-0024]  Normalized sink region: [(14.8843, 22.3125), (17.1914, 26.0875)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(182920, 312375), (197360, 376425)].
[INFO CTS-0024]  Normalized sink region: [(13.0657, 22.3125), (14.0971, 26.8875)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181500, 314825), (197740, 368375)].
[INFO CTS-0024]  Normalized sink region: [(12.9643, 22.4875), (14.1243, 26.3125)].
[INFO CTS-0025]     Width:  1.1600.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1600 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(220640, 236425), (263100, 264425)].
[INFO CTS-0024]  Normalized sink region: [(15.76, 16.8875), (18.7929, 18.8875)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5164 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221680, 233975), (263480, 267575)].
[INFO CTS-0024]  Normalized sink region: [(15.8343, 16.7125), (18.82, 19.1125)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(155180, 306775), (168480, 373975)].
[INFO CTS-0024]  Normalized sink region: [(11.0843, 21.9125), (12.0343, 26.7125)].
[INFO CTS-0025]     Width:  0.9500.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(155180, 306775), (168860, 368375)].
[INFO CTS-0024]  Normalized sink region: [(11.0843, 21.9125), (12.0614, 26.3125)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223200, 289975), (266520, 303625)].
[INFO CTS-0024]  Normalized sink region: [(15.9429, 20.7125), (19.0371, 21.6875)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224340, 289975), (266520, 303625)].
[INFO CTS-0024]  Normalized sink region: [(16.0243, 20.7125), (19.0371, 21.6875)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(220540, 270025), (265760, 286825)].
[INFO CTS-0024]  Normalized sink region: [(15.7529, 19.2875), (18.9829, 20.4875)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(226240, 270025), (270420, 286825)].
[INFO CTS-0024]  Normalized sink region: [(16.16, 19.2875), (19.3157, 20.4875)].
[INFO CTS-0025]     Width:  3.1557.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5779 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62680, 243250), (122830, 316050)].
[INFO CTS-0024]  Normalized sink region: [(4.47714, 17.375), (8.77357, 22.575)].
[INFO CTS-0025]     Width:  4.2964.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 4.2964 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 7 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 2.1482 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 26 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1482 X 1.3000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 11 sinks, 1 sinks closer to other cluster.
 Out of 16 sinks, 3 sinks closer to other cluster.
 Out of 22 sinks, 4 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(100940, 245175), (138840, 292425)].
[INFO CTS-0024]  Normalized sink region: [(7.21, 17.5125), (9.91714, 20.8875)].
[INFO CTS-0025]     Width:  2.7071.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7071 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62460, 309225), (70060, 368375)].
[INFO CTS-0024]  Normalized sink region: [(4.46143, 22.0875), (5.00429, 26.3125)].
[INFO CTS-0025]     Width:  0.5429.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.5429 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(105020, 242025), (139600, 295575)].
[INFO CTS-0024]  Normalized sink region: [(7.50143, 17.2875), (9.97143, 21.1125)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(95140, 267575), (126400, 286825)].
[INFO CTS-0024]  Normalized sink region: [(6.79571, 19.1125), (9.02857, 20.4875)].
[INFO CTS-0025]     Width:  2.2329.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1164 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(84500, 225225), (93240, 284375)].
[INFO CTS-0024]  Normalized sink region: [(6.03571, 16.0875), (6.66, 20.3125)].
[INFO CTS-0025]     Width:  0.6243.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6243 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(81460, 217175), (93240, 275625)].
[INFO CTS-0024]  Normalized sink region: [(5.81857, 15.5125), (6.66, 19.6875)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(126300, 306775), (140360, 368375)].
[INFO CTS-0024]  Normalized sink region: [(9.02143, 21.9125), (10.0257, 26.3125)].
[INFO CTS-0025]     Width:  1.0043.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(127060, 309225), (142260, 376425)].
[INFO CTS-0024]  Normalized sink region: [(9.07571, 22.0875), (10.1614, 26.8875)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(122120, 309225), (146440, 365225)].
[INFO CTS-0024]  Normalized sink region: [(8.72286, 22.0875), (10.46, 26.0875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(118320, 309225), (149480, 370825)].
[INFO CTS-0024]  Normalized sink region: [(8.45143, 22.0875), (10.6771, 26.4875)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(70160, 217175), (80040, 278775)].
[INFO CTS-0024]  Normalized sink region: [(5.01143, 15.5125), (5.71714, 19.9125)].
[INFO CTS-0025]     Width:  0.7057.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7057 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(68640, 225225), (77760, 281225)].
[INFO CTS-0024]  Normalized sink region: [(4.90286, 16.0875), (5.55429, 20.0875)].
[INFO CTS-0025]     Width:  0.6514.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6514 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(84880, 317975), (96660, 376425)].
[INFO CTS-0024]  Normalized sink region: [(6.06286, 22.7125), (6.90429, 26.8875)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(88300, 314825), (99320, 368375)].
[INFO CTS-0024]  Normalized sink region: [(6.30714, 22.4875), (7.09429, 26.3125)].
[INFO CTS-0025]     Width:  0.7871.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7871 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(100840, 312375), (116900, 370825)].
[INFO CTS-0024]  Normalized sink region: [(7.20286, 22.3125), (8.35, 26.4875)].
[INFO CTS-0025]     Width:  1.1471.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1471 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(102360, 314825), (118420, 365225)].
[INFO CTS-0024]  Normalized sink region: [(7.31143, 22.4875), (8.45857, 26.0875)].
[INFO CTS-0025]     Width:  1.1471.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1471 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(42040, 219625), (67120, 286825)].
[INFO CTS-0024]  Normalized sink region: [(3.00286, 15.6875), (4.79429, 20.4875)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(47260, 217175), (66740, 284375)].
[INFO CTS-0024]  Normalized sink region: [(3.37571, 15.5125), (4.76714, 20.3125)].
[INFO CTS-0025]     Width:  1.3914.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3914 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(40420, 230825), (65980, 275625)].
[INFO CTS-0024]  Normalized sink region: [(2.88714, 16.4875), (4.71286, 19.6875)].
[INFO CTS-0025]     Width:  1.8257.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8257 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(35100, 230825), (68160, 275625)].
[INFO CTS-0024]  Normalized sink region: [(2.50714, 16.4875), (4.86857, 19.6875)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(100560, 314825), (121840, 382025)].
[INFO CTS-0024]  Normalized sink region: [(7.18286, 22.4875), (8.70286, 27.2875)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(102740, 314825), (126680, 379575)].
[INFO CTS-0024]  Normalized sink region: [(7.33857, 22.4875), (9.04857, 27.1125)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(56380, 312375), (66260, 382025)].
[INFO CTS-0024]  Normalized sink region: [(4.02714, 22.3125), (4.73286, 27.2875)].
[INFO CTS-0025]     Width:  0.7057.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7057 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(54480, 314825), (66260, 379575)].
[INFO CTS-0024]  Normalized sink region: [(3.89143, 22.4875), (4.73286, 27.1125)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(109200, 253225), (144160, 301175)].
[INFO CTS-0024]  Normalized sink region: [(7.8, 18.0875), (10.2971, 21.5125)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(108440, 253225), (148340, 301175)].
[INFO CTS-0024]  Normalized sink region: [(7.74571, 18.0875), (10.5957, 21.5125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8500 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(73480, 312375), (85640, 379575)].
[INFO CTS-0024]  Normalized sink region: [(5.24857, 22.3125), (6.11714, 27.1125)].
[INFO CTS-0025]     Width:  0.8686.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8686 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(73480, 314825), (83360, 368375)].
[INFO CTS-0024]  Normalized sink region: [(5.24857, 22.4875), (5.95429, 26.3125)].
[INFO CTS-0025]     Width:  0.7057.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7057 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(96760, 214025), (147580, 242025)].
[INFO CTS-0024]  Normalized sink region: [(6.91143, 15.2875), (10.5414, 17.2875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(96760, 211575), (142260, 242025)].
[INFO CTS-0024]  Normalized sink region: [(6.91143, 15.1125), (10.1614, 17.2875)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(101600, 208425), (134380, 239575)].
[INFO CTS-0024]  Normalized sink region: [(7.25714, 14.8875), (9.59857, 17.1125)].
[INFO CTS-0025]     Width:  2.3414.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1707 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(105020, 208425), (136560, 239575)].
[INFO CTS-0024]  Normalized sink region: [(7.50143, 14.8875), (9.75429, 17.1125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1264 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(185040, 128800), (218590, 184800)].
[INFO CTS-0024]  Normalized sink region: [(13.2171, 9.2), (15.6136, 13.2)].
[INFO CTS-0025]     Width:  2.3964.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.3964 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.1982 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 34 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1982 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 17 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222060, 133175), (267280, 146825)].
[INFO CTS-0024]  Normalized sink region: [(15.8614, 9.5125), (19.0914, 10.4875)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(142740, 105175), (182920, 127575)].
[INFO CTS-0024]  Normalized sink region: [(10.1957, 7.5125), (13.0657, 9.1125)].
[INFO CTS-0025]     Width:  2.8700.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4350 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221680, 135625), (261680, 149975)].
[INFO CTS-0024]  Normalized sink region: [(15.8343, 9.6875), (18.6914, 10.7125)].
[INFO CTS-0025]     Width:  2.8571.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4286 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(152900, 166775), (188240, 174825)].
[INFO CTS-0024]  Normalized sink region: [(10.9214, 11.9125), (13.4457, 12.4875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 0.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2621 X 0.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(200400, 79625), (213700, 130025)].
[INFO CTS-0024]  Normalized sink region: [(14.3143, 5.6875), (15.2643, 9.2875)].
[INFO CTS-0025]     Width:  0.9500.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(199740, 79625), (211900, 127575)].
[INFO CTS-0024]  Normalized sink region: [(14.2671, 5.6875), (15.1357, 9.1125)].
[INFO CTS-0025]     Width:  0.8686.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8686 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(148820, 180425), (182160, 217175)].
[INFO CTS-0024]  Normalized sink region: [(10.63, 12.8875), (13.0114, 15.5125)].
[INFO CTS-0025]     Width:  2.3814.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3814 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(147680, 180425), (180360, 214025)].
[INFO CTS-0024]  Normalized sink region: [(10.5486, 12.8875), (12.8829, 15.2875)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(157840, 183575), (184060, 225225)].
[INFO CTS-0024]  Normalized sink region: [(11.2743, 13.1125), (13.1471, 16.0875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(157080, 183575), (181500, 222775)].
[INFO CTS-0024]  Normalized sink region: [(11.22, 13.1125), (12.9643, 15.9125)].
[INFO CTS-0025]     Width:  1.7443.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7443 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(185960, 79625), (195460, 130025)].
[INFO CTS-0024]  Normalized sink region: [(13.2829, 5.6875), (13.9614, 9.2875)].
[INFO CTS-0025]     Width:  0.6786.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6786 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184540, 85225), (197080, 133175)].
[INFO CTS-0024]  Normalized sink region: [(13.1814, 6.0875), (14.0771, 9.5125)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(147200, 149975), (189000, 163625)].
[INFO CTS-0024]  Normalized sink region: [(10.5143, 10.7125), (13.5, 11.6875)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(140840, 146825), (185960, 161175)].
[INFO CTS-0024]  Normalized sink region: [(10.06, 10.4875), (13.2829, 11.5125)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6114 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187100, 183575), (206480, 214025)].
[INFO CTS-0024]  Normalized sink region: [(13.3643, 13.1125), (14.7486, 15.2875)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184440, 183575), (203920, 222775)].
[INFO CTS-0024]  Normalized sink region: [(13.1743, 13.1125), (14.5657, 15.9125)].
[INFO CTS-0025]     Width:  1.3914.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3914 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(228620, 90825), (247140, 130025)].
[INFO CTS-0024]  Normalized sink region: [(16.33, 6.4875), (17.6529, 9.2875)].
[INFO CTS-0025]     Width:  1.3229.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3229 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233460, 88375), (248760, 133175)].
[INFO CTS-0024]  Normalized sink region: [(16.6757, 6.3125), (17.7686, 9.5125)].
[INFO CTS-0025]     Width:  1.0929.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0929 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(216360, 88375), (233080, 130025)].
[INFO CTS-0024]  Normalized sink region: [(15.4543, 6.3125), (16.6486, 9.2875)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219020, 79625), (230040, 135625)].
[INFO CTS-0024]  Normalized sink region: [(15.6443, 5.6875), (16.4314, 9.6875)].
[INFO CTS-0025]     Width:  0.7871.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7871 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(209900, 183575), (220540, 222775)].
[INFO CTS-0024]  Normalized sink region: [(14.9929, 13.1125), (15.7529, 15.9125)].
[INFO CTS-0025]     Width:  0.7600.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7600 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206100, 186025), (226240, 222775)].
[INFO CTS-0024]  Normalized sink region: [(14.7214, 13.2875), (16.16, 15.9125)].
[INFO CTS-0025]     Width:  1.4386.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(148340, 96425), (180260, 127575)].
[INFO CTS-0024]  Normalized sink region: [(10.5957, 6.8875), (12.8757, 9.1125)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(147580, 99575), (178080, 124425)].
[INFO CTS-0024]  Normalized sink region: [(10.5414, 7.1125), (12.72, 8.8875)].
[INFO CTS-0025]     Width:  2.1786.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0893 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221020, 149975), (268800, 166775)].
[INFO CTS-0024]  Normalized sink region: [(15.7871, 10.7125), (19.2, 11.9125)].
[INFO CTS-0025]     Width:  3.4129.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7064 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(226720, 152425), (267000, 166775)].
[INFO CTS-0024]  Normalized sink region: [(16.1943, 10.8875), (19.0714, 11.9125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(140080, 130025), (183400, 144375)].
[INFO CTS-0024]  Normalized sink region: [(10.0057, 9.2875), (13.1, 10.3125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(147960, 130025), (188620, 146825)].
[INFO CTS-0024]  Normalized sink region: [(10.5686, 9.2875), (13.4729, 10.4875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222060, 183575), (258540, 205975)].
[INFO CTS-0024]  Normalized sink region: [(15.8614, 13.1125), (18.4671, 14.7125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221680, 186025), (265380, 205975)].
[INFO CTS-0024]  Normalized sink region: [(15.8343, 13.2875), (18.9557, 14.7125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(218740, 172375), (267380, 183575)].
[INFO CTS-0024]  Normalized sink region: [(15.6243, 12.3125), (19.0986, 13.1125)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223580, 174825), (266900, 186025)].
[INFO CTS-0024]  Normalized sink region: [(15.97, 12.4875), (19.0643, 13.2875)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(41400, 134400), (120550, 170450)].
[INFO CTS-0024]  Normalized sink region: [(2.95714, 9.6), (8.61071, 12.175)].
[INFO CTS-0025]     Width:  5.6536.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.8268 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 4 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.8268 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4134 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 22 sinks, 1 sinks closer to other cluster.
 Out of 15 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(81940, 79625), (96760, 133175)].
[INFO CTS-0024]  Normalized sink region: [(5.85286, 5.6875), (6.91143, 9.5125)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(8120, 146825), (43840, 174825)].
[INFO CTS-0024]  Normalized sink region: [(0.58, 10.4875), (3.13143, 12.4875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(83460, 88375), (96000, 135625)].
[INFO CTS-0024]  Normalized sink region: [(5.96143, 6.3125), (6.85714, 9.6875)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(85640, 158025), (97040, 191625)].
[INFO CTS-0024]  Normalized sink region: [(6.11714, 11.2875), (6.93143, 13.6875)].
[INFO CTS-0025]     Width:  0.8143.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8143 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(58660, 79625), (75000, 133175)].
[INFO CTS-0024]  Normalized sink region: [(4.19, 5.6875), (5.35714, 9.5125)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(57520, 79625), (73200, 133175)].
[INFO CTS-0024]  Normalized sink region: [(4.10857, 5.6875), (5.22857, 9.5125)].
[INFO CTS-0025]     Width:  1.1200.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1200 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(101220, 158025), (116040, 202825)].
[INFO CTS-0024]  Normalized sink region: [(7.23, 11.2875), (8.28857, 14.4875)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(103500, 152425), (118700, 200375)].
[INFO CTS-0024]  Normalized sink region: [(7.39286, 10.8875), (8.47857, 14.3125)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120980, 149975), (133520, 197225)].
[INFO CTS-0024]  Normalized sink region: [(8.64143, 10.7125), (9.53714, 14.0875)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120600, 149975), (133140, 202825)].
[INFO CTS-0024]  Normalized sink region: [(8.61429, 10.7125), (9.51, 14.4875)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(49920, 88375), (79560, 135625)].
[INFO CTS-0024]  Normalized sink region: [(3.56571, 6.3125), (5.68286, 9.6875)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(49920, 88375), (77660, 130025)].
[INFO CTS-0024]  Normalized sink region: [(3.56571, 6.3125), (5.54714, 9.2875)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(20280, 174825), (50400, 202825)].
[INFO CTS-0024]  Normalized sink region: [(1.44857, 12.4875), (3.6, 14.4875)].
[INFO CTS-0025]     Width:  2.1514.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0757 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(16480, 172375), (52580, 202825)].
[INFO CTS-0024]  Normalized sink region: [(1.17714, 12.3125), (3.75571, 14.4875)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2893 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(57140, 161175), (89820, 211575)].
[INFO CTS-0024]  Normalized sink region: [(4.08143, 11.5125), (6.41571, 15.1125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(54960, 161175), (84500, 211575)].
[INFO CTS-0024]  Normalized sink region: [(3.92571, 11.5125), (6.03571, 15.1125)].
[INFO CTS-0025]     Width:  2.1100.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1100 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(22560, 82775), (42800, 133175)].
[INFO CTS-0024]  Normalized sink region: [(1.61143, 5.9125), (3.05714, 9.5125)].
[INFO CTS-0025]     Width:  1.4457.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4457 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(25600, 82775), (49920, 130025)].
[INFO CTS-0024]  Normalized sink region: [(1.82857, 5.9125), (3.56571, 9.2875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(18380, 90825), (45840, 130025)].
[INFO CTS-0024]  Normalized sink region: [(1.31286, 6.4875), (3.27429, 9.2875)].
[INFO CTS-0025]     Width:  1.9614.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9614 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(17720, 96425), (45740, 133175)].
[INFO CTS-0024]  Normalized sink region: [(1.26571, 6.8875), (3.26714, 9.5125)].
[INFO CTS-0025]     Width:  2.0014.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0014 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(58760, 155575), (82320, 200375)].
[INFO CTS-0024]  Normalized sink region: [(4.19714, 11.1125), (5.88, 14.3125)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(65880, 155575), (84880, 200375)].
[INFO CTS-0024]  Normalized sink region: [(4.70571, 11.1125), (6.06286, 14.3125)].
[INFO CTS-0025]     Width:  1.3571.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(15340, 138775), (51440, 163625)].
[INFO CTS-0024]  Normalized sink region: [(1.09571, 9.9125), (3.67429, 11.6875)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2893 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(11920, 141225), (49640, 163625)].
[INFO CTS-0024]  Normalized sink region: [(0.851429, 10.0875), (3.54571, 11.6875)].
[INFO CTS-0025]     Width:  2.6943.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3471 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(92860, 77175), (110340, 135625)].
[INFO CTS-0024]  Normalized sink region: [(6.63286, 5.5125), (7.88143, 9.6875)].
[INFO CTS-0025]     Width:  1.2486.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(96280, 79625), (107300, 138775)].
[INFO CTS-0024]  Normalized sink region: [(6.87714, 5.6875), (7.66429, 9.9125)].
[INFO CTS-0025]     Width:  0.7871.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7871 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(13540, 174825), (49920, 211575)].
[INFO CTS-0024]  Normalized sink region: [(0.967143, 12.4875), (3.56571, 15.1125)].
[INFO CTS-0025]     Width:  2.5986.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5986 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(10400, 172375), (53720, 214025)].
[INFO CTS-0024]  Normalized sink region: [(0.742857, 12.3125), (3.83714, 15.2875)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(124400, 82775), (138080, 138775)].
[INFO CTS-0024]  Normalized sink region: [(8.88571, 5.9125), (9.86286, 9.9125)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(124400, 85225), (144920, 141225)].
[INFO CTS-0024]  Normalized sink region: [(8.88571, 6.0875), (10.3514, 10.0875)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114900, 79625), (125260, 133175)].
[INFO CTS-0024]  Normalized sink region: [(8.20714, 5.6875), (8.94714, 9.5125)].
[INFO CTS-0025]     Width:  0.7400.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7400 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(113100, 79625), (129720, 133175)].
[INFO CTS-0024]  Normalized sink region: [(8.07857, 5.6875), (9.26571, 9.5125)].
[INFO CTS-0025]     Width:  1.1871.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1871 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[1\].encoder_unit/threshold_memory/_040_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(8720, 243005), (42920, 299005)].
[INFO CTS-0024]  Normalized sink region: [(0.622857, 17.3575), (3.06571, 21.3575)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(571120, 97650), (643050, 148050)].
[INFO CTS-0024]  Normalized sink region: [(40.7943, 6.975), (45.9321, 10.575)].
[INFO CTS-0025]     Width:  5.1379.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.5689 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.5689 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 32 sinks, 5 sinks closer to other cluster.
 Out of 32 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2845 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 19 sinks, 1 sinks closer to other cluster.
 Out of 19 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(611660, 43575), (634740, 93975)].
[INFO CTS-0024]  Normalized sink region: [(43.69, 3.1125), (45.3386, 6.7125)].
[INFO CTS-0025]     Width:  1.6486.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6486 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(553420, 110775), (584300, 135625)].
[INFO CTS-0024]  Normalized sink region: [(39.53, 7.9125), (41.7357, 9.6875)].
[INFO CTS-0025]     Width:  2.2057.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1029 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(610420, 43575), (631700, 90825)].
[INFO CTS-0024]  Normalized sink region: [(43.6014, 3.1125), (45.1214, 6.4875)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(586480, 121975), (604720, 144375)].
[INFO CTS-0024]  Normalized sink region: [(41.8914, 8.7125), (43.1943, 10.3125)].
[INFO CTS-0025]     Width:  1.3029.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(554940, 43575), (573660, 93975)].
[INFO CTS-0024]  Normalized sink region: [(39.6386, 3.1125), (40.9757, 6.7125)].
[INFO CTS-0025]     Width:  1.3371.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3371 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(556840, 43575), (575460, 99575)].
[INFO CTS-0024]  Normalized sink region: [(39.7743, 3.1125), (41.1043, 7.1125)].
[INFO CTS-0025]     Width:  1.3300.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(631700, 124425), (675120, 146825)].
[INFO CTS-0024]  Normalized sink region: [(45.1214, 8.8875), (48.2229, 10.4875)].
[INFO CTS-0025]     Width:  3.1014.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5507 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(635880, 121975), (683760, 144375)].
[INFO CTS-0024]  Normalized sink region: [(45.42, 8.7125), (48.84, 10.3125)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(642720, 107625), (676260, 121975)].
[INFO CTS-0024]  Normalized sink region: [(45.9086, 7.6875), (48.3043, 8.7125)].
[INFO CTS-0025]     Width:  2.3957.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1979 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(638920, 107625), (685280, 124425)].
[INFO CTS-0024]  Normalized sink region: [(45.6371, 7.6875), (48.9486, 8.8875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(548100, 54775), (573660, 99575)].
[INFO CTS-0024]  Normalized sink region: [(39.15, 3.9125), (40.9757, 7.1125)].
[INFO CTS-0025]     Width:  1.8257.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8257 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(546300, 51625), (568620, 96425)].
[INFO CTS-0024]  Normalized sink region: [(39.0214, 3.6875), (40.6157, 6.8875)].
[INFO CTS-0025]     Width:  1.5943.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5943 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(559120, 144375), (596740, 166775)].
[INFO CTS-0024]  Normalized sink region: [(39.9371, 10.3125), (42.6243, 11.9125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3436 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(561780, 141225), (592940, 172375)].
[INFO CTS-0024]  Normalized sink region: [(40.1271, 10.0875), (42.3529, 12.3125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1129 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(609660, 149975), (651560, 163625)].
[INFO CTS-0024]  Normalized sink region: [(43.5471, 10.7125), (46.54, 11.6875)].
[INFO CTS-0025]     Width:  2.9929.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4964 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(608900, 146825), (658300, 161175)].
[INFO CTS-0024]  Normalized sink region: [(43.4929, 10.4875), (47.0214, 11.5125)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(591520, 43575), (605100, 93975)].
[INFO CTS-0024]  Normalized sink region: [(42.2514, 3.1125), (43.2214, 6.7125)].
[INFO CTS-0025]     Width:  0.9700.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9700 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(593320, 46025), (608520, 93975)].
[INFO CTS-0024]  Normalized sink region: [(42.38, 3.2875), (43.4657, 6.7125)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(577740, 43575), (592180, 99575)].
[INFO CTS-0024]  Normalized sink region: [(41.2671, 3.1125), (42.2986, 7.1125)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(575840, 54775), (593040, 96425)].
[INFO CTS-0024]  Normalized sink region: [(41.1314, 3.9125), (42.36, 6.8875)].
[INFO CTS-0025]     Width:  1.2286.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2286 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(613460, 130025), (647000, 146825)].
[INFO CTS-0024]  Normalized sink region: [(43.8186, 9.2875), (46.2143, 10.4875)].
[INFO CTS-0025]     Width:  2.3957.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1979 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(615740, 127575), (651460, 146825)].
[INFO CTS-0024]  Normalized sink region: [(43.9814, 9.1125), (46.5329, 10.4875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(545920, 105175), (577740, 133175)].
[INFO CTS-0024]  Normalized sink region: [(38.9943, 7.5125), (41.2671, 9.5125)].
[INFO CTS-0025]     Width:  2.2729.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1364 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(543260, 105175), (575460, 135625)].
[INFO CTS-0024]  Normalized sink region: [(38.8043, 7.5125), (41.1043, 9.6875)].
[INFO CTS-0025]     Width:  2.3000.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1500 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(616880, 57225), (636640, 102025)].
[INFO CTS-0024]  Normalized sink region: [(44.0629, 4.0875), (45.4743, 7.2875)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(616880, 54775), (640060, 102025)].
[INFO CTS-0024]  Normalized sink region: [(44.0629, 3.9125), (45.7186, 7.2875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550760, 146825), (592560, 180425)].
[INFO CTS-0024]  Normalized sink region: [(39.34, 10.4875), (42.3257, 12.8875)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(549340, 146825), (591040, 177975)].
[INFO CTS-0024]  Normalized sink region: [(39.2386, 10.4875), (42.2171, 12.7125)].
[INFO CTS-0025]     Width:  2.9786.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4893 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(642060, 62825), (670840, 102025)].
[INFO CTS-0024]  Normalized sink region: [(45.8614, 4.4875), (47.9171, 7.2875)].
[INFO CTS-0025]     Width:  2.0557.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0557 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(644240, 60375), (673120, 99575)].
[INFO CTS-0024]  Normalized sink region: [(46.0171, 4.3125), (48.08, 7.1125)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(643860, 49175), (663620, 102025)].
[INFO CTS-0024]  Normalized sink region: [(45.99, 3.5125), (47.4014, 7.2875)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(643100, 54775), (667800, 105175)].
[INFO CTS-0024]  Normalized sink region: [(45.9357, 3.9125), (47.7, 7.5125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(465480, 95200), (524870, 164850)].
[INFO CTS-0024]  Normalized sink region: [(33.2486, 6.8), (37.4907, 11.775)].
[INFO CTS-0025]     Width:  4.2421.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 4.2421 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 2.1211 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 27 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1211 X 1.2437
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 5 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(481220, 51625), (493000, 102025)].
[INFO CTS-0024]  Normalized sink region: [(34.3729, 3.6875), (35.2143, 7.2875)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(435620, 133175), (466400, 155575)].
[INFO CTS-0024]  Normalized sink region: [(31.1157, 9.5125), (33.3143, 11.1125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0993 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480180, 57225), (493380, 96425)].
[INFO CTS-0024]  Normalized sink region: [(34.2986, 4.0875), (35.2414, 6.8875)].
[INFO CTS-0025]     Width:  0.9429.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9429 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(494520, 124425), (512760, 152425)].
[INFO CTS-0024]  Normalized sink region: [(35.3229, 8.8875), (36.6257, 10.8875)].
[INFO CTS-0025]     Width:  1.3029.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426880, 93975), (476280, 110775)].
[INFO CTS-0024]  Normalized sink region: [(30.4914, 6.7125), (34.02, 7.9125)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(424320, 90825), (468300, 110775)].
[INFO CTS-0024]  Normalized sink region: [(30.3086, 6.4875), (33.45, 7.9125)].
[INFO CTS-0025]     Width:  3.1414.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5707 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(515420, 121975), (527200, 172375)].
[INFO CTS-0024]  Normalized sink region: [(36.8157, 8.7125), (37.6571, 12.3125)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(515040, 118825), (529860, 180425)].
[INFO CTS-0024]  Normalized sink region: [(36.7886, 8.4875), (37.8471, 12.8875)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(528060, 113225), (545060, 180425)].
[INFO CTS-0024]  Normalized sink region: [(37.7186, 8.0875), (38.9329, 12.8875)].
[INFO CTS-0025]     Width:  1.2143.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2143 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(529860, 116375), (540880, 172375)].
[INFO CTS-0024]  Normalized sink region: [(37.8471, 8.3125), (38.6343, 12.3125)].
[INFO CTS-0025]     Width:  0.7871.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7871 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(432200, 110775), (472480, 124425)].
[INFO CTS-0024]  Normalized sink region: [(30.8714, 7.9125), (33.7486, 8.8875)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426220, 113225), (466780, 127575)].
[INFO CTS-0024]  Normalized sink region: [(30.4443, 8.0875), (33.3414, 9.1125)].
[INFO CTS-0025]     Width:  2.8971.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4486 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(435240, 158025), (473620, 194775)].
[INFO CTS-0024]  Normalized sink region: [(31.0886, 11.2875), (33.83, 13.9125)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3707 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436000, 161175), (470680, 194775)].
[INFO CTS-0024]  Normalized sink region: [(31.1429, 11.5125), (33.62, 13.9125)].
[INFO CTS-0025]     Width:  2.4771.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2386 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477420, 135625), (490720, 191625)].
[INFO CTS-0024]  Normalized sink region: [(34.1014, 9.6875), (35.0514, 13.6875)].
[INFO CTS-0025]     Width:  0.9500.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(476380, 138775), (488920, 177975)].
[INFO CTS-0024]  Normalized sink region: [(34.0271, 9.9125), (34.9229, 12.7125)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(434480, 60375), (476280, 90825)].
[INFO CTS-0024]  Normalized sink region: [(31.0343, 4.3125), (34.02, 6.4875)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(435620, 57225), (478280, 90825)].
[INFO CTS-0024]  Normalized sink region: [(31.1157, 4.0875), (34.1629, 6.4875)].
[INFO CTS-0025]     Width:  3.0471.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5236 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(427740, 65975), (471060, 88375)].
[INFO CTS-0024]  Normalized sink region: [(30.5529, 4.7125), (33.6471, 6.3125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(424220, 68425), (470680, 93975)].
[INFO CTS-0024]  Normalized sink region: [(30.3014, 4.8875), (33.62, 6.7125)].
[INFO CTS-0025]     Width:  3.3186.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6593 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(489960, 133175), (511620, 186025)].
[INFO CTS-0024]  Normalized sink region: [(34.9971, 9.5125), (36.5443, 13.2875)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(492620, 133175), (510960, 177975)].
[INFO CTS-0024]  Normalized sink region: [(35.1871, 9.5125), (36.4971, 12.7125)].
[INFO CTS-0025]     Width:  1.3100.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3100 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(427640, 130025), (473240, 158025)].
[INFO CTS-0024]  Normalized sink region: [(30.5457, 9.2875), (33.8029, 11.2875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(427360, 130025), (468300, 158025)].
[INFO CTS-0024]  Normalized sink region: [(30.5257, 9.2875), (33.45, 11.2875)].
[INFO CTS-0025]     Width:  2.9243.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4621 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(496800, 46025), (508960, 99575)].
[INFO CTS-0024]  Normalized sink region: [(35.4857, 3.2875), (36.3543, 7.1125)].
[INFO CTS-0025]     Width:  0.8686.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8686 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(496040, 54775), (510580, 99575)].
[INFO CTS-0024]  Normalized sink region: [(35.4314, 3.9125), (36.47, 7.1125)].
[INFO CTS-0025]     Width:  1.0386.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0386 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(427360, 161175), (473620, 186025)].
[INFO CTS-0024]  Normalized sink region: [(30.5257, 11.5125), (33.83, 13.2875)].
[INFO CTS-0025]     Width:  3.3043.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6521 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426600, 163625), (467160, 186025)].
[INFO CTS-0024]  Normalized sink region: [(30.4714, 11.6875), (33.3686, 13.2875)].
[INFO CTS-0025]     Width:  2.8971.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4486 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(517320, 65975), (540500, 93975)].
[INFO CTS-0024]  Normalized sink region: [(36.9514, 4.7125), (38.6071, 6.7125)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(516560, 62825), (542020, 96425)].
[INFO CTS-0024]  Normalized sink region: [(36.8971, 4.4875), (38.7157, 6.8875)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(514280, 51625), (538700, 105175)].
[INFO CTS-0024]  Normalized sink region: [(36.7343, 3.6875), (38.4786, 7.5125)].
[INFO CTS-0025]     Width:  1.7443.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7443 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(519220, 49175), (542400, 107625)].
[INFO CTS-0024]  Normalized sink region: [(37.0871, 3.5125), (38.7429, 7.6875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(589850, 192850), (644950, 268800)].
[INFO CTS-0024]  Normalized sink region: [(42.1321, 13.775), (46.0679, 19.2)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 5.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 3.9357 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.9679 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 28 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9679 X 1.3563
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 12 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(634840, 197225), (680340, 228375)].
[INFO CTS-0024]  Normalized sink region: [(45.3457, 14.0875), (48.5957, 16.3125)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(583820, 267575), (597120, 301175)].
[INFO CTS-0024]  Normalized sink region: [(41.7014, 19.1125), (42.6514, 21.5125)].
[INFO CTS-0025]     Width:  0.9500.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(638160, 194775), (680720, 228375)].
[INFO CTS-0024]  Normalized sink region: [(45.5829, 13.9125), (48.6229, 16.3125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601300, 242025), (618020, 261975)].
[INFO CTS-0024]  Normalized sink region: [(42.95, 17.2875), (44.1443, 18.7125)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 0.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(620680, 180425), (632080, 219625)].
[INFO CTS-0024]  Normalized sink region: [(44.3343, 12.8875), (45.1486, 15.6875)].
[INFO CTS-0025]     Width:  0.8143.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8143 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(620300, 169225), (630180, 225225)].
[INFO CTS-0024]  Normalized sink region: [(44.3071, 12.0875), (45.0129, 16.0875)].
[INFO CTS-0025]     Width:  0.7057.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7057 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(635500, 236425), (676540, 261975)].
[INFO CTS-0024]  Normalized sink region: [(45.3929, 16.8875), (48.3243, 18.7125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(641200, 239575), (684140, 264425)].
[INFO CTS-0024]  Normalized sink region: [(45.8, 17.1125), (48.8671, 18.8875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(645000, 230825), (690600, 256375)].
[INFO CTS-0024]  Normalized sink region: [(46.0714, 16.4875), (49.3286, 18.3125)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(643580, 228375), (689080, 250775)].
[INFO CTS-0024]  Normalized sink region: [(45.97, 16.3125), (49.22, 17.9125)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(603960, 166775), (616500, 222775)].
[INFO CTS-0024]  Normalized sink region: [(43.14, 11.9125), (44.0357, 15.9125)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(600160, 174825), (616880, 222775)].
[INFO CTS-0024]  Normalized sink region: [(42.8686, 12.4875), (44.0629, 15.9125)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(629800, 270025), (636260, 312375)].
[INFO CTS-0024]  Normalized sink region: [(44.9857, 19.2875), (45.4471, 22.3125)].
[INFO CTS-0025]     Width:  0.4614.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.4614 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(622200, 270025), (630940, 317975)].
[INFO CTS-0024]  Normalized sink region: [(44.4429, 19.2875), (45.0671, 22.7125)].
[INFO CTS-0025]     Width:  0.6243.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6243 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(639300, 267575), (676640, 301175)].
[INFO CTS-0024]  Normalized sink region: [(45.6643, 19.1125), (48.3314, 21.5125)].
[INFO CTS-0025]     Width:  2.6671.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3336 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(641300, 270025), (678060, 298025)].
[INFO CTS-0024]  Normalized sink region: [(45.8071, 19.2875), (48.4329, 21.2875)].
[INFO CTS-0025]     Width:  2.6257.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3129 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(579260, 183575), (598260, 228375)].
[INFO CTS-0024]  Normalized sink region: [(41.3757, 13.1125), (42.7329, 16.3125)].
[INFO CTS-0025]     Width:  1.3571.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(580780, 191625), (605480, 228375)].
[INFO CTS-0024]  Normalized sink region: [(41.4843, 13.6875), (43.2486, 16.3125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(571000, 191625), (594180, 233975)].
[INFO CTS-0024]  Normalized sink region: [(40.7857, 13.6875), (42.4414, 16.7125)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(569480, 183575), (592940, 236425)].
[INFO CTS-0024]  Normalized sink region: [(40.6771, 13.1125), (42.3529, 16.8875)].
[INFO CTS-0025]     Width:  1.6757.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6757 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(637400, 264425), (687180, 289975)].
[INFO CTS-0024]  Normalized sink region: [(45.5286, 18.8875), (49.0843, 20.7125)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(640820, 267575), (689460, 289975)].
[INFO CTS-0024]  Normalized sink region: [(45.7729, 19.1125), (49.2471, 20.7125)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(573560, 270025), (599400, 312375)].
[INFO CTS-0024]  Normalized sink region: [(40.9686, 19.2875), (42.8143, 22.3125)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(573560, 264425), (594460, 314825)].
[INFO CTS-0024]  Normalized sink region: [(40.9686, 18.8875), (42.4614, 22.4875)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(643480, 200375), (690600, 222775)].
[INFO CTS-0024]  Normalized sink region: [(45.9629, 14.3125), (49.3286, 15.9125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(643860, 202825), (690600, 225225)].
[INFO CTS-0024]  Normalized sink region: [(45.99, 14.4875), (49.3286, 16.0875)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6693 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601780, 270025), (614980, 314825)].
[INFO CTS-0024]  Normalized sink region: [(42.9843, 19.2875), (43.9271, 22.4875)].
[INFO CTS-0025]     Width:  0.9429.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9429 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(602920, 267575), (620680, 317975)].
[INFO CTS-0024]  Normalized sink region: [(43.0657, 19.1125), (44.3343, 22.7125)].
[INFO CTS-0025]     Width:  1.2686.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2686 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(636260, 172375), (687560, 194775)].
[INFO CTS-0024]  Normalized sink region: [(45.4471, 12.3125), (49.1114, 13.9125)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(642340, 172375), (690600, 191625)].
[INFO CTS-0024]  Normalized sink region: [(45.8814, 12.3125), (49.3286, 13.6875)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(637500, 161175), (679960, 189175)].
[INFO CTS-0024]  Normalized sink region: [(45.5357, 11.5125), (48.5686, 13.5125)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5164 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(642720, 163625), (680820, 191625)].
[INFO CTS-0024]  Normalized sink region: [(45.9086, 11.6875), (48.63, 13.6875)].
[INFO CTS-0025]     Width:  2.7214.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3607 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(473840, 226450), (550710, 268800)].
[INFO CTS-0024]  Normalized sink region: [(33.8457, 16.175), (39.3364, 19.2)].
[INFO CTS-0025]     Width:  5.4907.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.7454 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.7454 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3727 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 4 sinks closer to other cluster.
 Out of 22 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(495660, 191625), (514000, 230825)].
[INFO CTS-0024]  Normalized sink region: [(35.4043, 13.6875), (36.7143, 16.4875)].
[INFO CTS-0025]     Width:  1.3100.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3100 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458800, 270025), (474000, 303625)].
[INFO CTS-0024]  Normalized sink region: [(32.7714, 19.2875), (33.8571, 21.6875)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(493760, 200375), (510860, 228375)].
[INFO CTS-0024]  Normalized sink region: [(35.2686, 14.3125), (36.49, 16.3125)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(517320, 242025), (539840, 258825)].
[INFO CTS-0024]  Normalized sink region: [(36.9514, 17.2875), (38.56, 18.4875)].
[INFO CTS-0025]     Width:  1.6086.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8043 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(451200, 197225), (491860, 228375)].
[INFO CTS-0024]  Normalized sink region: [(32.2286, 14.0875), (35.1329, 16.3125)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(446640, 197225), (489580, 225225)].
[INFO CTS-0024]  Normalized sink region: [(31.9029, 14.0875), (34.97, 16.0875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(543540, 261975), (554940, 314825)].
[INFO CTS-0024]  Normalized sink region: [(38.8243, 18.7125), (39.6386, 22.4875)].
[INFO CTS-0025]     Width:  0.8143.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8143 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(543540, 258825), (556840, 306775)].
[INFO CTS-0024]  Normalized sink region: [(38.8243, 18.4875), (39.7743, 21.9125)].
[INFO CTS-0025]     Width:  0.9500.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(556460, 253225), (566340, 309225)].
[INFO CTS-0024]  Normalized sink region: [(39.7471, 18.0875), (40.4529, 22.0875)].
[INFO CTS-0025]     Width:  0.7057.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7057 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(553420, 250775), (568240, 317975)].
[INFO CTS-0024]  Normalized sink region: [(39.53, 17.9125), (40.5886, 22.7125)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(440560, 202825), (490720, 225225)].
[INFO CTS-0024]  Normalized sink region: [(31.4686, 14.4875), (35.0514, 16.0875)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436480, 205975), (485020, 225225)].
[INFO CTS-0024]  Normalized sink region: [(31.1771, 14.7125), (34.6443, 16.0875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(495280, 258825), (502880, 317975)].
[INFO CTS-0024]  Normalized sink region: [(35.3771, 18.4875), (35.92, 22.7125)].
[INFO CTS-0025]     Width:  0.5429.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.5429 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(499840, 264425), (506680, 312375)].
[INFO CTS-0024]  Normalized sink region: [(35.7029, 18.8875), (36.1914, 22.3125)].
[INFO CTS-0025]     Width:  0.4886.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.4886 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(509720, 264425), (521880, 317975)].
[INFO CTS-0024]  Normalized sink region: [(36.4086, 18.8875), (37.2771, 22.7125)].
[INFO CTS-0025]     Width:  0.8686.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8686 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(509340, 264425), (521120, 312375)].
[INFO CTS-0024]  Normalized sink region: [(36.3814, 18.8875), (37.2229, 22.3125)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(432680, 228375), (476280, 245175)].
[INFO CTS-0024]  Normalized sink region: [(30.9057, 16.3125), (34.02, 17.5125)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5571 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(438660, 228375), (477420, 245175)].
[INFO CTS-0024]  Normalized sink region: [(31.3329, 16.3125), (34.1014, 17.5125)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(442080, 250775), (476000, 270025)].
[INFO CTS-0024]  Normalized sink region: [(31.5771, 17.9125), (34, 19.2875)].
[INFO CTS-0025]     Width:  2.4229.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2114 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(435620, 250775), (477040, 264425)].
[INFO CTS-0024]  Normalized sink region: [(31.1157, 17.9125), (34.0743, 18.8875)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(524160, 267575), (537840, 312375)].
[INFO CTS-0024]  Normalized sink region: [(37.44, 19.1125), (38.4171, 22.3125)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(525680, 267575), (542400, 317975)].
[INFO CTS-0024]  Normalized sink region: [(37.5486, 19.1125), (38.7429, 22.7125)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(448540, 267575), (474760, 306775)].
[INFO CTS-0024]  Normalized sink region: [(32.0386, 19.1125), (33.9114, 21.9125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(447020, 270025), (475140, 312375)].
[INFO CTS-0024]  Normalized sink region: [(31.93, 19.2875), (33.9386, 22.3125)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(515420, 186025), (529860, 236425)].
[INFO CTS-0024]  Normalized sink region: [(36.8157, 13.2875), (37.8471, 16.8875)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(515040, 194775), (529100, 228375)].
[INFO CTS-0024]  Normalized sink region: [(36.7886, 13.9125), (37.7929, 16.3125)].
[INFO CTS-0025]     Width:  1.0043.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(476380, 258825), (492620, 317975)].
[INFO CTS-0024]  Normalized sink region: [(34.0271, 18.4875), (35.1871, 22.7125)].
[INFO CTS-0025]     Width:  1.1600.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1600 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478180, 261975), (491480, 309225)].
[INFO CTS-0024]  Normalized sink region: [(34.1557, 18.7125), (35.1057, 22.0875)].
[INFO CTS-0025]     Width:  0.9500.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537840, 200375), (564060, 245175)].
[INFO CTS-0024]  Normalized sink region: [(38.4171, 14.3125), (40.29, 17.5125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538320, 205975), (562260, 242025)].
[INFO CTS-0024]  Normalized sink region: [(38.4514, 14.7125), (40.1614, 17.2875)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537460, 189175), (558360, 236425)].
[INFO CTS-0024]  Normalized sink region: [(38.39, 13.5125), (39.8829, 16.8875)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(536320, 186025), (563300, 233975)].
[INFO CTS-0024]  Normalized sink region: [(38.3086, 13.2875), (40.2357, 16.7125)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net gen_encoder_units\[0\].encoder_unit/threshold_memory/_040_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(416080, 47005), (690930, 308245)].
[INFO CTS-0024]  Normalized sink region: [(29.72, 3.3575), (49.3521, 22.0175)].
[INFO CTS-0025]     Width:  19.6321.
[INFO CTS-0026]     Height: 18.6600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 9.8161 X 18.6600
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 180 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 4 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0036]  Average source sink dist: 45859.89 dbu.
[INFO CTS-0037]  Number of outlier sinks: 8.
[INFO CTS-0036]  Average source sink dist: 20166.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18754.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16875.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17345.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15731.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13495.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16120.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19708.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15412.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16438.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19276.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14113.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17223.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18560.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19718.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18751.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18085.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16650.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15218.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21620.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16221.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14835.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17913.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13753.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16540.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21872.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21161.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20173.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19556.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18071.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19251.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14026.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13000.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18147.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23911.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19763.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18262.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10351.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18365.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16737.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15528.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17326.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14151.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13188.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24643.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21597.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14976.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13778.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12090.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16001.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16814.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16138.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17631.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21218.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16178.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13050.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21011.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17756.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22659.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18150.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20846.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15903.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18082.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16766.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24787.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16773.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18695.78 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23848.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17420.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18588.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10566.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19121.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23234.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12308.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17910.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13817.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20558.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24221.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21395.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13941.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14142.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20531.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19686.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14761.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18085.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16978.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23275.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23451.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20481.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14396.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17917.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20081.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25971.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16035.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16748.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14728.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15373.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14843.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18310.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19888.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21614.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19556.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20261.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16244.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19116.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21380.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16445.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17703.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18902.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17772.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18117.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19785.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21880.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17896.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18498.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15003.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22833.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16294.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21515.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17138.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13985.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11916.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22239.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19424.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21938.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19209.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22759.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18935.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17447.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16906.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17732.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21159.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18005.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17127.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25090.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19541.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21700.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15284.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22755.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20483.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13046.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12765.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13442.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14553.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19115.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21210.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23759.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24267.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19625.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19626.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22050.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26507.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20573.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16771.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14633.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16239.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19642.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20415.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20878.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19512.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20650.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21266.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21660.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18453.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17970.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19562.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15896.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10907.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11223.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15964.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10461.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14338.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18603.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14850.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19660.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21850.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22382.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18793.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18777.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21651.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10823.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12850.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17610.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19536.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17734.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17045.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13761.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19623.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15985.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14245.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15056.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15723.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12403.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13526.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13276.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18655.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16551.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16603.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21868.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14394.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23068.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18881.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20582.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15128.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17840.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18964.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17018.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16376.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12423.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15356.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18181.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13501.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17960.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17408.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21466.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16480.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14909.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18391.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20245.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21608.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16555.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18426.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17610.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15945.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20014.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22615.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18930.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12650.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15337.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15570.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15783.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18770.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18480.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16299.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13230.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17329.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10286.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20770.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18588.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17455.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22128.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17931.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18336.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20526.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19737.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18173.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20391.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19266.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16354.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16880.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13616.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20702.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12721.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17336.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17294.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14678.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17785.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19550.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19050.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19090.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16556.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21198.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15879.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19679.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19567.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19941.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18517.97 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18858.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18933.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18856.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11310.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20239.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19539.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20361.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19490.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27623.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25798.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21800.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17974.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18310.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13613.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22065.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18170.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20644.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17743.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16461.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17435.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25516.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20706.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21238.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17333.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18177.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21015.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16433.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21224.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13156.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13088.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20766.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23975.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19750.47 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26908.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21481.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27399.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13918.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12434.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13070.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17531.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21594.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28646.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26741.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14693.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11225.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20373.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18601.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22263.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17397.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19812.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21084.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18696.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16136.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25690.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21915.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18048.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16243.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22021.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24710.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25260.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18625.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21003.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17251.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20691.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20173.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12062.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18160.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15663.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12080.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 9033.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19271.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17233.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22395.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15262.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18228.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18237.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16863.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17748.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10963.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12253.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16075.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21201.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10520.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15395.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18736.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20460.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14518.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15678.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16438.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21285.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14405.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16079.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18104.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18660.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19283.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16333.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17602.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21366.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14747.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15346.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16444.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13525.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17371.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18873.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16655.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22673.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19820.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13161.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15329.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20612.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22540.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19597.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17748.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19147.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23174.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17450.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16838.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20913.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19503.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16609.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21185.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16428.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18170.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16920.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16362.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26093.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21701.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16913.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17112.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16190.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19619.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16545.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14634.84 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21688.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19634.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18240.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17055.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16731.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17415.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22195.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24195.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10577.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13472.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14862.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16193.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15513.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18510.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16565.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12396.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20526.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22076.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19243.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14433.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21943.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17846.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17643.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18643.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19235.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16793.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25553.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21493.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22949.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21243.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19983.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21570.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17495.16 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18628.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16759.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19108.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12881.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11358.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16911.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15306.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20788.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18450.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14942.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10564.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21095.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20870.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21276.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20360.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14503.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19068.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19268.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18650.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18845.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21056.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19162.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14522.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17467.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20645.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12165.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20816.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19499.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23180.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19940.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21387.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23568.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19672.34 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24903.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10717.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17175.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14788.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16230.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17836.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20671.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18520.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19880.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17081.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19323.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13643.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13105.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19367.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21723.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16331.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16368.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16371.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13250.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17211.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18081.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18058.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19943.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21222.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21618.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20391.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19876.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23041.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21518.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23093.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21760.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14834.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13007.66 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13457.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10832.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15150.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15548.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18408.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17763.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14773.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13818.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11591.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16421.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13836.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16398.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20416.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23066.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26013.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21562.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14680.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22368.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15252.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10948.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24445.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20020.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20248.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22804.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12862.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13984.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20071.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17689.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17252.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15316.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16796.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19978.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 191996.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 31 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 4.
[INFO CTS-0015]     Created 31 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:1, 4:1, 5:1, 6:2, 7:1, 9:1, 10:1, 11:1, 12:1, 16:1, 17:1, 27:1, 30:9..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 6:1, 7:2, 9:3, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:2, 8:2, 9:2, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 11:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:2, 8:2, 9:2, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 6:1, 7:1, 8:2, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 7:1, 8:2, 11:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 7:3, 8:1, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:3, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 7:1, 9:3, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 7:3, 8:1, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 9:2, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 7:1, 9:2, 11:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:3, 8:1, 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 7:3, 8:1, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 7:4, 9:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:3, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 383
[INFO CTS-0100]  Leaf buffers 20
[INFO CTS-0101]  Average sink wire length 457.58 um
[INFO CTS-0102]  Path depth 3 - 4
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 61.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[3\].encoder_unit/threshold_memory/_040_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 26.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 23.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 26.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[2\].encoder_unit/threshold_memory/_040_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 24.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 23.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 26.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[1\].encoder_unit/threshold_memory/_040_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 26.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "gen_encoder_units\[0\].encoder_unit/threshold_memory/_040_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 128.27 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2851_/G ^
   0.48
gen_encoder_units[1].encoder_unit/_420_/CK ^
   0.11      0.00       0.38


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_145_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.09                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.03    0.33 ^ input258/Z (BUF_X32)
   407  975.20                           net258 (net)
                  0.84    0.69    1.02 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_145_/RN (DFFR_X2)
                                  1.02   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   40.41                           clknet_opt_8_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.01    0.02    0.13 ^ clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   26.36                           clknet_leaf_15_clk_i (net)
                  0.01    0.00    0.13 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.04    0.06    0.18 v gen_encoder_units[0].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   24.04                           gen_encoder_units[0].encoder_unit/threshold_memory/_040_ (net)
                  0.04    0.00    0.18 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   53.25                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_gen_encoder_units[0].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_1__f_gen_encoder_units[0].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     8   25.83                           clknet_1_1__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v net499_14/A (INV_X1)
                  0.00    0.01    0.26 ^ net499_14/ZN (INV_X1)
     1    1.07                           net568 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_145_/CK (DFFR_X2)
                          0.00    0.26   clock reconvergence pessimism
                          1.22    1.48   library removal time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                 -0.46   slack (VIOLATED)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2811_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2377_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.38                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   66.29                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  297.30                           clknet_1_1__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   36.80                           clknet_opt_6_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.00    0.02    1.62 v clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   18.55                           clknet_leaf_7_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.17                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.56                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_7__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_7__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/Z (BUF_X32)
     7   15.22                           clknet_3_7__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.77 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2367__598/A (INV_X1)
                  0.00    0.01    1.77 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2367__598/ZN (INV_X1)
     1    1.00                           net1152 (net)
                  0.00    0.00    1.77 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2811_/GN (DLL_X1)
                  0.01    0.05    1.82 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2811_/Q (DLL_X1)
     1    1.12                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[0].cg_i.en_latch (net)
                  0.01    0.00    1.82 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2377_/A2 (AND2_X1)
                                  1.82   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.38                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   66.29                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  297.30                           clknet_1_1__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   36.80                           clknet_opt_6_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.00    0.02    1.62 v clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   18.55                           clknet_leaf_7_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.17                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.56                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/Z (BUF_X32)
    13   24.53                           clknet_3_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.77 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2367__589/A (INV_X1)
                  0.00    0.01    1.78 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2367__589/ZN (INV_X1)
     1    0.98                           net1143 (net)
                  0.00    0.00    1.78 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2377_/A1 (AND2_X1)
                          0.00    1.77   clock reconvergence pessimism
                          0.00    1.77   clock gating hold time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: wdata_i[42] (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_153_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ wdata_i[42] (in)
     1    1.25                           wdata_i[42] (net)
                  0.00    0.00    0.30 ^ input323/A (BUF_X1)
                  0.01    0.02    0.32 ^ input323/Z (BUF_X1)
     1    1.71                           net323 (net)
                  0.01    0.00    0.32 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_126_/A2 (NAND2_X1)
                  0.01    0.01    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_126_/ZN (NAND2_X1)
     1    1.63                           gen_encoder_units[1].encoder_unit/threshold_memory/_027_ (net)
                  0.01    0.00    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_127_/A2 (NAND2_X1)
                  0.01    0.01    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_127_/ZN (NAND2_X1)
     1    1.27                           gen_encoder_units[1].encoder_unit/threshold_memory/_010_ (net)
                  0.01    0.00    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_153_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  272.96                           clknet_1_0__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_1_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_1_0_clk_i/Z (BUF_X32)
     1   41.89                           clknet_opt_1_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.13 ^ clkbuf_leaf_0_clk_i/Z (BUF_X32)
    30   46.38                           clknet_leaf_0_clk_i (net)
                  0.01    0.00    0.13 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.05    0.06    0.19 v gen_encoder_units[1].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   25.61                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.19 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.23 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   50.22                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.23 v clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.80                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/_082__278/A (INV_X1)
                  0.00    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082__278/ZN (INV_X1)
     1    1.07                           net832 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_153_/CK (DFFR_X2)
                          0.00    0.26   clock reconvergence pessimism
                          0.01    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_480_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.09                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.03    0.33 ^ input258/Z (BUF_X32)
   407  975.20                           net258 (net)
                  0.84    0.69    1.01 ^ gen_encoder_units[2].encoder_unit/_480_/RN (DFFR_X1)
                                  1.01   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_leaf_9_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_leaf_9_clk_i/Z (BUF_X32)
    17   37.52                           clknet_leaf_9_clk_i (net)
                  0.01    0.00    3.10 ^ gen_encoder_units[2].encoder_unit/_480_/CK (DFFR_X1)
                          0.00    3.10   clock reconvergence pessimism
                         -0.14    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.38                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   66.29                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  297.30                           clknet_1_1__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   37.28                           clknet_opt_8_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.00    0.02    1.62 v clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   25.53                           clknet_leaf_15_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.02                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.75 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.78                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     7   15.13                           clknet_3_2__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.77 ^ net812_261/A (INV_X1)
                  0.00    0.01    1.78 v net812_261/ZN (INV_X1)
     1    1.00                           net815 (net)
                  0.00    0.00    1.78 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/GN (DLL_X1)
                  0.01    0.07    1.85 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/Q (DLL_X1)
     1    2.40                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.en_latch (net)
                  0.01    0.00    1.85 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A2 (AND2_X1)
                                  1.85   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   40.41                           clknet_opt_8_0_clk_i (net)
                  0.01    0.01    3.11 ^ clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   26.36                           clknet_leaf_15_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    3.19 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.89                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.05    0.00    3.19 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    3.24 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.73                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.24 v clkbuf_3_3__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    3.26 v clkbuf_3_3__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     6   11.73                           clknet_3_3__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.00    0.00    3.26 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__213/A (INV_X1)
                  0.00    0.01    3.27 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__213/ZN (INV_X1)
     1    1.02                           net767 (net)
                  0.00    0.00    3.27 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A1 (AND2_X1)
                          0.00    3.27   clock reconvergence pessimism
                          0.00    3.27   clock gating setup time
                                  3.27   data required time
-----------------------------------------------------------------------------
                                  3.27   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_151_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   39.94                           clknet_opt_6_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   19.05                           clknet_leaf_7_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.04    0.06    0.18 v gen_encoder_units[2].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   23.90                           gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.04    0.00    0.18 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   49.83                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.86                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/ZN (INV_X1)
     1    1.07                           net1106 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/CK (DFFR_X2)
                  0.12    0.23    0.49 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/Q (DFFR_X2)
    66  118.95                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[8] (net)
                  0.13    0.03    0.51 ^ max_length442/A (BUF_X16)
                  0.02    0.04    0.55 ^ max_length442/Z (BUF_X16)
    64   98.50                           net442 (net)
                  0.03    0.02    0.57 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_/D (DLH_X1)
                                  0.57   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.01    0.08 ^ clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_leaf_8_clk_i/Z (BUF_X32)
     4   12.25                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    0.10 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.16 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.98                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.16 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.21 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/Z (BUF_X32)
     8  195.41                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.21 v clkbuf_3_5__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_3_5__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.24                           clknet_3_5__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.24 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2367__714/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2367__714/ZN (INV_X1)
     1    1.02                           net1268 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2374_/A1 (AND2_X1)
                  0.07    0.09    0.34 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2374_/ZN (AND2_X1)
     1   28.75                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.07    0.00    0.34 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.37 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/Z (BUF_X32)
     2   56.27                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.01    0.00    0.37 ^ clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.39 ^ clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/Z (BUF_X32)
     8   11.24                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.00    0.00    0.39 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_/G (DLH_X1)
                          0.00    0.39   clock reconvergence pessimism
                          0.18    0.57   time borrowed from endpoint
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.18
--------------------------------------------



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_480_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.09                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.03    0.33 ^ input258/Z (BUF_X32)
   407  975.20                           net258 (net)
                  0.84    0.69    1.01 ^ gen_encoder_units[2].encoder_unit/_480_/RN (DFFR_X1)
                                  1.01   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_leaf_9_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_leaf_9_clk_i/Z (BUF_X32)
    17   37.52                           clknet_leaf_9_clk_i (net)
                  0.01    0.00    3.10 ^ gen_encoder_units[2].encoder_unit/_480_/CK (DFFR_X1)
                          0.00    3.10   clock reconvergence pessimism
                         -0.14    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.38                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   66.29                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  297.30                           clknet_1_1__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   37.28                           clknet_opt_8_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.00    0.02    1.62 v clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   25.53                           clknet_leaf_15_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.02                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.75 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.78                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     7   15.13                           clknet_3_2__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.77 ^ net812_261/A (INV_X1)
                  0.00    0.01    1.78 v net812_261/ZN (INV_X1)
     1    1.00                           net815 (net)
                  0.00    0.00    1.78 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/GN (DLL_X1)
                  0.01    0.07    1.85 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/Q (DLL_X1)
     1    2.40                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.en_latch (net)
                  0.01    0.00    1.85 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A2 (AND2_X1)
                                  1.85   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   40.41                           clknet_opt_8_0_clk_i (net)
                  0.01    0.01    3.11 ^ clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   26.36                           clknet_leaf_15_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    3.19 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.89                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.05    0.00    3.19 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    3.24 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.73                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.24 v clkbuf_3_3__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    3.26 v clkbuf_3_3__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     6   11.73                           clknet_3_3__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.00    0.00    3.26 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__213/A (INV_X1)
                  0.00    0.01    3.27 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__213/ZN (INV_X1)
     1    1.02                           net767 (net)
                  0.00    0.00    3.27 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A1 (AND2_X1)
                          0.00    3.27   clock reconvergence pessimism
                          0.00    3.27   clock gating setup time
                                  3.27   data required time
-----------------------------------------------------------------------------
                                  3.27   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_151_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   39.94                           clknet_opt_6_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   19.05                           clknet_leaf_7_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.04    0.06    0.18 v gen_encoder_units[2].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   23.90                           gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.04    0.00    0.18 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   49.83                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.86                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/ZN (INV_X1)
     1    1.07                           net1106 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/CK (DFFR_X2)
                  0.12    0.23    0.49 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/Q (DFFR_X2)
    66  118.95                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[8] (net)
                  0.13    0.03    0.51 ^ max_length442/A (BUF_X16)
                  0.02    0.04    0.55 ^ max_length442/Z (BUF_X16)
    64   98.50                           net442 (net)
                  0.03    0.02    0.57 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_/D (DLH_X1)
                                  0.57   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.01    0.08 ^ clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_leaf_8_clk_i/Z (BUF_X32)
     4   12.25                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    0.10 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.16 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.98                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.16 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.21 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/Z (BUF_X32)
     8  195.41                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.21 v clkbuf_3_5__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_3_5__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.24                           clknet_3_5__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.24 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2367__714/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2367__714/ZN (INV_X1)
     1    1.02                           net1268 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2374_/A1 (AND2_X1)
                  0.07    0.09    0.34 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2374_/ZN (AND2_X1)
     1   28.75                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.07    0.00    0.34 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.37 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/Z (BUF_X32)
     2   56.27                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.01    0.00    0.37 ^ clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.39 ^ clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/Z (BUF_X32)
     8   11.24                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.00    0.00    0.39 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_/G (DLH_X1)
                          0.00    0.39   clock reconvergence pessimism
                          0.18    0.57   time borrowed from endpoint
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.18
--------------------------------------------



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[0].encoder_unit/threshold_memory/_146_/Q  120.85  131.70  -10.85 (VIOLATED)
gen_encoder_units[3].encoder_unit/threshold_memory/_157_/Q  120.85  123.10   -2.25 (VIOLATED)
gen_encoder_units[3].encoder_unit/_416_/Q  120.85  121.75   -0.90 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.059339284896850586

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2989

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-10.849977493286133

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0898

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
0.5749

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-02   6.72e-04   2.97e-04   1.18e-02   9.8%
Combinational          7.92e-02   2.74e-02   1.71e-03   1.08e-01  90.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.00e-02   2.81e-02   2.01e-03   1.20e-01 100.0%
                          75.0%      23.4%       1.7%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 69692 u^2 59% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2851_/G ^
   0.48
gen_encoder_units[1].encoder_unit/_420_/CK ^
   0.11      0.00       0.38


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_145_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.09                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.03    0.33 ^ input258/Z (BUF_X32)
   407  975.20                           net258 (net)
                  0.84    0.69    1.02 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_145_/RN (DFFR_X2)
                                  1.02   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   40.41                           clknet_opt_8_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.01    0.02    0.13 ^ clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   26.36                           clknet_leaf_15_clk_i (net)
                  0.01    0.00    0.13 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.04    0.06    0.18 v gen_encoder_units[0].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   24.04                           gen_encoder_units[0].encoder_unit/threshold_memory/_040_ (net)
                  0.04    0.00    0.18 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   53.25                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_gen_encoder_units[0].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_1__f_gen_encoder_units[0].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     8   25.83                           clknet_1_1__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.25 v net499_14/A (INV_X1)
                  0.00    0.01    0.26 ^ net499_14/ZN (INV_X1)
     1    1.07                           net568 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_145_/CK (DFFR_X2)
                          0.00    0.26   clock reconvergence pessimism
                          1.22    1.48   library removal time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                 -0.46   slack (VIOLATED)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2811_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2377_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.38                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   66.29                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  297.30                           clknet_1_1__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   36.80                           clknet_opt_6_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.00    0.02    1.62 v clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   18.55                           clknet_leaf_7_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.17                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.56                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_7__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_7__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/Z (BUF_X32)
     7   15.22                           clknet_3_7__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.77 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2367__598/A (INV_X1)
                  0.00    0.01    1.77 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2367__598/ZN (INV_X1)
     1    1.00                           net1152 (net)
                  0.00    0.00    1.77 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2811_/GN (DLL_X1)
                  0.01    0.05    1.82 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2811_/Q (DLL_X1)
     1    1.12                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[0].cg_i.en_latch (net)
                  0.01    0.00    1.82 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2377_/A2 (AND2_X1)
                                  1.82   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.38                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   66.29                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  297.30                           clknet_1_1__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   36.80                           clknet_opt_6_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.00    0.02    1.62 v clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   18.55                           clknet_leaf_7_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.17                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.74 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.56                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_/Z (BUF_X32)
    13   24.53                           clknet_3_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.77 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2367__589/A (INV_X1)
                  0.00    0.01    1.78 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2367__589/ZN (INV_X1)
     1    0.98                           net1143 (net)
                  0.00    0.00    1.78 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2377_/A1 (AND2_X1)
                          0.00    1.77   clock reconvergence pessimism
                          0.00    1.77   clock gating hold time
                                  1.77   data required time
-----------------------------------------------------------------------------
                                  1.77   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: wdata_i[42] (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_153_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ wdata_i[42] (in)
     1    1.25                           wdata_i[42] (net)
                  0.00    0.00    0.30 ^ input323/A (BUF_X1)
                  0.01    0.02    0.32 ^ input323/Z (BUF_X1)
     1    1.71                           net323 (net)
                  0.01    0.00    0.32 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_126_/A2 (NAND2_X1)
                  0.01    0.01    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_126_/ZN (NAND2_X1)
     1    1.63                           gen_encoder_units[1].encoder_unit/threshold_memory/_027_ (net)
                  0.01    0.00    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_127_/A2 (NAND2_X1)
                  0.01    0.01    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_127_/ZN (NAND2_X1)
     1    1.27                           gen_encoder_units[1].encoder_unit/threshold_memory/_010_ (net)
                  0.01    0.00    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_153_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  272.96                           clknet_1_0__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_1_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_1_0_clk_i/Z (BUF_X32)
     1   41.89                           clknet_opt_1_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.13 ^ clkbuf_leaf_0_clk_i/Z (BUF_X32)
    30   46.38                           clknet_leaf_0_clk_i (net)
                  0.01    0.00    0.13 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.05    0.06    0.19 v gen_encoder_units[1].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   25.61                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.19 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.23 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   50.22                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.23 v clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.80                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/_082__278/A (INV_X1)
                  0.00    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082__278/ZN (INV_X1)
     1    1.07                           net832 (net)
                  0.00    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_153_/CK (DFFR_X2)
                          0.00    0.26   clock reconvergence pessimism
                          0.01    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_480_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.09                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.03    0.33 ^ input258/Z (BUF_X32)
   407  975.20                           net258 (net)
                  0.84    0.69    1.01 ^ gen_encoder_units[2].encoder_unit/_480_/RN (DFFR_X1)
                                  1.01   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_leaf_9_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_leaf_9_clk_i/Z (BUF_X32)
    17   37.52                           clknet_leaf_9_clk_i (net)
                  0.01    0.00    3.10 ^ gen_encoder_units[2].encoder_unit/_480_/CK (DFFR_X1)
                          0.00    3.10   clock reconvergence pessimism
                         -0.14    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.38                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   66.29                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  297.30                           clknet_1_1__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   37.28                           clknet_opt_8_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.00    0.02    1.62 v clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   25.53                           clknet_leaf_15_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.02                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.75 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.78                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     7   15.13                           clknet_3_2__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.77 ^ net812_261/A (INV_X1)
                  0.00    0.01    1.78 v net812_261/ZN (INV_X1)
     1    1.00                           net815 (net)
                  0.00    0.00    1.78 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/GN (DLL_X1)
                  0.01    0.07    1.85 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/Q (DLL_X1)
     1    2.40                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.en_latch (net)
                  0.01    0.00    1.85 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A2 (AND2_X1)
                                  1.85   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   40.41                           clknet_opt_8_0_clk_i (net)
                  0.01    0.01    3.11 ^ clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   26.36                           clknet_leaf_15_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    3.19 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.89                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.05    0.00    3.19 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    3.24 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.73                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.24 v clkbuf_3_3__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    3.26 v clkbuf_3_3__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     6   11.73                           clknet_3_3__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.00    0.00    3.26 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__213/A (INV_X1)
                  0.00    0.01    3.27 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__213/ZN (INV_X1)
     1    1.02                           net767 (net)
                  0.00    0.00    3.27 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A1 (AND2_X1)
                          0.00    3.27   clock reconvergence pessimism
                          0.00    3.27   clock gating setup time
                                  3.27   data required time
-----------------------------------------------------------------------------
                                  3.27   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_151_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   39.94                           clknet_opt_6_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   19.05                           clknet_leaf_7_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.04    0.06    0.18 v gen_encoder_units[2].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   23.90                           gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.04    0.00    0.18 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   49.83                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.86                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/ZN (INV_X1)
     1    1.07                           net1106 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/CK (DFFR_X2)
                  0.12    0.23    0.49 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/Q (DFFR_X2)
    66  118.95                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[8] (net)
                  0.13    0.03    0.51 ^ max_length442/A (BUF_X16)
                  0.02    0.04    0.55 ^ max_length442/Z (BUF_X16)
    64   98.50                           net442 (net)
                  0.03    0.02    0.57 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_/D (DLH_X1)
                                  0.57   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.01    0.08 ^ clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_leaf_8_clk_i/Z (BUF_X32)
     4   12.25                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    0.10 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.16 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.98                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.16 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.21 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/Z (BUF_X32)
     8  195.41                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.21 v clkbuf_3_5__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_3_5__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.24                           clknet_3_5__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.24 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2367__714/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2367__714/ZN (INV_X1)
     1    1.02                           net1268 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2374_/A1 (AND2_X1)
                  0.07    0.09    0.34 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2374_/ZN (AND2_X1)
     1   28.75                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.07    0.00    0.34 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.37 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/Z (BUF_X32)
     2   56.27                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.01    0.00    0.37 ^ clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.39 ^ clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/Z (BUF_X32)
     8   11.24                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.00    0.00    0.39 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_/G (DLH_X1)
                          0.00    0.39   clock reconvergence pessimism
                          0.18    0.57   time borrowed from endpoint
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.18
--------------------------------------------



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_480_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.09                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.03    0.33 ^ input258/Z (BUF_X32)
   407  975.20                           net258 (net)
                  0.84    0.69    1.01 ^ gen_encoder_units[2].encoder_unit/_480_/RN (DFFR_X1)
                                  1.01   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_leaf_9_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_leaf_9_clk_i/Z (BUF_X32)
    17   37.52                           clknet_leaf_9_clk_i (net)
                  0.01    0.00    3.10 ^ gen_encoder_units[2].encoder_unit/_480_/CK (DFFR_X1)
                          0.00    3.10   clock reconvergence pessimism
                         -0.14    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.38                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   66.29                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  297.30                           clknet_1_1__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   37.28                           clknet_opt_8_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.00    0.02    1.62 v clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   25.53                           clknet_leaf_15_clk_i (net)
                  0.00    0.00    1.62 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.70 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.02                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.70 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.75 ^ clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.78                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.77 ^ clkbuf_3_2__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     7   15.13                           clknet_3_2__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.77 ^ net812_261/A (INV_X1)
                  0.00    0.01    1.78 v net812_261/ZN (INV_X1)
     1    1.00                           net815 (net)
                  0.00    0.00    1.78 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/GN (DLL_X1)
                  0.01    0.07    1.85 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2939_/Q (DLL_X1)
     1    2.40                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.en_latch (net)
                  0.01    0.00    1.85 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A2 (AND2_X1)
                                  1.85   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_opt_8_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_opt_8_0_clk_i/Z (BUF_X32)
     1   40.41                           clknet_opt_8_0_clk_i (net)
                  0.01    0.01    3.11 ^ clkbuf_leaf_15_clk_i/A (BUF_X32)
                  0.01    0.02    3.13 ^ clkbuf_leaf_15_clk_i/Z (BUF_X32)
    10   26.36                           clknet_leaf_15_clk_i (net)
                  0.01    0.00    3.13 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    3.19 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.89                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.05    0.00    3.19 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    3.24 v clkbuf_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.73                           clknet_0_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.24 v clkbuf_3_3__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    3.26 v clkbuf_3_3__f_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     6   11.73                           clknet_3_3__leaf_gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.00    0.00    3.26 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__213/A (INV_X1)
                  0.00    0.01    3.27 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__213/ZN (INV_X1)
     1    1.02                           net767 (net)
                  0.00    0.00    3.27 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A1 (AND2_X1)
                          0.00    3.27   clock reconvergence pessimism
                          0.00    3.27   clock gating setup time
                                  3.27   data required time
-----------------------------------------------------------------------------
                                  3.27   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_151_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   39.94                           clknet_opt_6_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   19.05                           clknet_leaf_7_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.04    0.06    0.18 v gen_encoder_units[2].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   23.90                           gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.04    0.00    0.18 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   49.83                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.86                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/ZN (INV_X1)
     1    1.07                           net1106 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/CK (DFFR_X2)
                  0.12    0.23    0.49 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/Q (DFFR_X2)
    66  118.95                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[8] (net)
                  0.13    0.03    0.51 ^ max_length442/A (BUF_X16)
                  0.02    0.04    0.55 ^ max_length442/Z (BUF_X16)
    64   98.50                           net442 (net)
                  0.03    0.02    0.57 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_/D (DLH_X1)
                                  0.57   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.51                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.55                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.75                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.01    0.08 ^ clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_leaf_8_clk_i/Z (BUF_X32)
     4   12.25                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    0.10 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.16 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.98                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.16 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.21 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/Z (BUF_X32)
     8  195.41                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.21 v clkbuf_3_5__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_3_5__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.24                           clknet_3_5__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.24 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2367__714/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2367__714/ZN (INV_X1)
     1    1.02                           net1268 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2374_/A1 (AND2_X1)
                  0.07    0.09    0.34 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2374_/ZN (AND2_X1)
     1   28.75                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.07    0.00    0.34 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.37 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/Z (BUF_X32)
     2   56.27                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.01    0.00    0.37 ^ clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.39 ^ clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o/Z (BUF_X32)
     8   11.24                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.clk_o (net)
                  0.00    0.00    0.39 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2868_/G (DLH_X1)
                          0.00    0.39   clock reconvergence pessimism
                          0.18    0.57   time borrowed from endpoint
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.18
--------------------------------------------



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[0].encoder_unit/threshold_memory/_146_/Q  120.85  131.70  -10.85 (VIOLATED)
gen_encoder_units[3].encoder_unit/threshold_memory/_157_/Q  120.85  123.10   -2.25 (VIOLATED)
gen_encoder_units[3].encoder_unit/_416_/Q  120.85  121.75   -0.90 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.059339284896850586

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2989

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-10.849977493286133

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0898

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
0.5749

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-02   6.72e-04   2.97e-04   1.18e-02   9.8%
Combinational          7.92e-02   2.74e-02   1.71e-03   1.08e-01  90.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.00e-02   2.81e-02   2.01e-03   1.20e-01 100.0%
                          75.0%      23.4%       1.7%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 69692 u^2 59% utilization.

Placement Analysis
---------------------------------
total displacement     103843.1 u
average displacement        3.1 u
max displacement           28.1 u
original HPWL          238750.0 u
legalized HPWL         344053.6 u
delta HPWL                   44 %

Repair setup and hold violations...
[INFO RSZ-0046] Found 406 endpoints with hold violations.
[INFO RSZ-0032] Inserted 6 hold buffers.
Placement Analysis
---------------------------------
total displacement       1169.1 u
average displacement        0.0 u
max displacement           14.7 u
original HPWL          344661.2 u
legalized HPWL         345685.6 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2567_/G ^
   0.49
gen_encoder_units[1].encoder_unit/_420_/CK ^
   0.10      0.00       0.38


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_144_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.68                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1091/A (CLKBUF_X3)
                  0.01    0.02    0.32 ^ hold1091/Z (CLKBUF_X3)
     1    1.51                           net1645 (net)
                  0.01    0.00    0.32 ^ hold1089/A (CLKBUF_X3)
                  0.01    0.03    0.35 ^ hold1089/Z (CLKBUF_X3)
     1    1.49                           net1643 (net)
                  0.01    0.00    0.35 ^ hold1092/A (CLKBUF_X3)
                  0.02    0.05    0.40 ^ hold1092/Z (CLKBUF_X3)
     1   26.81                           net1646 (net)
                  0.02    0.00    0.40 ^ input258/A (BUF_X32)
                  0.01    0.02    0.42 ^ input258/Z (BUF_X32)
     8   26.15                           net258 (net)
                  0.01    0.00    0.42 ^ hold1093/A (CLKBUF_X3)
                  0.03    0.05    0.47 ^ hold1093/Z (CLKBUF_X3)
     1   36.27                           net1647 (net)
                  0.03    0.01    0.48 ^ hold1090/A (BUF_X32)
                  0.02    0.04    0.52 ^ hold1090/Z (BUF_X32)
   391  934.57                           net1644 (net)
                  0.21    0.17    0.69 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_144_/RN (DFFR_X2)
                                  0.69   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  273.38                           clknet_1_0__leaf_clk_i (net)
                  0.02    0.01    0.08 ^ clkbuf_opt_1_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_1_0_clk_i/Z (BUF_X32)
     1   41.54                           clknet_opt_1_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.13 ^ clkbuf_leaf_0_clk_i/Z (BUF_X32)
    30   47.42                           clknet_leaf_0_clk_i (net)
                  0.01    0.00    0.13 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.05    0.06    0.19 v gen_encoder_units[1].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   25.39                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.19 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.23 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   50.21                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.23 v clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.82                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/_082__287/A (INV_X1)
                  0.01    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082__287/ZN (INV_X1)
     1    1.18                           net841 (net)
                  0.01    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_144_/CK (DFFR_X2)
                          0.00    0.26   clock reconvergence pessimism
                          0.43    0.69   library removal time
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2714_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2376_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.47                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   65.81                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  245.19                           clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_5_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_5_0_clk_i/Z (BUF_X32)
     1   35.99                           clknet_opt_5_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.00    0.02    1.63 v clkbuf_leaf_19_clk_i/Z (BUF_X32)
     6   25.37                           clknet_leaf_19_clk_i (net)
                  0.00    0.00    1.63 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.71 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   30.71                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.71 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.75 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  222.11                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.75 ^ clkbuf_3_3__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.78 ^ clkbuf_3_3__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     6   15.83                           clknet_3_3__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.78 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__517/A (INV_X1)
                  0.00    0.01    1.78 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__517/ZN (INV_X1)
     1    1.97                           net1071 (net)
                  0.00    0.00    1.78 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2714_/GN (DLL_X1)
                  0.01    0.05    1.83 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2714_/Q (DLL_X1)
     1    1.08                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[1].cg_i.en_latch (net)
                  0.01    0.00    1.83 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2376_/A2 (AND2_X1)
                                  1.83   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.47                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   65.81                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  245.19                           clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    1.57 v clkbuf_opt_5_0_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_opt_5_0_clk_i/Z (BUF_X32)
     1   35.99                           clknet_opt_5_0_clk_i (net)
                  0.01    0.00    1.60 v clkbuf_leaf_19_clk_i/A (BUF_X32)
                  0.00    0.02    1.63 v clkbuf_leaf_19_clk_i/Z (BUF_X32)
     6   25.37                           clknet_leaf_19_clk_i (net)
                  0.00    0.00    1.63 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.71 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   30.71                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.71 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.75 ^ clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  222.11                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.02    0.01    1.76 ^ clkbuf_3_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    1.78 ^ clkbuf_3_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     5   10.92                           clknet_3_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.00    0.00    1.78 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__508/A (INV_X1)
                  0.00    0.01    1.79 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__508/ZN (INV_X1)
     1    2.39                           net1062 (net)
                  0.00    0.00    1.79 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2376_/A1 (AND2_X1)
                          0.00    1.79   clock reconvergence pessimism
                          0.00    1.79   clock gating hold time
                                  1.79   data required time
-----------------------------------------------------------------------------
                                  1.79   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: wdata_i[45] (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_156_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ wdata_i[45] (in)
     1    1.23                           wdata_i[45] (net)
                  0.00    0.00    0.30 ^ input326/A (BUF_X1)
                  0.01    0.02    0.32 ^ input326/Z (BUF_X1)
     1    1.87                           net326 (net)
                  0.01    0.00    0.32 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_135_/A2 (NAND2_X1)
                  0.01    0.01    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_135_/ZN (NAND2_X1)
     1    1.54                           gen_encoder_units[1].encoder_unit/threshold_memory/_033_ (net)
                  0.01    0.00    0.33 v gen_encoder_units[1].encoder_unit/threshold_memory/_136_/A2 (NAND2_X1)
                  0.01    0.01    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_136_/ZN (NAND2_X1)
     1    1.27                           gen_encoder_units[1].encoder_unit/threshold_memory/_013_ (net)
                  0.01    0.00    0.35 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_156_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  273.38                           clknet_1_0__leaf_clk_i (net)
                  0.02    0.01    0.08 ^ clkbuf_opt_1_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_1_0_clk_i/Z (BUF_X32)
     1   41.54                           clknet_opt_1_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.13 ^ clkbuf_leaf_0_clk_i/Z (BUF_X32)
    30   47.42                           clknet_leaf_0_clk_i (net)
                  0.01    0.00    0.13 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.05    0.06    0.19 v gen_encoder_units[1].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   25.39                           gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.05    0.00    0.19 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.23 v clkbuf_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   50.21                           clknet_0_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.23 v clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_0__f_gen_encoder_units[1].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.82                           clknet_1_0__leaf_gen_encoder_units[1].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[1].encoder_unit/threshold_memory/_082__275/A (INV_X1)
                  0.01    0.01    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_082__275/ZN (INV_X1)
     1    1.27                           net829 (net)
                  0.01    0.00    0.26 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_156_/CK (DFFR_X2)
                          0.00    0.26   clock reconvergence pessimism
                          0.01    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_480_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.68                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1091/A (CLKBUF_X3)
                  0.01    0.02    0.32 ^ hold1091/Z (CLKBUF_X3)
     1    1.51                           net1645 (net)
                  0.01    0.00    0.32 ^ hold1089/A (CLKBUF_X3)
                  0.01    0.03    0.35 ^ hold1089/Z (CLKBUF_X3)
     1    1.49                           net1643 (net)
                  0.01    0.00    0.35 ^ hold1092/A (CLKBUF_X3)
                  0.02    0.05    0.40 ^ hold1092/Z (CLKBUF_X3)
     1   26.81                           net1646 (net)
                  0.02    0.00    0.40 ^ input258/A (BUF_X32)
                  0.01    0.02    0.42 ^ input258/Z (BUF_X32)
     8   26.15                           net258 (net)
                  0.01    0.00    0.42 ^ hold1093/A (CLKBUF_X3)
                  0.03    0.05    0.47 ^ hold1093/Z (CLKBUF_X3)
     1   36.27                           net1647 (net)
                  0.03    0.01    0.48 ^ hold1090/A (BUF_X32)
                  0.02    0.04    0.52 ^ hold1090/Z (BUF_X32)
   391  934.57                           net1644 (net)
                  0.24    0.19    0.72 ^ gen_encoder_units[2].encoder_unit/_480_/RN (DFFR_X1)
                                  0.72   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.32                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_leaf_9_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_leaf_9_clk_i/Z (BUF_X32)
    17   37.16                           clknet_leaf_9_clk_i (net)
                  0.01    0.00    3.10 ^ gen_encoder_units[2].encoder_unit/_480_/CK (DFFR_X1)
                          0.00    3.10   clock reconvergence pessimism
                          0.01    3.11   library recovery time
                                  3.11   data required time
-----------------------------------------------------------------------------
                                  3.11   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  2.39   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2933_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2387_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.47                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   65.81                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  245.19                           clknet_1_0__leaf_clk_i (net)
                  0.01    0.01    1.58 v clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_leaf_3_clk_i/Z (BUF_X32)
     5   13.31                           clknet_leaf_3_clk_i (net)
                  0.00    0.00    1.60 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.68 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.98                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.68 ^ clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.72 ^ clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.69                           clknet_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_3__f_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_3__f_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     9   20.80                           clknet_3_3__leaf_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.75 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__1071/A (INV_X1)
                  0.00    0.01    1.75 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__1071/ZN (INV_X1)
     1    1.65                           net1625 (net)
                  0.00    0.00    1.75 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2933_/GN (DLL_X1)
                  0.01    0.08    1.83 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2933_/Q (DLL_X1)
     1    3.92                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[17].cg_i.en_latch (net)
                  0.01    0.00    1.83 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2387_/A2 (AND2_X1)
                                  1.83   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  273.38                           clknet_1_0__leaf_clk_i (net)
                  0.02    0.01    3.08 ^ clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_leaf_3_clk_i/Z (BUF_X32)
     5   13.77                           clknet_leaf_3_clk_i (net)
                  0.01    0.00    3.10 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    3.16 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.84                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.05    0.00    3.16 v clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    3.21 v clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.64                           clknet_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.21 v clkbuf_3_7__f_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    3.24 v clkbuf_3_7__f_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     9   17.60                           clknet_3_7__leaf_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.00    0.00    3.24 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__1043/A (INV_X1)
                  0.00    0.01    3.25 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__1043/ZN (INV_X1)
     1    1.09                           net1597 (net)
                  0.00    0.00    3.25 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2387_/A1 (AND2_X1)
                          0.00    3.25   clock reconvergence pessimism
                          0.00    3.25   clock gating setup time
                                  3.25   data required time
-----------------------------------------------------------------------------
                                  3.25   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_151_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2544_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.32                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   39.99                           clknet_opt_6_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   21.20                           clknet_leaf_7_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.04    0.06    0.18 v gen_encoder_units[2].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   24.12                           gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.04    0.00    0.18 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   50.22                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.81                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/ZN (INV_X1)
     1    1.13                           net1106 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/CK (DFFR_X2)
                  0.12    0.24    0.49 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/Q (DFFR_X2)
    66  118.55                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[8] (net)
                  0.13    0.02    0.51 ^ max_length442/A (BUF_X16)
                  0.02    0.04    0.55 ^ max_length442/Z (BUF_X16)
    64   99.95                           net442 (net)
                  0.03    0.03    0.58 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2544_/D (DLH_X1)
                                  0.58   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.32                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_leaf_8_clk_i/Z (BUF_X32)
     4   12.38                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    0.10 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.16 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.64                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.16 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.21 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.52                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.21 v clkbuf_3_0__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_3_0__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     7   12.79                           clknet_3_0__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.24 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__757/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__757/ZN (INV_X1)
     1    1.03                           net1311 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A1 (AND2_X1)
                  0.07    0.09    0.34 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/ZN (AND2_X1)
     1   28.64                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o (net)
                  0.07    0.00    0.34 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.37 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o/Z (BUF_X32)
     2   55.09                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o (net)
                  0.01    0.00    0.37 ^ clkbuf_1_0__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.39 ^ clkbuf_1_0__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o/Z (BUF_X32)
     8   12.35                           clknet_1_0__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o (net)
                  0.00    0.00    0.39 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2544_/G (DLH_X1)
                          0.00    0.39   clock reconvergence pessimism
                          0.18    0.58   time borrowed from endpoint
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.18
--------------------------------------------



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_480_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.68                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1091/A (CLKBUF_X3)
                  0.01    0.02    0.32 ^ hold1091/Z (CLKBUF_X3)
     1    1.51                           net1645 (net)
                  0.01    0.00    0.32 ^ hold1089/A (CLKBUF_X3)
                  0.01    0.03    0.35 ^ hold1089/Z (CLKBUF_X3)
     1    1.49                           net1643 (net)
                  0.01    0.00    0.35 ^ hold1092/A (CLKBUF_X3)
                  0.02    0.05    0.40 ^ hold1092/Z (CLKBUF_X3)
     1   26.81                           net1646 (net)
                  0.02    0.00    0.40 ^ input258/A (BUF_X32)
                  0.01    0.02    0.42 ^ input258/Z (BUF_X32)
     8   26.15                           net258 (net)
                  0.01    0.00    0.42 ^ hold1093/A (CLKBUF_X3)
                  0.03    0.05    0.47 ^ hold1093/Z (CLKBUF_X3)
     1   36.27                           net1647 (net)
                  0.03    0.01    0.48 ^ hold1090/A (BUF_X32)
                  0.02    0.04    0.52 ^ hold1090/Z (BUF_X32)
   391  934.57                           net1644 (net)
                  0.24    0.19    0.72 ^ gen_encoder_units[2].encoder_unit/_480_/RN (DFFR_X1)
                                  0.72   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.32                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    3.08 ^ clkbuf_leaf_9_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_leaf_9_clk_i/Z (BUF_X32)
    17   37.16                           clknet_leaf_9_clk_i (net)
                  0.01    0.00    3.10 ^ gen_encoder_units[2].encoder_unit/_480_/CK (DFFR_X1)
                          0.00    3.10   clock reconvergence pessimism
                          0.01    3.11   library recovery time
                                  3.11   data required time
-----------------------------------------------------------------------------
                                  3.11   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  2.39   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2933_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2387_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   49.47                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.54 v clkbuf_0_clk_i/Z (BUF_X32)
     2   65.81                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    1.57 v clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  245.19                           clknet_1_0__leaf_clk_i (net)
                  0.01    0.01    1.58 v clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.00    0.02    1.60 v clkbuf_leaf_3_clk_i/Z (BUF_X32)
     5   13.31                           clknet_leaf_3_clk_i (net)
                  0.00    0.00    1.60 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    1.68 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.98                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.07    0.00    1.68 ^ clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    1.72 ^ clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.69                           clknet_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_3__f_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_3__f_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     9   20.80                           clknet_3_3__leaf_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    1.75 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__1071/A (INV_X1)
                  0.00    0.01    1.75 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__1071/ZN (INV_X1)
     1    1.65                           net1625 (net)
                  0.00    0.00    1.75 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2933_/GN (DLL_X1)
                  0.01    0.08    1.83 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2933_/Q (DLL_X1)
     1    3.92                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[17].cg_i.en_latch (net)
                  0.01    0.00    1.83 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2387_/A2 (AND2_X1)
                                  1.83   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    3.04 ^ clkbuf_1_0__f_clk_i/A (BUF_X32)
                  0.02    0.04    3.07 ^ clkbuf_1_0__f_clk_i/Z (BUF_X32)
     9  273.38                           clknet_1_0__leaf_clk_i (net)
                  0.02    0.01    3.08 ^ clkbuf_leaf_3_clk_i/A (BUF_X32)
                  0.01    0.02    3.10 ^ clkbuf_leaf_3_clk_i/Z (BUF_X32)
     5   13.77                           clknet_leaf_3_clk_i (net)
                  0.01    0.00    3.10 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    3.16 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.84                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.05    0.00    3.16 v clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    3.21 v clkbuf_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.64                           clknet_0_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.21 v clkbuf_3_7__f_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    3.24 v clkbuf_3_7__f_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     9   17.60                           clknet_3_7__leaf_gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.00    0.00    3.24 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__1043/A (INV_X1)
                  0.00    0.01    3.25 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__1043/ZN (INV_X1)
     1    1.09                           net1597 (net)
                  0.00    0.00    3.25 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2387_/A1 (AND2_X1)
                          0.00    3.25   clock reconvergence pessimism
                          0.00    3.25   clock gating setup time
                                  3.25   data required time
-----------------------------------------------------------------------------
                                  3.25   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_151_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2544_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.32                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_opt_6_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_opt_6_0_clk_i/Z (BUF_X32)
     1   39.99                           clknet_opt_6_0_clk_i (net)
                  0.01    0.01    0.11 ^ clkbuf_leaf_7_clk_i/A (BUF_X32)
                  0.01    0.02    0.12 ^ clkbuf_leaf_7_clk_i/Z (BUF_X32)
     6   21.20                           clknet_leaf_7_clk_i (net)
                  0.01    0.00    0.12 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_081_/A1 (NAND2_X1)
                  0.04    0.06    0.18 v gen_encoder_units[2].encoder_unit/threshold_memory/_081_/ZN (NAND2_X1)
     1   24.12                           gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.04    0.00    0.18 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     2   50.22                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_1_1__f_gen_encoder_units[2].encoder_unit/threshold_memory/_040_/Z (BUF_X32)
     9   17.81                           clknet_1_1__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/_040_ (net)
                  0.00    0.00    0.25 v gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_082__552/ZN (INV_X1)
     1    1.13                           net1106 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/CK (DFFR_X2)
                  0.12    0.24    0.49 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_151_/Q (DFFR_X2)
    66  118.55                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[8] (net)
                  0.13    0.02    0.51 ^ max_length442/A (BUF_X16)
                  0.02    0.04    0.55 ^ max_length442/Z (BUF_X16)
    64   99.95                           net442 (net)
                  0.03    0.03    0.58 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2544_/D (DLH_X1)
                                  0.58   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   52.60                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     2   72.07                           clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_1__f_clk_i/A (BUF_X32)
                  0.02    0.04    0.07 ^ clkbuf_1_1__f_clk_i/Z (BUF_X32)
    11  331.32                           clknet_1_1__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ clkbuf_leaf_8_clk_i/A (BUF_X32)
                  0.01    0.02    0.10 ^ clkbuf_leaf_8_clk_i/Z (BUF_X32)
     4   12.38                           clknet_leaf_8_clk_i (net)
                  0.01    0.00    0.10 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.16 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.64                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.16 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.21 v clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.52                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.21 v clkbuf_3_0__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_3_0__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_/Z (BUF_X32)
     7   12.79                           clknet_3_0__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.24 v gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__757/A (INV_X1)
                  0.00    0.01    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2367__757/ZN (INV_X1)
     1    1.03                           net1311 (net)
                  0.00    0.00    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/A1 (AND2_X1)
                  0.07    0.09    0.34 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2394_/ZN (AND2_X1)
     1   28.64                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o (net)
                  0.07    0.00    0.34 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.37 ^ clkbuf_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o/Z (BUF_X32)
     2   55.09                           clknet_0_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o (net)
                  0.01    0.00    0.37 ^ clkbuf_1_0__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.39 ^ clkbuf_1_0__f_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o/Z (BUF_X32)
     8   12.35                           clknet_1_0__leaf_gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[23].cg_i.clk_o (net)
                  0.00    0.00    0.39 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2544_/G (DLH_X1)
                          0.00    0.39   clock reconvergence pessimism
                          0.18    0.58   time borrowed from endpoint
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.45
actual time borrow                      0.18
--------------------------------------------



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[0].encoder_unit/threshold_memory/_146_/Q  120.85  131.27  -10.42 (VIOLATED)
gen_encoder_units[3].encoder_unit/_416_/Q  120.85  122.84   -1.99 (VIOLATED)
gen_encoder_units[3].encoder_unit/threshold_memory/_157_/Q  120.85  122.41   -1.56 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_143_/Q  120.85  121.79   -0.94 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.060100872069597244

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3027

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-10.424264907836914

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0863

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5759

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-02   7.34e-04   2.97e-04   1.18e-02   9.8%
Combinational          7.93e-02   2.81e-02   1.71e-03   1.09e-01  90.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.00e-02   2.88e-02   2.01e-03   1.21e-01 100.0%
                          74.5%      23.8%       1.7%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 69712 u^2 59% utilization.

Elapsed time: 3:39.66[h:]min:sec. CPU time: user 218.59 sys 0.92 (99%). Peak memory: 1415164KB.
