
TSAT_P_P_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001140c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d74  080114c8  080114c8  000214c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801323c  0801323c  000306e8  2**0
                  CONTENTS
  4 .ARM          00000008  0801323c  0801323c  0002323c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013244  08013244  000306e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08013244  08013244  00023244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801324c  0801324c  0002324c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006e8  20000000  08013250  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000988  200006e8  08013938  000306e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001070  08013938  00031070  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030710  2**0
                  CONTENTS, READONLY
 13 .debug_info   000194ae  00000000  00000000  00030753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000385b  00000000  00000000  00049c01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001710  00000000  00000000  0004d460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001238  00000000  00000000  0004eb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d463  00000000  00000000  0004fda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d36b  00000000  00000000  0006d20b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aff27  00000000  00000000  0008a576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006ef4  00000000  00000000  0013a4a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00141394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006e8 	.word	0x200006e8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080114b0 	.word	0x080114b0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006ec 	.word	0x200006ec
 8000100:	080114b0 	.word	0x080114b0

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	08012cfc 	.word	0x08012cfc
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5b0      	push	{r4, r5, r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025ae:	f001 f8d1 	bl	8003754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b2:	f000 f9ad 	bl	8002910 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025b6:	f000 fbe9 	bl	8002d8c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80025ba:	f000 fb65 	bl	8002c88 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80025be:	f000 fb15 	bl	8002bec <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80025c2:	f000 fbaf 	bl	8002d24 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80025c6:	f000 f9ef 	bl	80029a8 <MX_I2C1_Init>
  MX_TIM6_Init();
 80025ca:	f000 fad1 	bl	8002b70 <MX_TIM6_Init>
  MX_RTC_Init();
 80025ce:	f000 fa2b 	bl	8002a28 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit ( &huart2 , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 80025d2:	4bad      	ldr	r3, [pc, #692]	; (8002888 <main+0x2e0>)
 80025d4:	681c      	ldr	r4, [r3, #0]
 80025d6:	4bac      	ldr	r3, [pc, #688]	; (8002888 <main+0x2e0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7fd fd92 	bl	8000104 <strlen>
 80025e0:	0003      	movs	r3, r0
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	23fa      	movs	r3, #250	; 0xfa
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	48a8      	ldr	r0, [pc, #672]	; (800288c <main+0x2e4>)
 80025ea:	0021      	movs	r1, r4
 80025ec:	f003 fd8c 	bl	8006108 <HAL_UART_Transmit>
  if ( !my_astro_init () )
 80025f0:	f006 f988 	bl	8008904 <my_astro_init>
 80025f4:	0003      	movs	r3, r0
 80025f6:	001a      	movs	r2, r3
 80025f8:	2301      	movs	r3, #1
 80025fa:	4053      	eors	r3, r2
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <main+0x5e>
  {
	  HAL_NVIC_SystemReset () ;
 8002602:	f001 fa34 	bl	8003a6e <HAL_NVIC_SystemReset>
  }

  my_lx6_on () ;
 8002606:	f000 fd1b 	bl	8003040 <my_lx6_on>
  astro_geo_wr_latitude = 0 ;
 800260a:	4ba1      	ldr	r3, [pc, #644]	; (8002890 <main+0x2e8>)
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
  astro_geo_wr_longitude = 0 ;
 8002610:	4ba0      	ldr	r3, [pc, #640]	; (8002894 <main+0x2ec>)
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
  nmea_latitude_s[0] = 0 ;
 8002616:	4ba0      	ldr	r3, [pc, #640]	; (8002898 <main+0x2f0>)
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
  nmea_longitude_s[0] = 0 ;
 800261c:	4b9f      	ldr	r3, [pc, #636]	; (800289c <main+0x2f4>)
 800261e:	2200      	movs	r2, #0
 8002620:	701a      	strb	r2, [r3, #0]
  gngll_message[0] = 0 ;
 8002622:	4b9f      	ldr	r3, [pc, #636]	; (80028a0 <main+0x2f8>)
 8002624:	2200      	movs	r2, #0
 8002626:	701a      	strb	r2, [r3, #0]
  nmea_fixed_pdop_d = 1000.0 ;
 8002628:	499e      	ldr	r1, [pc, #632]	; (80028a4 <main+0x2fc>)
 800262a:	2200      	movs	r2, #0
 800262c:	4b9e      	ldr	r3, [pc, #632]	; (80028a8 <main+0x300>)
 800262e:	600a      	str	r2, [r1, #0]
 8002630:	604b      	str	r3, [r1, #4]
  received_nmea_rmc_flag = false ;
 8002632:	4b9e      	ldr	r3, [pc, #632]	; (80028ac <main+0x304>)
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]
  tim_seconds = 0 ;
 8002638:	4b9d      	ldr	r3, [pc, #628]	; (80028b0 <main+0x308>)
 800263a:	2200      	movs	r2, #0
 800263c:	801a      	strh	r2, [r3, #0]
  HAL_TIM_Base_Start_IT ( &htim6 ) ;
 800263e:	4b9d      	ldr	r3, [pc, #628]	; (80028b4 <main+0x30c>)
 8002640:	0018      	movs	r0, r3
 8002642:	f003 f9e9 	bl	8005a18 <HAL_TIM_Base_Start_IT>
  while ( tim_seconds < my_lx6_gnss_max_active_time ) // 1200 = 10 min.
 8002646:	e09d      	b.n	8002784 <main+0x1dc>
  {
	  HAL_UART_Receive ( HUART_Lx6 , &rxd_byte , 1 , UART_TIMEOUT ) ;
 8002648:	23fa      	movs	r3, #250	; 0xfa
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	499a      	ldr	r1, [pc, #616]	; (80028b8 <main+0x310>)
 800264e:	489b      	ldr	r0, [pc, #620]	; (80028bc <main+0x314>)
 8002650:	2201      	movs	r2, #1
 8002652:	f003 fdf5 	bl	8006240 <HAL_UART_Receive>
	  //HAL_UART_Receive ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Receive nmea from DBG "sim_nmea_uart" python script
	  HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
 8002656:	23fa      	movs	r3, #250	; 0xfa
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4997      	ldr	r1, [pc, #604]	; (80028b8 <main+0x310>)
 800265c:	488b      	ldr	r0, [pc, #556]	; (800288c <main+0x2e4>)
 800265e:	2201      	movs	r2, #1
 8002660:	f003 fd52 	bl	8006108 <HAL_UART_Transmit>
	  if ( rxd_byte )
 8002664:	4b94      	ldr	r3, [pc, #592]	; (80028b8 <main+0x310>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d064      	beq.n	8002736 <main+0x18e>
	  {
		  if ( my_nmea_message ( &rxd_byte , nmea_message , &i_nmea ) == 2 )
 800266c:	4a94      	ldr	r2, [pc, #592]	; (80028c0 <main+0x318>)
 800266e:	4995      	ldr	r1, [pc, #596]	; (80028c4 <main+0x31c>)
 8002670:	4b91      	ldr	r3, [pc, #580]	; (80028b8 <main+0x310>)
 8002672:	0018      	movs	r0, r3
 8002674:	f006 faf9 	bl	8008c6a <my_nmea_message>
 8002678:	0003      	movs	r3, r0
 800267a:	2b02      	cmp	r3, #2
 800267c:	d15b      	bne.n	8002736 <main+0x18e>
		  {
			  if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 800267e:	4b91      	ldr	r3, [pc, #580]	; (80028c4 <main+0x31c>)
 8002680:	0018      	movs	r0, r3
 8002682:	f006 fbb2 	bl	8008dea <is_my_nmea_checksum_ok>
 8002686:	1e03      	subs	r3, r0, #0
 8002688:	d055      	beq.n	8002736 <main+0x18e>
			  {
				  if ( strstr ( (char*) nmea_message , nmea_rmc_label ) && !received_nmea_rmc_flag )
 800268a:	4b8f      	ldr	r3, [pc, #572]	; (80028c8 <main+0x320>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	4b8d      	ldr	r3, [pc, #564]	; (80028c4 <main+0x31c>)
 8002690:	0011      	movs	r1, r2
 8002692:	0018      	movs	r0, r3
 8002694:	f008 f9b7 	bl	800aa06 <strstr>
 8002698:	1e03      	subs	r3, r0, #0
 800269a:	d00d      	beq.n	80026b8 <main+0x110>
 800269c:	4b83      	ldr	r3, [pc, #524]	; (80028ac <main+0x304>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2201      	movs	r2, #1
 80026a2:	4053      	eors	r3, r2
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d006      	beq.n	80026b8 <main+0x110>
				  {
					  set_my_rtc_from_nmea_rmc ( (char*) nmea_message ) ;
 80026aa:	4b86      	ldr	r3, [pc, #536]	; (80028c4 <main+0x31c>)
 80026ac:	0018      	movs	r0, r3
 80026ae:	f006 f9f7 	bl	8008aa0 <set_my_rtc_from_nmea_rmc>
					  received_nmea_rmc_flag = true ;
 80026b2:	4b7e      	ldr	r3, [pc, #504]	; (80028ac <main+0x304>)
 80026b4:	2201      	movs	r2, #1
 80026b6:	701a      	strb	r2, [r3, #0]
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) )
 80026b8:	4b84      	ldr	r3, [pc, #528]	; (80028cc <main+0x324>)
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b81      	ldr	r3, [pc, #516]	; (80028c4 <main+0x31c>)
 80026be:	0011      	movs	r1, r2
 80026c0:	0018      	movs	r0, r3
 80026c2:	f008 f9a0 	bl	800aa06 <strstr>
 80026c6:	1e03      	subs	r3, r0, #0
 80026c8:	d010      	beq.n	80026ec <main+0x144>
				  {
					  nmea_fixed_mode_s = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 80026ca:	4b7e      	ldr	r3, [pc, #504]	; (80028c4 <main+0x31c>)
 80026cc:	0018      	movs	r0, r3
 80026ce:	f006 fb38 	bl	8008d42 <get_my_nmea_gngsa_fixed_mode_s>
 80026d2:	0003      	movs	r3, r0
 80026d4:	001a      	movs	r2, r3
 80026d6:	4b7e      	ldr	r3, [pc, #504]	; (80028d0 <main+0x328>)
 80026d8:	701a      	strb	r2, [r3, #0]
					  nmea_fixed_pdop_d = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 80026da:	4b7a      	ldr	r3, [pc, #488]	; (80028c4 <main+0x31c>)
 80026dc:	0018      	movs	r0, r3
 80026de:	f006 fb3b 	bl	8008d58 <get_my_nmea_gngsa_pdop_d>
 80026e2:	0002      	movs	r2, r0
 80026e4:	000b      	movs	r3, r1
 80026e6:	496f      	ldr	r1, [pc, #444]	; (80028a4 <main+0x2fc>)
 80026e8:	600a      	str	r2, [r1, #0]
 80026ea:	604b      	str	r3, [r1, #4]
				  }
				  if ( strstr ( (char*) nmea_message , nmea_gngll_label ) /*&& nmea_fixed_pdop_d <= nmea_pdop_ths */)
 80026ec:	4b79      	ldr	r3, [pc, #484]	; (80028d4 <main+0x32c>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	4b74      	ldr	r3, [pc, #464]	; (80028c4 <main+0x31c>)
 80026f2:	0011      	movs	r1, r2
 80026f4:	0018      	movs	r0, r3
 80026f6:	f008 f986 	bl	800aa06 <strstr>
 80026fa:	1e03      	subs	r3, r0, #0
 80026fc:	d01b      	beq.n	8002736 <main+0x18e>
				  {
					  if ( nmea_fixed_pdop_d <= nmea_pdop_ths )
 80026fe:	4b69      	ldr	r3, [pc, #420]	; (80028a4 <main+0x2fc>)
 8002700:	6818      	ldr	r0, [r3, #0]
 8002702:	6859      	ldr	r1, [r3, #4]
 8002704:	4b74      	ldr	r3, [pc, #464]	; (80028d8 <main+0x330>)
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f7fd fead 	bl	8000468 <__aeabi_dcmple>
 800270e:	1e03      	subs	r3, r0, #0
 8002710:	d009      	beq.n	8002726 <main+0x17e>
					  {
						  get_my_nmea_gngll_coordinates ( (char*) nmea_message , nmea_latitude_s , nmea_longitude_s , &astro_geo_wr_latitude , &astro_geo_wr_longitude ) ; // Nie musze nic kombinowa z przenoszeniem tej operacji, bo po niej nie bdzie ju dalej odbierania wiadomoci tylko wyjcie
 8002712:	4c5f      	ldr	r4, [pc, #380]	; (8002890 <main+0x2e8>)
 8002714:	4a61      	ldr	r2, [pc, #388]	; (800289c <main+0x2f4>)
 8002716:	4960      	ldr	r1, [pc, #384]	; (8002898 <main+0x2f0>)
 8002718:	486a      	ldr	r0, [pc, #424]	; (80028c4 <main+0x31c>)
 800271a:	4b5e      	ldr	r3, [pc, #376]	; (8002894 <main+0x2ec>)
 800271c:	9300      	str	r3, [sp, #0]
 800271e:	0023      	movs	r3, r4
 8002720:	f006 fc1e 	bl	8008f60 <get_my_nmea_gngll_coordinates>
 8002724:	e007      	b.n	8002736 <main+0x18e>
					  }
					  else
					  {
						  memcpy ( gngll_message , nmea_message , NMEA_MESSAGE_SIZE ) ; // Zapisuj, eby potem, jak nie osign jakoci nmea_pdop_ths to wykorzysta coordinates do payload
 8002726:	4a5e      	ldr	r2, [pc, #376]	; (80028a0 <main+0x2f8>)
 8002728:	4b66      	ldr	r3, [pc, #408]	; (80028c4 <main+0x31c>)
 800272a:	0010      	movs	r0, r2
 800272c:	0019      	movs	r1, r3
 800272e:	23fa      	movs	r3, #250	; 0xfa
 8002730:	001a      	movs	r2, r3
 8002732:	f008 fa20 	bl	800ab76 <memcpy>
					  }
				  }
			  }
		  }
	  }
	  rxd_byte = 0 ;
 8002736:	4b60      	ldr	r3, [pc, #384]	; (80028b8 <main+0x310>)
 8002738:	2200      	movs	r2, #0
 800273a:	701a      	strb	r2, [r3, #0]
	  if ( tim_seconds > nmea_max_rmc_time && !received_nmea_rmc_flag )
 800273c:	4b5c      	ldr	r3, [pc, #368]	; (80028b0 <main+0x308>)
 800273e:	881a      	ldrh	r2, [r3, #0]
 8002740:	4b66      	ldr	r3, [pc, #408]	; (80028dc <main+0x334>)
 8002742:	881b      	ldrh	r3, [r3, #0]
 8002744:	429a      	cmp	r2, r3
 8002746:	d906      	bls.n	8002756 <main+0x1ae>
 8002748:	4b58      	ldr	r3, [pc, #352]	; (80028ac <main+0x304>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	2201      	movs	r2, #1
 800274e:	4053      	eors	r3, r2
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d11e      	bne.n	8002794 <main+0x1ec>
	  {
		  break ;
	  }
	  if ( nmea_fixed_pdop_d <= nmea_pdop_ths )
 8002756:	4b53      	ldr	r3, [pc, #332]	; (80028a4 <main+0x2fc>)
 8002758:	6818      	ldr	r0, [r3, #0]
 800275a:	6859      	ldr	r1, [r3, #4]
 800275c:	4b5e      	ldr	r3, [pc, #376]	; (80028d8 <main+0x330>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f7fd fe81 	bl	8000468 <__aeabi_dcmple>
 8002766:	1e03      	subs	r3, r0, #0
 8002768:	d100      	bne.n	800276c <main+0x1c4>
 800276a:	e00b      	b.n	8002784 <main+0x1dc>
	  {
		  if ( nmea_latitude_s[0] != 0 )
 800276c:	4b4a      	ldr	r3, [pc, #296]	; (8002898 <main+0x2f0>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d007      	beq.n	8002784 <main+0x1dc>
		  {
			  if ( nmea_fixed_mode_s == NMEA_3D_FIX )
 8002774:	4b56      	ldr	r3, [pc, #344]	; (80028d0 <main+0x328>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b33      	cmp	r3, #51	; 0x33
 800277a:	d103      	bne.n	8002784 <main+0x1dc>
			  {
				  if ( received_nmea_rmc_flag )
 800277c:	4b4b      	ldr	r3, [pc, #300]	; (80028ac <main+0x304>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d109      	bne.n	8002798 <main+0x1f0>
  while ( tim_seconds < my_lx6_gnss_max_active_time ) // 1200 = 10 min.
 8002784:	4b4a      	ldr	r3, [pc, #296]	; (80028b0 <main+0x308>)
 8002786:	881a      	ldrh	r2, [r3, #0]
 8002788:	4b55      	ldr	r3, [pc, #340]	; (80028e0 <main+0x338>)
 800278a:	881b      	ldrh	r3, [r3, #0]
 800278c:	429a      	cmp	r2, r3
 800278e:	d200      	bcs.n	8002792 <main+0x1ea>
 8002790:	e75a      	b.n	8002648 <main+0xa0>
 8002792:	e002      	b.n	800279a <main+0x1f2>
		  break ;
 8002794:	46c0      	nop			; (mov r8, r8)
 8002796:	e000      	b.n	800279a <main+0x1f2>
				  {
					  break ;
 8002798:	46c0      	nop			; (mov r8, r8)
				  }
			  }
		  }
	  }
  }
  HAL_TIM_Base_Stop_IT ( &htim6 ) ;
 800279a:	4b46      	ldr	r3, [pc, #280]	; (80028b4 <main+0x30c>)
 800279c:	0018      	movs	r0, r3
 800279e:	f003 f997 	bl	8005ad0 <HAL_TIM_Base_Stop_IT>
  my_lx6_off () ;
 80027a2:	f000 fc65 	bl	8003070 <my_lx6_off>
  if ( nmea_latitude_s[0] == 0 && gngll_message[0] != 0 ) // Jeli nie masz wsprzdnych pdop to wykorzystaja gorsze i zrb ich backup
 80027a6:	4b3c      	ldr	r3, [pc, #240]	; (8002898 <main+0x2f0>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10c      	bne.n	80027c8 <main+0x220>
 80027ae:	4b3c      	ldr	r3, [pc, #240]	; (80028a0 <main+0x2f8>)
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d008      	beq.n	80027c8 <main+0x220>
  {
	  get_my_nmea_gngll_coordinates ( (char*) gngll_message , nmea_latitude_s , nmea_longitude_s , &astro_geo_wr_latitude , &astro_geo_wr_longitude ) ;
 80027b6:	4c36      	ldr	r4, [pc, #216]	; (8002890 <main+0x2e8>)
 80027b8:	4a38      	ldr	r2, [pc, #224]	; (800289c <main+0x2f4>)
 80027ba:	4937      	ldr	r1, [pc, #220]	; (8002898 <main+0x2f0>)
 80027bc:	4838      	ldr	r0, [pc, #224]	; (80028a0 <main+0x2f8>)
 80027be:	4b35      	ldr	r3, [pc, #212]	; (8002894 <main+0x2ec>)
 80027c0:	9300      	str	r3, [sp, #0]
 80027c2:	0023      	movs	r3, r4
 80027c4:	f006 fbcc 	bl	8008f60 <get_my_nmea_gngll_coordinates>
  }
  get_my_rtc_time ( rtc_dt ) ;
 80027c8:	4b46      	ldr	r3, [pc, #280]	; (80028e4 <main+0x33c>)
 80027ca:	0018      	movs	r0, r3
 80027cc:	f006 f9be 	bl	8008b4c <get_my_rtc_time>
  send_debug_logs ( rtc_dt ) ;
 80027d0:	4b44      	ldr	r3, [pc, #272]	; (80028e4 <main+0x33c>)
 80027d2:	0018      	movs	r0, r3
 80027d4:	f000 fb68 	bl	8002ea8 <send_debug_logs>
  sprintf ( payload , "%.1f,%d,%lu" , nmea_fixed_pdop_d , tim_seconds , agg_tim_seconds ) ;
 80027d8:	4b32      	ldr	r3, [pc, #200]	; (80028a4 <main+0x2fc>)
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	4934      	ldr	r1, [pc, #208]	; (80028b0 <main+0x308>)
 80027e0:	8809      	ldrh	r1, [r1, #0]
 80027e2:	000d      	movs	r5, r1
 80027e4:	4940      	ldr	r1, [pc, #256]	; (80028e8 <main+0x340>)
 80027e6:	6809      	ldr	r1, [r1, #0]
 80027e8:	4c40      	ldr	r4, [pc, #256]	; (80028ec <main+0x344>)
 80027ea:	4841      	ldr	r0, [pc, #260]	; (80028f0 <main+0x348>)
 80027ec:	9101      	str	r1, [sp, #4]
 80027ee:	9500      	str	r5, [sp, #0]
 80027f0:	0021      	movs	r1, r4
 80027f2:	f008 f845 	bl	800a880 <sprintf>
  sprintf ( astro_payload_log , "Astronode payload: %s" , payload ) ;
 80027f6:	4a3e      	ldr	r2, [pc, #248]	; (80028f0 <main+0x348>)
 80027f8:	493e      	ldr	r1, [pc, #248]	; (80028f4 <main+0x34c>)
 80027fa:	4b3f      	ldr	r3, [pc, #252]	; (80028f8 <main+0x350>)
 80027fc:	0018      	movs	r0, r3
 80027fe:	f008 f83f 	bl	800a880 <sprintf>
  sprintf ( nmea_coordinates_log , "NMEA coordinates: %s,%s" , nmea_latitude_s , nmea_longitude_s ) ;
 8002802:	4b26      	ldr	r3, [pc, #152]	; (800289c <main+0x2f4>)
 8002804:	4a24      	ldr	r2, [pc, #144]	; (8002898 <main+0x2f0>)
 8002806:	493d      	ldr	r1, [pc, #244]	; (80028fc <main+0x354>)
 8002808:	483d      	ldr	r0, [pc, #244]	; (8002900 <main+0x358>)
 800280a:	f008 f839 	bl	800a880 <sprintf>
  my_astro_write_coordinates ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 800280e:	4b20      	ldr	r3, [pc, #128]	; (8002890 <main+0x2e8>)
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	4b20      	ldr	r3, [pc, #128]	; (8002894 <main+0x2ec>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	0019      	movs	r1, r3
 8002818:	0010      	movs	r0, r2
 800281a:	f006 f931 	bl	8008a80 <my_astro_write_coordinates>
  send_debug_logs ( astro_payload_log ) ;
 800281e:	4b36      	ldr	r3, [pc, #216]	; (80028f8 <main+0x350>)
 8002820:	0018      	movs	r0, r3
 8002822:	f000 fb41 	bl	8002ea8 <send_debug_logs>
  send_debug_logs ( nmea_coordinates_log ) ;
 8002826:	4b36      	ldr	r3, [pc, #216]	; (8002900 <main+0x358>)
 8002828:	0018      	movs	r0, r3
 800282a:	f000 fb3d 	bl	8002ea8 <send_debug_logs>
  my_astro_add_payload_2_queue ( payload ) ;
 800282e:	4b30      	ldr	r3, [pc, #192]	; (80028f0 <main+0x348>)
 8002830:	0018      	movs	r0, r3
 8002832:	f006 f8bd 	bl	80089b0 <my_astro_add_payload_2_queue>
  //HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  astro_log_loop_timer = get_systick () ;
 8002836:	f000 fbc5 	bl	8002fc4 <get_systick>
 800283a:	0002      	movs	r2, r0
 800283c:	4b31      	ldr	r3, [pc, #196]	; (8002904 <main+0x35c>)
 800283e:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  if ( is_evt_pin_high() )
 8002840:	f000 fbae 	bl	8002fa0 <is_evt_pin_high>
 8002844:	1e03      	subs	r3, r0, #0
 8002846:	d001      	beq.n	800284c <main+0x2a4>
	  {
		  my_astro_read_evt_reg () ;
 8002848:	f006 f8da 	bl	8008a00 <my_astro_read_evt_reg>
	  }
	  if ( get_systick () - astro_log_loop_timer >  ASTRO_LOG_TIMER )
 800284c:	f000 fbba 	bl	8002fc4 <get_systick>
 8002850:	0002      	movs	r2, r0
 8002852:	4b2c      	ldr	r3, [pc, #176]	; (8002904 <main+0x35c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	4a2b      	ldr	r2, [pc, #172]	; (8002908 <main+0x360>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d9f0      	bls.n	8002840 <main+0x298>
	  {
		  my_astro_log ();
 800285e:	f006 f905 	bl	8008a6c <my_astro_log>
		  astro_log_loop_timer = get_systick () ;
 8002862:	f000 fbaf 	bl	8002fc4 <get_systick>
 8002866:	0002      	movs	r2, r0
 8002868:	4b26      	ldr	r3, [pc, #152]	; (8002904 <main+0x35c>)
 800286a:	601a      	str	r2, [r3, #0]
		  astronode_send_pld_er ( g_payload_id_counter , payload , strlen ( payload ) ) ;
 800286c:	4b27      	ldr	r3, [pc, #156]	; (800290c <main+0x364>)
 800286e:	881c      	ldrh	r4, [r3, #0]
 8002870:	4b1f      	ldr	r3, [pc, #124]	; (80028f0 <main+0x348>)
 8002872:	0018      	movs	r0, r3
 8002874:	f7fd fc46 	bl	8000104 <strlen>
 8002878:	0003      	movs	r3, r0
 800287a:	b29a      	uxth	r2, r3
 800287c:	4b1c      	ldr	r3, [pc, #112]	; (80028f0 <main+0x348>)
 800287e:	0019      	movs	r1, r3
 8002880:	0020      	movs	r0, r4
 8002882:	f004 ff39 	bl	80076f8 <astronode_send_pld_er>
	  if ( is_evt_pin_high() )
 8002886:	e7db      	b.n	8002840 <main+0x298>
 8002888:	20000000 	.word	0x20000000
 800288c:	20000864 	.word	0x20000864
 8002890:	20000be8 	.word	0x20000be8
 8002894:	20000bec 	.word	0x20000bec
 8002898:	20000bd0 	.word	0x20000bd0
 800289c:	20000bdc 	.word	0x20000bdc
 80028a0:	20000aa0 	.word	0x20000aa0
 80028a4:	20000020 	.word	0x20000020
 80028a8:	408f4000 	.word	0x408f4000
 80028ac:	20000d55 	.word	0x20000d55
 80028b0:	20000bf2 	.word	0x20000bf2
 80028b4:	20000784 	.word	0x20000784
 80028b8:	200009a0 	.word	0x200009a0
 80028bc:	200008f8 	.word	0x200008f8
 80028c0:	20000b9a 	.word	0x20000b9a
 80028c4:	200009a4 	.word	0x200009a4
 80028c8:	2000000c 	.word	0x2000000c
 80028cc:	20000004 	.word	0x20000004
 80028d0:	20000bf0 	.word	0x20000bf0
 80028d4:	20000008 	.word	0x20000008
 80028d8:	20000010 	.word	0x20000010
 80028dc:	20000018 	.word	0x20000018
 80028e0:	2000001a 	.word	0x2000001a
 80028e4:	2000098c 	.word	0x2000098c
 80028e8:	20000bf4 	.word	0x20000bf4
 80028ec:	080114f0 	.word	0x080114f0
 80028f0:	20000c00 	.word	0x20000c00
 80028f4:	080114fc 	.word	0x080114fc
 80028f8:	20000ca0 	.word	0x20000ca0
 80028fc:	08011514 	.word	0x08011514
 8002900:	20000b9c 	.word	0x20000b9c
 8002904:	20000bf8 	.word	0x20000bf8
 8002908:	0000ea60 	.word	0x0000ea60
 800290c:	20000bfc 	.word	0x20000bfc

08002910 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002910:	b590      	push	{r4, r7, lr}
 8002912:	b093      	sub	sp, #76	; 0x4c
 8002914:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002916:	2410      	movs	r4, #16
 8002918:	193b      	adds	r3, r7, r4
 800291a:	0018      	movs	r0, r3
 800291c:	2338      	movs	r3, #56	; 0x38
 800291e:	001a      	movs	r2, r3
 8002920:	2100      	movs	r1, #0
 8002922:	f008 f843 	bl	800a9ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002926:	003b      	movs	r3, r7
 8002928:	0018      	movs	r0, r3
 800292a:	2310      	movs	r3, #16
 800292c:	001a      	movs	r2, r3
 800292e:	2100      	movs	r1, #0
 8002930:	f008 f83c 	bl	800a9ac <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002934:	2380      	movs	r3, #128	; 0x80
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	0018      	movs	r0, r3
 800293a:	f001 fc45 	bl	80041c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800293e:	193b      	adds	r3, r7, r4
 8002940:	220a      	movs	r2, #10
 8002942:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002944:	193b      	adds	r3, r7, r4
 8002946:	2280      	movs	r2, #128	; 0x80
 8002948:	0052      	lsls	r2, r2, #1
 800294a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800294c:	0021      	movs	r1, r4
 800294e:	187b      	adds	r3, r7, r1
 8002950:	2200      	movs	r2, #0
 8002952:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002954:	187b      	adds	r3, r7, r1
 8002956:	2240      	movs	r2, #64	; 0x40
 8002958:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800295a:	187b      	adds	r3, r7, r1
 800295c:	2201      	movs	r2, #1
 800295e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002960:	187b      	adds	r3, r7, r1
 8002962:	2200      	movs	r2, #0
 8002964:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002966:	187b      	adds	r3, r7, r1
 8002968:	0018      	movs	r0, r3
 800296a:	f001 fc79 	bl	8004260 <HAL_RCC_OscConfig>
 800296e:	1e03      	subs	r3, r0, #0
 8002970:	d001      	beq.n	8002976 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002972:	f000 fbb9 	bl	80030e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002976:	003b      	movs	r3, r7
 8002978:	2207      	movs	r2, #7
 800297a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800297c:	003b      	movs	r3, r7
 800297e:	2200      	movs	r2, #0
 8002980:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002982:	003b      	movs	r3, r7
 8002984:	2200      	movs	r2, #0
 8002986:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002988:	003b      	movs	r3, r7
 800298a:	2200      	movs	r2, #0
 800298c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800298e:	003b      	movs	r3, r7
 8002990:	2100      	movs	r1, #0
 8002992:	0018      	movs	r0, r3
 8002994:	f001 ff7e 	bl	8004894 <HAL_RCC_ClockConfig>
 8002998:	1e03      	subs	r3, r0, #0
 800299a:	d001      	beq.n	80029a0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800299c:	f000 fba4 	bl	80030e8 <Error_Handler>
  }
}
 80029a0:	46c0      	nop			; (mov r8, r8)
 80029a2:	46bd      	mov	sp, r7
 80029a4:	b013      	add	sp, #76	; 0x4c
 80029a6:	bd90      	pop	{r4, r7, pc}

080029a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80029ac:	4b1b      	ldr	r3, [pc, #108]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029ae:	4a1c      	ldr	r2, [pc, #112]	; (8002a20 <MX_I2C1_Init+0x78>)
 80029b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80029b2:	4b1a      	ldr	r3, [pc, #104]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029b4:	4a1b      	ldr	r2, [pc, #108]	; (8002a24 <MX_I2C1_Init+0x7c>)
 80029b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80029b8:	4b18      	ldr	r3, [pc, #96]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029be:	4b17      	ldr	r3, [pc, #92]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029c0:	2201      	movs	r2, #1
 80029c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029c4:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80029ca:	4b14      	ldr	r3, [pc, #80]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80029d0:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029d6:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029d8:	2200      	movs	r2, #0
 80029da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029dc:	4b0f      	ldr	r3, [pc, #60]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029de:	2200      	movs	r2, #0
 80029e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80029e2:	4b0e      	ldr	r3, [pc, #56]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029e4:	0018      	movs	r0, r3
 80029e6:	f001 fac1 	bl	8003f6c <HAL_I2C_Init>
 80029ea:	1e03      	subs	r3, r0, #0
 80029ec:	d001      	beq.n	80029f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80029ee:	f000 fb7b 	bl	80030e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80029f2:	4b0a      	ldr	r3, [pc, #40]	; (8002a1c <MX_I2C1_Init+0x74>)
 80029f4:	2100      	movs	r1, #0
 80029f6:	0018      	movs	r0, r3
 80029f8:	f001 fb4e 	bl	8004098 <HAL_I2CEx_ConfigAnalogFilter>
 80029fc:	1e03      	subs	r3, r0, #0
 80029fe:	d001      	beq.n	8002a04 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002a00:	f000 fb72 	bl	80030e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002a04:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <MX_I2C1_Init+0x74>)
 8002a06:	2100      	movs	r1, #0
 8002a08:	0018      	movs	r0, r3
 8002a0a:	f001 fb91 	bl	8004130 <HAL_I2CEx_ConfigDigitalFilter>
 8002a0e:	1e03      	subs	r3, r0, #0
 8002a10:	d001      	beq.n	8002a16 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002a12:	f000 fb69 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a16:	46c0      	nop			; (mov r8, r8)
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	20000704 	.word	0x20000704
 8002a20:	40005400 	.word	0x40005400
 8002a24:	00303d5b 	.word	0x00303d5b

08002a28 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b090      	sub	sp, #64	; 0x40
 8002a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002a2e:	232c      	movs	r3, #44	; 0x2c
 8002a30:	18fb      	adds	r3, r7, r3
 8002a32:	0018      	movs	r0, r3
 8002a34:	2314      	movs	r3, #20
 8002a36:	001a      	movs	r2, r3
 8002a38:	2100      	movs	r1, #0
 8002a3a:	f007 ffb7 	bl	800a9ac <memset>
  RTC_DateTypeDef sDate = {0};
 8002a3e:	2328      	movs	r3, #40	; 0x28
 8002a40:	18fb      	adds	r3, r7, r3
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002a46:	003b      	movs	r3, r7
 8002a48:	0018      	movs	r0, r3
 8002a4a:	2328      	movs	r3, #40	; 0x28
 8002a4c:	001a      	movs	r2, r3
 8002a4e:	2100      	movs	r1, #0
 8002a50:	f007 ffac 	bl	800a9ac <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a54:	4b44      	ldr	r3, [pc, #272]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a56:	4a45      	ldr	r2, [pc, #276]	; (8002b6c <MX_RTC_Init+0x144>)
 8002a58:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a5a:	4b43      	ldr	r3, [pc, #268]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002a60:	4b41      	ldr	r3, [pc, #260]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a62:	227f      	movs	r2, #127	; 0x7f
 8002a64:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002a66:	4b40      	ldr	r3, [pc, #256]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a68:	22ff      	movs	r2, #255	; 0xff
 8002a6a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a6c:	4b3e      	ldr	r3, [pc, #248]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002a72:	4b3d      	ldr	r3, [pc, #244]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a78:	4b3b      	ldr	r3, [pc, #236]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a7e:	4b3a      	ldr	r3, [pc, #232]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a80:	2280      	movs	r2, #128	; 0x80
 8002a82:	05d2      	lsls	r2, r2, #23
 8002a84:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002a86:	4b38      	ldr	r3, [pc, #224]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a8c:	4b36      	ldr	r3, [pc, #216]	; (8002b68 <MX_RTC_Init+0x140>)
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f002 fa62 	bl	8004f58 <HAL_RTC_Init>
 8002a94:	1e03      	subs	r3, r0, #0
 8002a96:	d001      	beq.n	8002a9c <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002a98:	f000 fb26 	bl	80030e8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002a9c:	212c      	movs	r1, #44	; 0x2c
 8002a9e:	187b      	adds	r3, r7, r1
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002aa4:	187b      	adds	r3, r7, r1
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002aaa:	187b      	adds	r3, r7, r1
 8002aac:	2200      	movs	r2, #0
 8002aae:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002ab0:	187b      	adds	r3, r7, r1
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002ab6:	187b      	adds	r3, r7, r1
 8002ab8:	2200      	movs	r2, #0
 8002aba:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002abc:	187b      	adds	r3, r7, r1
 8002abe:	2200      	movs	r2, #0
 8002ac0:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002ac2:	1879      	adds	r1, r7, r1
 8002ac4:	4b28      	ldr	r3, [pc, #160]	; (8002b68 <MX_RTC_Init+0x140>)
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f002 fae7 	bl	800509c <HAL_RTC_SetTime>
 8002ace:	1e03      	subs	r3, r0, #0
 8002ad0:	d001      	beq.n	8002ad6 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002ad2:	f000 fb09 	bl	80030e8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002ad6:	2128      	movs	r1, #40	; 0x28
 8002ad8:	187b      	adds	r3, r7, r1
 8002ada:	2201      	movs	r2, #1
 8002adc:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002ade:	187b      	adds	r3, r7, r1
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x24;
 8002aea:	187b      	adds	r3, r7, r1
 8002aec:	2224      	movs	r2, #36	; 0x24
 8002aee:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002af0:	1879      	adds	r1, r7, r1
 8002af2:	4b1d      	ldr	r3, [pc, #116]	; (8002b68 <MX_RTC_Init+0x140>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	0018      	movs	r0, r3
 8002af8:	f002 fbd4 	bl	80052a4 <HAL_RTC_SetDate>
 8002afc:	1e03      	subs	r3, r0, #0
 8002afe:	d001      	beq.n	8002b04 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002b00:	f000 faf2 	bl	80030e8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002b04:	003b      	movs	r3, r7
 8002b06:	2200      	movs	r2, #0
 8002b08:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002b0a:	003b      	movs	r3, r7
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002b10:	003b      	movs	r3, r7
 8002b12:	2200      	movs	r2, #0
 8002b14:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002b16:	003b      	movs	r3, r7
 8002b18:	2200      	movs	r2, #0
 8002b1a:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b1c:	003b      	movs	r3, r7
 8002b1e:	2200      	movs	r2, #0
 8002b20:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b22:	003b      	movs	r3, r7
 8002b24:	2200      	movs	r2, #0
 8002b26:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002b28:	003b      	movs	r3, r7
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002b2e:	003b      	movs	r3, r7
 8002b30:	2200      	movs	r2, #0
 8002b32:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002b34:	003b      	movs	r3, r7
 8002b36:	2200      	movs	r2, #0
 8002b38:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002b3a:	003b      	movs	r3, r7
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	2101      	movs	r1, #1
 8002b40:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002b42:	003b      	movs	r3, r7
 8002b44:	2280      	movs	r2, #128	; 0x80
 8002b46:	0052      	lsls	r2, r2, #1
 8002b48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002b4a:	0039      	movs	r1, r7
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <MX_RTC_Init+0x140>)
 8002b4e:	2201      	movs	r2, #1
 8002b50:	0018      	movs	r0, r3
 8002b52:	f002 fc87 	bl	8005464 <HAL_RTC_SetAlarm>
 8002b56:	1e03      	subs	r3, r0, #0
 8002b58:	d001      	beq.n	8002b5e <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002b5a:	f000 fac5 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	46bd      	mov	sp, r7
 8002b62:	b010      	add	sp, #64	; 0x40
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	20000758 	.word	0x20000758
 8002b6c:	40002800 	.word	0x40002800

08002b70 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b76:	1d3b      	adds	r3, r7, #4
 8002b78:	0018      	movs	r0, r3
 8002b7a:	230c      	movs	r3, #12
 8002b7c:	001a      	movs	r2, r3
 8002b7e:	2100      	movs	r1, #0
 8002b80:	f007 ff14 	bl	800a9ac <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002b84:	4b15      	ldr	r3, [pc, #84]	; (8002bdc <MX_TIM6_Init+0x6c>)
 8002b86:	4a16      	ldr	r2, [pc, #88]	; (8002be0 <MX_TIM6_Init+0x70>)
 8002b88:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002b8a:	4b14      	ldr	r3, [pc, #80]	; (8002bdc <MX_TIM6_Init+0x6c>)
 8002b8c:	4a15      	ldr	r2, [pc, #84]	; (8002be4 <MX_TIM6_Init+0x74>)
 8002b8e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b90:	4b12      	ldr	r3, [pc, #72]	; (8002bdc <MX_TIM6_Init+0x6c>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002b96:	4b11      	ldr	r3, [pc, #68]	; (8002bdc <MX_TIM6_Init+0x6c>)
 8002b98:	4a13      	ldr	r2, [pc, #76]	; (8002be8 <MX_TIM6_Init+0x78>)
 8002b9a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b9c:	4b0f      	ldr	r3, [pc, #60]	; (8002bdc <MX_TIM6_Init+0x6c>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002ba2:	4b0e      	ldr	r3, [pc, #56]	; (8002bdc <MX_TIM6_Init+0x6c>)
 8002ba4:	0018      	movs	r0, r3
 8002ba6:	f002 fede 	bl	8005966 <HAL_TIM_Base_Init>
 8002baa:	1e03      	subs	r3, r0, #0
 8002bac:	d001      	beq.n	8002bb2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002bae:	f000 fa9b 	bl	80030e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bb2:	1d3b      	adds	r3, r7, #4
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bb8:	1d3b      	adds	r3, r7, #4
 8002bba:	2200      	movs	r2, #0
 8002bbc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002bbe:	1d3a      	adds	r2, r7, #4
 8002bc0:	4b06      	ldr	r3, [pc, #24]	; (8002bdc <MX_TIM6_Init+0x6c>)
 8002bc2:	0011      	movs	r1, r2
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	f003 f983 	bl	8005ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8002bca:	1e03      	subs	r3, r0, #0
 8002bcc:	d001      	beq.n	8002bd2 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002bce:	f000 fa8b 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b004      	add	sp, #16
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	20000784 	.word	0x20000784
 8002be0:	40001000 	.word	0x40001000
 8002be4:	00003e7f 	.word	0x00003e7f
 8002be8:	000003e7 	.word	0x000003e7

08002bec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002bf0:	4b23      	ldr	r3, [pc, #140]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002bf2:	4a24      	ldr	r2, [pc, #144]	; (8002c84 <MX_USART1_UART_Init+0x98>)
 8002bf4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002bf6:	4b22      	ldr	r3, [pc, #136]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002bf8:	2296      	movs	r2, #150	; 0x96
 8002bfa:	0192      	lsls	r2, r2, #6
 8002bfc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bfe:	4b20      	ldr	r3, [pc, #128]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c04:	4b1e      	ldr	r3, [pc, #120]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c0a:	4b1d      	ldr	r3, [pc, #116]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c10:	4b1b      	ldr	r3, [pc, #108]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c12:	220c      	movs	r2, #12
 8002c14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c16:	4b1a      	ldr	r3, [pc, #104]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c1c:	4b18      	ldr	r3, [pc, #96]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c22:	4b17      	ldr	r3, [pc, #92]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c28:	4b15      	ldr	r3, [pc, #84]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c2e:	4b14      	ldr	r3, [pc, #80]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c34:	4b12      	ldr	r3, [pc, #72]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c36:	0018      	movs	r0, r3
 8002c38:	f003 f9d0 	bl	8005fdc <HAL_UART_Init>
 8002c3c:	1e03      	subs	r3, r0, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002c40:	f000 fa52 	bl	80030e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c44:	4b0e      	ldr	r3, [pc, #56]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c46:	2100      	movs	r1, #0
 8002c48:	0018      	movs	r0, r3
 8002c4a:	f004 f89d 	bl	8006d88 <HAL_UARTEx_SetTxFifoThreshold>
 8002c4e:	1e03      	subs	r3, r0, #0
 8002c50:	d001      	beq.n	8002c56 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002c52:	f000 fa49 	bl	80030e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c58:	2100      	movs	r1, #0
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f004 f8d4 	bl	8006e08 <HAL_UARTEx_SetRxFifoThreshold>
 8002c60:	1e03      	subs	r3, r0, #0
 8002c62:	d001      	beq.n	8002c68 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002c64:	f000 fa40 	bl	80030e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002c68:	4b05      	ldr	r3, [pc, #20]	; (8002c80 <MX_USART1_UART_Init+0x94>)
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f004 f852 	bl	8006d14 <HAL_UARTEx_DisableFifoMode>
 8002c70:	1e03      	subs	r3, r0, #0
 8002c72:	d001      	beq.n	8002c78 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002c74:	f000 fa38 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c78:	46c0      	nop			; (mov r8, r8)
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	200007d0 	.word	0x200007d0
 8002c84:	40013800 	.word	0x40013800

08002c88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c8c:	4b23      	ldr	r3, [pc, #140]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002c8e:	4a24      	ldr	r2, [pc, #144]	; (8002d20 <MX_USART2_UART_Init+0x98>)
 8002c90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c92:	4b22      	ldr	r3, [pc, #136]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002c94:	22e1      	movs	r2, #225	; 0xe1
 8002c96:	0252      	lsls	r2, r2, #9
 8002c98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c9a:	4b20      	ldr	r3, [pc, #128]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ca0:	4b1e      	ldr	r3, [pc, #120]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ca6:	4b1d      	ldr	r3, [pc, #116]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cac:	4b1b      	ldr	r3, [pc, #108]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002cae:	220c      	movs	r2, #12
 8002cb0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cb2:	4b1a      	ldr	r3, [pc, #104]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cb8:	4b18      	ldr	r3, [pc, #96]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cbe:	4b17      	ldr	r3, [pc, #92]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002cc4:	4b15      	ldr	r3, [pc, #84]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cca:	4b14      	ldr	r3, [pc, #80]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cd0:	4b12      	ldr	r3, [pc, #72]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f003 f982 	bl	8005fdc <HAL_UART_Init>
 8002cd8:	1e03      	subs	r3, r0, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002cdc:	f000 fa04 	bl	80030e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ce0:	4b0e      	ldr	r3, [pc, #56]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	f004 f84f 	bl	8006d88 <HAL_UARTEx_SetTxFifoThreshold>
 8002cea:	1e03      	subs	r3, r0, #0
 8002cec:	d001      	beq.n	8002cf2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002cee:	f000 f9fb 	bl	80030e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cf2:	4b0a      	ldr	r3, [pc, #40]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f004 f886 	bl	8006e08 <HAL_UARTEx_SetRxFifoThreshold>
 8002cfc:	1e03      	subs	r3, r0, #0
 8002cfe:	d001      	beq.n	8002d04 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002d00:	f000 f9f2 	bl	80030e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002d04:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <MX_USART2_UART_Init+0x94>)
 8002d06:	0018      	movs	r0, r3
 8002d08:	f004 f804 	bl	8006d14 <HAL_UARTEx_DisableFifoMode>
 8002d0c:	1e03      	subs	r3, r0, #0
 8002d0e:	d001      	beq.n	8002d14 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002d10:	f000 f9ea 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d14:	46c0      	nop			; (mov r8, r8)
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	46c0      	nop			; (mov r8, r8)
 8002d1c:	20000864 	.word	0x20000864
 8002d20:	40004400 	.word	0x40004400

08002d24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d28:	4b16      	ldr	r3, [pc, #88]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d2a:	4a17      	ldr	r2, [pc, #92]	; (8002d88 <MX_USART3_UART_Init+0x64>)
 8002d2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002d2e:	4b15      	ldr	r3, [pc, #84]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d30:	2296      	movs	r2, #150	; 0x96
 8002d32:	0192      	lsls	r2, r2, #6
 8002d34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d36:	4b13      	ldr	r3, [pc, #76]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d3c:	4b11      	ldr	r3, [pc, #68]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d42:	4b10      	ldr	r3, [pc, #64]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d48:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d4a:	220c      	movs	r2, #12
 8002d4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d4e:	4b0d      	ldr	r3, [pc, #52]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d54:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d5a:	4b0a      	ldr	r3, [pc, #40]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d60:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d66:	4b07      	ldr	r3, [pc, #28]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002d6c:	4b05      	ldr	r3, [pc, #20]	; (8002d84 <MX_USART3_UART_Init+0x60>)
 8002d6e:	0018      	movs	r0, r3
 8002d70:	f003 f934 	bl	8005fdc <HAL_UART_Init>
 8002d74:	1e03      	subs	r3, r0, #0
 8002d76:	d001      	beq.n	8002d7c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002d78:	f000 f9b6 	bl	80030e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d7c:	46c0      	nop			; (mov r8, r8)
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	46c0      	nop			; (mov r8, r8)
 8002d84:	200008f8 	.word	0x200008f8
 8002d88:	40004800 	.word	0x40004800

08002d8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d8c:	b590      	push	{r4, r7, lr}
 8002d8e:	b08b      	sub	sp, #44	; 0x2c
 8002d90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d92:	2414      	movs	r4, #20
 8002d94:	193b      	adds	r3, r7, r4
 8002d96:	0018      	movs	r0, r3
 8002d98:	2314      	movs	r3, #20
 8002d9a:	001a      	movs	r2, r3
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	f007 fe05 	bl	800a9ac <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002da2:	4b3d      	ldr	r3, [pc, #244]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002da4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002da6:	4b3c      	ldr	r3, [pc, #240]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002da8:	2104      	movs	r1, #4
 8002daa:	430a      	orrs	r2, r1
 8002dac:	635a      	str	r2, [r3, #52]	; 0x34
 8002dae:	4b3a      	ldr	r3, [pc, #232]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db2:	2204      	movs	r2, #4
 8002db4:	4013      	ands	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
 8002db8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002dba:	4b37      	ldr	r3, [pc, #220]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002dbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dbe:	4b36      	ldr	r3, [pc, #216]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002dc0:	2120      	movs	r1, #32
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	635a      	str	r2, [r3, #52]	; 0x34
 8002dc6:	4b34      	ldr	r3, [pc, #208]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dca:	2220      	movs	r2, #32
 8002dcc:	4013      	ands	r3, r2
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd2:	4b31      	ldr	r3, [pc, #196]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002dd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dd6:	4b30      	ldr	r3, [pc, #192]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002dd8:	2101      	movs	r1, #1
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	635a      	str	r2, [r3, #52]	; 0x34
 8002dde:	4b2e      	ldr	r3, [pc, #184]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002de2:	2201      	movs	r2, #1
 8002de4:	4013      	ands	r3, r2
 8002de6:	60bb      	str	r3, [r7, #8]
 8002de8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dea:	4b2b      	ldr	r3, [pc, #172]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002dec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dee:	4b2a      	ldr	r3, [pc, #168]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002df0:	2102      	movs	r1, #2
 8002df2:	430a      	orrs	r2, r1
 8002df4:	635a      	str	r2, [r3, #52]	; 0x34
 8002df6:	4b28      	ldr	r3, [pc, #160]	; (8002e98 <MX_GPIO_Init+0x10c>)
 8002df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	607b      	str	r3, [r7, #4]
 8002e00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin, GPIO_PIN_RESET);
 8002e02:	238c      	movs	r3, #140	; 0x8c
 8002e04:	015b      	lsls	r3, r3, #5
 8002e06:	4825      	ldr	r0, [pc, #148]	; (8002e9c <MX_GPIO_Init+0x110>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	0019      	movs	r1, r3
 8002e0c:	f001 f891 	bl	8003f32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002e10:	4923      	ldr	r1, [pc, #140]	; (8002ea0 <MX_GPIO_Init+0x114>)
 8002e12:	23a0      	movs	r3, #160	; 0xa0
 8002e14:	05db      	lsls	r3, r3, #23
 8002e16:	2200      	movs	r2, #0
 8002e18:	0018      	movs	r0, r3
 8002e1a:	f001 f88a 	bl	8003f32 <HAL_GPIO_WritePin>
                          |ASTRO_WAKEUP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : L86_RST_Pin ASTRO_RST_Pin L86_PWR_SW_Pin */
  GPIO_InitStruct.Pin = L86_RST_Pin|ASTRO_RST_Pin|L86_PWR_SW_Pin;
 8002e1e:	193b      	adds	r3, r7, r4
 8002e20:	228c      	movs	r2, #140	; 0x8c
 8002e22:	0152      	lsls	r2, r2, #5
 8002e24:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e26:	193b      	adds	r3, r7, r4
 8002e28:	2201      	movs	r2, #1
 8002e2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2c:	193b      	adds	r3, r7, r4
 8002e2e:	2200      	movs	r2, #0
 8002e30:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e32:	193b      	adds	r3, r7, r4
 8002e34:	2200      	movs	r2, #0
 8002e36:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e38:	193b      	adds	r3, r7, r4
 8002e3a:	4a18      	ldr	r2, [pc, #96]	; (8002e9c <MX_GPIO_Init+0x110>)
 8002e3c:	0019      	movs	r1, r3
 8002e3e:	0010      	movs	r0, r2
 8002e40:	f000 fe26 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin ASTRO_PWR_SW_Pin ASTRO_RSTA11_Pin ASTRO_EVENT_Pin
                           ASTRO_WAKEUP_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RSTA11_Pin|ASTRO_EVENT_Pin
 8002e44:	193b      	adds	r3, r7, r4
 8002e46:	4a16      	ldr	r2, [pc, #88]	; (8002ea0 <MX_GPIO_Init+0x114>)
 8002e48:	601a      	str	r2, [r3, #0]
                          |ASTRO_WAKEUP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e4a:	193b      	adds	r3, r7, r4
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e50:	193b      	adds	r3, r7, r4
 8002e52:	2200      	movs	r2, #0
 8002e54:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e56:	193b      	adds	r3, r7, r4
 8002e58:	2200      	movs	r2, #0
 8002e5a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5c:	193a      	adds	r2, r7, r4
 8002e5e:	23a0      	movs	r3, #160	; 0xa0
 8002e60:	05db      	lsls	r3, r3, #23
 8002e62:	0011      	movs	r1, r2
 8002e64:	0018      	movs	r0, r3
 8002e66:	f000 fe13 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS_INT1_EXTI8_Pin LIS_INT2_EXTI9_Pin */
  GPIO_InitStruct.Pin = LIS_INT1_EXTI8_Pin|LIS_INT2_EXTI9_Pin;
 8002e6a:	0021      	movs	r1, r4
 8002e6c:	187b      	adds	r3, r7, r1
 8002e6e:	22c0      	movs	r2, #192	; 0xc0
 8002e70:	0092      	lsls	r2, r2, #2
 8002e72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e74:	187b      	adds	r3, r7, r1
 8002e76:	2288      	movs	r2, #136	; 0x88
 8002e78:	0352      	lsls	r2, r2, #13
 8002e7a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7c:	187b      	adds	r3, r7, r1
 8002e7e:	2200      	movs	r2, #0
 8002e80:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e82:	187b      	adds	r3, r7, r1
 8002e84:	4a07      	ldr	r2, [pc, #28]	; (8002ea4 <MX_GPIO_Init+0x118>)
 8002e86:	0019      	movs	r1, r3
 8002e88:	0010      	movs	r0, r2
 8002e8a:	f000 fe01 	bl	8003a90 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	46bd      	mov	sp, r7
 8002e92:	b00b      	add	sp, #44	; 0x2c
 8002e94:	bd90      	pop	{r4, r7, pc}
 8002e96:	46c0      	nop			; (mov r8, r8)
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	50000800 	.word	0x50000800
 8002ea0:	00009860 	.word	0x00009860
 8002ea4:	50000400 	.word	0x50000400

08002ea8 <send_debug_logs>:

/* USER CODE BEGIN 4 */
void send_debug_logs ( char* p_tx_buffer )
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f7fd f926 	bl	8000104 <strlen>
 8002eb8:	0003      	movs	r3, r0
 8002eba:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2bfa      	cmp	r3, #250	; 0xfa
 8002ec0:	d908      	bls.n	8002ed4 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8002ec2:	23fa      	movs	r3, #250	; 0xfa
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	490d      	ldr	r1, [pc, #52]	; (8002efc <send_debug_logs+0x54>)
 8002ec8:	480d      	ldr	r0, [pc, #52]	; (8002f00 <send_debug_logs+0x58>)
 8002eca:	222a      	movs	r2, #42	; 0x2a
 8002ecc:	f003 f91c 	bl	8006108 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8002ed0:	23fa      	movs	r3, #250	; 0xfa
 8002ed2:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	23fa      	movs	r3, #250	; 0xfa
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	6879      	ldr	r1, [r7, #4]
 8002ede:	4808      	ldr	r0, [pc, #32]	; (8002f00 <send_debug_logs+0x58>)
 8002ee0:	f003 f912 	bl	8006108 <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8002ee4:	23fa      	movs	r3, #250	; 0xfa
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	4906      	ldr	r1, [pc, #24]	; (8002f04 <send_debug_logs+0x5c>)
 8002eea:	4805      	ldr	r0, [pc, #20]	; (8002f00 <send_debug_logs+0x58>)
 8002eec:	2201      	movs	r2, #1
 8002eee:	f003 f90b 	bl	8006108 <HAL_UART_Transmit>
}
 8002ef2:	46c0      	nop			; (mov r8, r8)
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	b004      	add	sp, #16
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	0801152c 	.word	0x0801152c
 8002f00:	20000864 	.word	0x20000864
 8002f04:	08011558 	.word	0x08011558

08002f08 <reset_astronode>:
void reset_astronode ( void )
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8002f0c:	4b0a      	ldr	r3, [pc, #40]	; (8002f38 <reset_astronode+0x30>)
 8002f0e:	2201      	movs	r2, #1
 8002f10:	2180      	movs	r1, #128	; 0x80
 8002f12:	0018      	movs	r0, r3
 8002f14:	f001 f80d 	bl	8003f32 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8002f18:	2001      	movs	r0, #1
 8002f1a:	f000 fca1 	bl	8003860 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8002f1e:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <reset_astronode+0x30>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	2180      	movs	r1, #128	; 0x80
 8002f24:	0018      	movs	r0, r3
 8002f26:	f001 f804 	bl	8003f32 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 8002f2a:	20fa      	movs	r0, #250	; 0xfa
 8002f2c:	f000 fc98 	bl	8003860 <HAL_Delay>
}
 8002f30:	46c0      	nop			; (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	50000800 	.word	0x50000800

08002f3c <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 8002f46:	4b0a      	ldr	r3, [pc, #40]	; (8002f70 <send_astronode_request+0x34>)
 8002f48:	0018      	movs	r0, r3
 8002f4a:	f7ff ffad 	bl	8002ea8 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	0018      	movs	r0, r3
 8002f52:	f7ff ffa9 	bl	8002ea8 <send_debug_logs>

    HAL_UART_Transmit ( HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	23fa      	movs	r3, #250	; 0xfa
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	4804      	ldr	r0, [pc, #16]	; (8002f74 <send_astronode_request+0x38>)
 8002f62:	f003 f8d1 	bl	8006108 <HAL_UART_Transmit>
}
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b002      	add	sp, #8
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	0801155c 	.word	0x0801155c
 8002f74:	200007d0 	.word	0x200007d0

08002f78 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 8002f80:	6879      	ldr	r1, [r7, #4]
 8002f82:	4806      	ldr	r0, [pc, #24]	; (8002f9c <is_astronode_character_received+0x24>)
 8002f84:	2364      	movs	r3, #100	; 0x64
 8002f86:	2201      	movs	r2, #1
 8002f88:	f003 f95a 	bl	8006240 <HAL_UART_Receive>
 8002f8c:	0003      	movs	r3, r0
 8002f8e:	425a      	negs	r2, r3
 8002f90:	4153      	adcs	r3, r2
 8002f92:	b2db      	uxtb	r3, r3
}
 8002f94:	0018      	movs	r0, r3
 8002f96:	46bd      	mov	sp, r7
 8002f98:	b002      	add	sp, #8
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	200007d0 	.word	0x200007d0

08002fa0 <is_evt_pin_high>:
bool is_evt_pin_high ( void )
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( GPIOA , ASTRO_EVENT_Pin ) == GPIO_PIN_SET ? true : false);
 8002fa4:	2380      	movs	r3, #128	; 0x80
 8002fa6:	015a      	lsls	r2, r3, #5
 8002fa8:	23a0      	movs	r3, #160	; 0xa0
 8002faa:	05db      	lsls	r3, r3, #23
 8002fac:	0011      	movs	r1, r2
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f000 ffa2 	bl	8003ef8 <HAL_GPIO_ReadPin>
 8002fb4:	0003      	movs	r3, r0
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	425a      	negs	r2, r3
 8002fba:	4153      	adcs	r3, r2
 8002fbc:	b2db      	uxtb	r3, r3
}
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <get_systick>:
		astronode_send_cmd_rr () ;
		astronode_send_cmd_cr () ;
	}
}
uint32_t get_systick ( void )
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8002fc8:	f000 fc40 	bl	800384c <HAL_GetTick>
 8002fcc:	0003      	movs	r3, r0
}
 8002fce:	0018      	movs	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	000a      	movs	r2, r1
 8002fde:	1cbb      	adds	r3, r7, #2
 8002fe0:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 8002fe2:	f7ff ffef 	bl	8002fc4 <get_systick>
 8002fe6:	0002      	movs	r2, r0
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	1cba      	adds	r2, r7, #2
 8002fee:	8812      	ldrh	r2, [r2, #0]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	419b      	sbcs	r3, r3
 8002ff4:	425b      	negs	r3, r3
 8002ff6:	b2db      	uxtb	r3, r3
}
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b002      	add	sp, #8
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <my_astro_on>:
void my_ldg_off ( void )
{
	HAL_GPIO_WritePin ( GPIOA , LDG_Pin , GPIO_PIN_RESET ) ;
}
void my_astro_on ( void )
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8003004:	23a0      	movs	r3, #160	; 0xa0
 8003006:	05db      	lsls	r3, r3, #23
 8003008:	2201      	movs	r2, #1
 800300a:	2140      	movs	r1, #64	; 0x40
 800300c:	0018      	movs	r0, r3
 800300e:	f000 ff90 	bl	8003f32 <HAL_GPIO_WritePin>
	MX_USART1_UART_Init () ;
 8003012:	f7ff fdeb 	bl	8002bec <MX_USART1_UART_Init>
}
 8003016:	46c0      	nop			; (mov r8, r8)
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <my_astro_off>:
void my_astro_off ( void )
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8003020:	23a0      	movs	r3, #160	; 0xa0
 8003022:	05db      	lsls	r3, r3, #23
 8003024:	2200      	movs	r2, #0
 8003026:	2140      	movs	r1, #64	; 0x40
 8003028:	0018      	movs	r0, r3
 800302a:	f000 ff82 	bl	8003f32 <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_ASTRO ) ;
 800302e:	4b03      	ldr	r3, [pc, #12]	; (800303c <my_astro_off+0x20>)
 8003030:	0018      	movs	r0, r3
 8003032:	f003 f829 	bl	8006088 <HAL_UART_DeInit>
}
 8003036:	46c0      	nop			; (mov r8, r8)
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	200007d0 	.word	0x200007d0

08003040 <my_lx6_on>:
void my_lx6_on ( void )
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8003044:	2380      	movs	r3, #128	; 0x80
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	4808      	ldr	r0, [pc, #32]	; (800306c <my_lx6_on+0x2c>)
 800304a:	2201      	movs	r2, #1
 800304c:	0019      	movs	r1, r3
 800304e:	f000 ff70 	bl	8003f32 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_SET ) ;
 8003052:	2380      	movs	r3, #128	; 0x80
 8003054:	015b      	lsls	r3, r3, #5
 8003056:	4805      	ldr	r0, [pc, #20]	; (800306c <my_lx6_on+0x2c>)
 8003058:	2201      	movs	r2, #1
 800305a:	0019      	movs	r1, r3
 800305c:	f000 ff69 	bl	8003f32 <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 8003060:	f7ff fe60 	bl	8002d24 <MX_USART3_UART_Init>
}
 8003064:	46c0      	nop			; (mov r8, r8)
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	46c0      	nop			; (mov r8, r8)
 800306c:	50000800 	.word	0x50000800

08003070 <my_lx6_off>:
void my_lx6_off ( void )
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8003074:	2380      	movs	r3, #128	; 0x80
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4809      	ldr	r0, [pc, #36]	; (80030a0 <my_lx6_off+0x30>)
 800307a:	2200      	movs	r2, #0
 800307c:	0019      	movs	r1, r3
 800307e:	f000 ff58 	bl	8003f32 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_RESET ) ;
 8003082:	2380      	movs	r3, #128	; 0x80
 8003084:	015b      	lsls	r3, r3, #5
 8003086:	4806      	ldr	r0, [pc, #24]	; (80030a0 <my_lx6_off+0x30>)
 8003088:	2200      	movs	r2, #0
 800308a:	0019      	movs	r1, r3
 800308c:	f000 ff51 	bl	8003f32 <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_Lx6 ) ;
 8003090:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <my_lx6_off+0x34>)
 8003092:	0018      	movs	r0, r3
 8003094:	f002 fff8 	bl	8006088 <HAL_UART_DeInit>
}
 8003098:	46c0      	nop			; (mov r8, r8)
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	46c0      	nop			; (mov r8, r8)
 80030a0:	50000800 	.word	0x50000800
 80030a4:	200008f8 	.word	0x200008f8

080030a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a0a      	ldr	r2, [pc, #40]	; (80030e0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d10d      	bne.n	80030d6 <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		tim_seconds++ ;
 80030ba:	4b0a      	ldr	r3, [pc, #40]	; (80030e4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80030bc:	881b      	ldrh	r3, [r3, #0]
 80030be:	3301      	adds	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	4b08      	ldr	r3, [pc, #32]	; (80030e4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80030c4:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 80030c6:	4b07      	ldr	r3, [pc, #28]	; (80030e4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80030c8:	881a      	ldrh	r2, [r3, #0]
 80030ca:	23e1      	movs	r3, #225	; 0xe1
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d901      	bls.n	80030d6 <HAL_TIM_PeriodElapsedCallback+0x2e>
		  {
			  HAL_NVIC_SystemReset () ;
 80030d2:	f000 fccc 	bl	8003a6e <HAL_NVIC_SystemReset>
		  }
	}
}
 80030d6:	46c0      	nop			; (mov r8, r8)
 80030d8:	46bd      	mov	sp, r7
 80030da:	b002      	add	sp, #8
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	40001000 	.word	0x40001000
 80030e4:	20000bf2 	.word	0x20000bf2

080030e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030ec:	b672      	cpsid	i
}
 80030ee:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030f0:	e7fe      	b.n	80030f0 <Error_Handler+0x8>
	...

080030f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030fa:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <HAL_MspInit+0x44>)
 80030fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030fe:	4b0e      	ldr	r3, [pc, #56]	; (8003138 <HAL_MspInit+0x44>)
 8003100:	2101      	movs	r1, #1
 8003102:	430a      	orrs	r2, r1
 8003104:	641a      	str	r2, [r3, #64]	; 0x40
 8003106:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <HAL_MspInit+0x44>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	2201      	movs	r2, #1
 800310c:	4013      	ands	r3, r2
 800310e:	607b      	str	r3, [r7, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003112:	4b09      	ldr	r3, [pc, #36]	; (8003138 <HAL_MspInit+0x44>)
 8003114:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003116:	4b08      	ldr	r3, [pc, #32]	; (8003138 <HAL_MspInit+0x44>)
 8003118:	2180      	movs	r1, #128	; 0x80
 800311a:	0549      	lsls	r1, r1, #21
 800311c:	430a      	orrs	r2, r1
 800311e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003120:	4b05      	ldr	r3, [pc, #20]	; (8003138 <HAL_MspInit+0x44>)
 8003122:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003124:	2380      	movs	r3, #128	; 0x80
 8003126:	055b      	lsls	r3, r3, #21
 8003128:	4013      	ands	r3, r2
 800312a:	603b      	str	r3, [r7, #0]
 800312c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	46bd      	mov	sp, r7
 8003132:	b002      	add	sp, #8
 8003134:	bd80      	pop	{r7, pc}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	40021000 	.word	0x40021000

0800313c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800313c:	b590      	push	{r4, r7, lr}
 800313e:	b097      	sub	sp, #92	; 0x5c
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003144:	2344      	movs	r3, #68	; 0x44
 8003146:	18fb      	adds	r3, r7, r3
 8003148:	0018      	movs	r0, r3
 800314a:	2314      	movs	r3, #20
 800314c:	001a      	movs	r2, r3
 800314e:	2100      	movs	r1, #0
 8003150:	f007 fc2c 	bl	800a9ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003154:	2410      	movs	r4, #16
 8003156:	193b      	adds	r3, r7, r4
 8003158:	0018      	movs	r0, r3
 800315a:	2334      	movs	r3, #52	; 0x34
 800315c:	001a      	movs	r2, r3
 800315e:	2100      	movs	r1, #0
 8003160:	f007 fc24 	bl	800a9ac <memset>
  if(hi2c->Instance==I2C1)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a22      	ldr	r2, [pc, #136]	; (80031f4 <HAL_I2C_MspInit+0xb8>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d13d      	bne.n	80031ea <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800316e:	193b      	adds	r3, r7, r4
 8003170:	2220      	movs	r2, #32
 8003172:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003174:	193b      	adds	r3, r7, r4
 8003176:	2200      	movs	r2, #0
 8003178:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800317a:	193b      	adds	r3, r7, r4
 800317c:	0018      	movs	r0, r3
 800317e:	f001 fd33 	bl	8004be8 <HAL_RCCEx_PeriphCLKConfig>
 8003182:	1e03      	subs	r3, r0, #0
 8003184:	d001      	beq.n	800318a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003186:	f7ff ffaf 	bl	80030e8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800318a:	4b1b      	ldr	r3, [pc, #108]	; (80031f8 <HAL_I2C_MspInit+0xbc>)
 800318c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800318e:	4b1a      	ldr	r3, [pc, #104]	; (80031f8 <HAL_I2C_MspInit+0xbc>)
 8003190:	2102      	movs	r1, #2
 8003192:	430a      	orrs	r2, r1
 8003194:	635a      	str	r2, [r3, #52]	; 0x34
 8003196:	4b18      	ldr	r3, [pc, #96]	; (80031f8 <HAL_I2C_MspInit+0xbc>)
 8003198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800319a:	2202      	movs	r2, #2
 800319c:	4013      	ands	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]
 80031a0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LIS_SCL_Pin|LIS_SDA_Pin;
 80031a2:	2144      	movs	r1, #68	; 0x44
 80031a4:	187b      	adds	r3, r7, r1
 80031a6:	22c0      	movs	r2, #192	; 0xc0
 80031a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031aa:	187b      	adds	r3, r7, r1
 80031ac:	2212      	movs	r2, #18
 80031ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b0:	187b      	adds	r3, r7, r1
 80031b2:	2200      	movs	r2, #0
 80031b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031b6:	187b      	adds	r3, r7, r1
 80031b8:	2200      	movs	r2, #0
 80031ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80031bc:	187b      	adds	r3, r7, r1
 80031be:	2206      	movs	r2, #6
 80031c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031c2:	187b      	adds	r3, r7, r1
 80031c4:	4a0d      	ldr	r2, [pc, #52]	; (80031fc <HAL_I2C_MspInit+0xc0>)
 80031c6:	0019      	movs	r1, r3
 80031c8:	0010      	movs	r0, r2
 80031ca:	f000 fc61 	bl	8003a90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80031ce:	4b0a      	ldr	r3, [pc, #40]	; (80031f8 <HAL_I2C_MspInit+0xbc>)
 80031d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031d2:	4b09      	ldr	r3, [pc, #36]	; (80031f8 <HAL_I2C_MspInit+0xbc>)
 80031d4:	2180      	movs	r1, #128	; 0x80
 80031d6:	0389      	lsls	r1, r1, #14
 80031d8:	430a      	orrs	r2, r1
 80031da:	63da      	str	r2, [r3, #60]	; 0x3c
 80031dc:	4b06      	ldr	r3, [pc, #24]	; (80031f8 <HAL_I2C_MspInit+0xbc>)
 80031de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031e0:	2380      	movs	r3, #128	; 0x80
 80031e2:	039b      	lsls	r3, r3, #14
 80031e4:	4013      	ands	r3, r2
 80031e6:	60bb      	str	r3, [r7, #8]
 80031e8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	46bd      	mov	sp, r7
 80031ee:	b017      	add	sp, #92	; 0x5c
 80031f0:	bd90      	pop	{r4, r7, pc}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	40005400 	.word	0x40005400
 80031f8:	40021000 	.word	0x40021000
 80031fc:	50000400 	.word	0x50000400

08003200 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003200:	b590      	push	{r4, r7, lr}
 8003202:	b091      	sub	sp, #68	; 0x44
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003208:	240c      	movs	r4, #12
 800320a:	193b      	adds	r3, r7, r4
 800320c:	0018      	movs	r0, r3
 800320e:	2334      	movs	r3, #52	; 0x34
 8003210:	001a      	movs	r2, r3
 8003212:	2100      	movs	r1, #0
 8003214:	f007 fbca 	bl	800a9ac <memset>
  if(hrtc->Instance==RTC)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a15      	ldr	r2, [pc, #84]	; (8003274 <HAL_RTC_MspInit+0x74>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d124      	bne.n	800326c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003222:	193b      	adds	r3, r7, r4
 8003224:	2280      	movs	r2, #128	; 0x80
 8003226:	0292      	lsls	r2, r2, #10
 8003228:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800322a:	193b      	adds	r3, r7, r4
 800322c:	2280      	movs	r2, #128	; 0x80
 800322e:	0092      	lsls	r2, r2, #2
 8003230:	631a      	str	r2, [r3, #48]	; 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003232:	193b      	adds	r3, r7, r4
 8003234:	0018      	movs	r0, r3
 8003236:	f001 fcd7 	bl	8004be8 <HAL_RCCEx_PeriphCLKConfig>
 800323a:	1e03      	subs	r3, r0, #0
 800323c:	d001      	beq.n	8003242 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800323e:	f7ff ff53 	bl	80030e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003242:	4b0d      	ldr	r3, [pc, #52]	; (8003278 <HAL_RTC_MspInit+0x78>)
 8003244:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003246:	4b0c      	ldr	r3, [pc, #48]	; (8003278 <HAL_RTC_MspInit+0x78>)
 8003248:	2180      	movs	r1, #128	; 0x80
 800324a:	0209      	lsls	r1, r1, #8
 800324c:	430a      	orrs	r2, r1
 800324e:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003250:	4b09      	ldr	r3, [pc, #36]	; (8003278 <HAL_RTC_MspInit+0x78>)
 8003252:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <HAL_RTC_MspInit+0x78>)
 8003256:	2180      	movs	r1, #128	; 0x80
 8003258:	00c9      	lsls	r1, r1, #3
 800325a:	430a      	orrs	r2, r1
 800325c:	63da      	str	r2, [r3, #60]	; 0x3c
 800325e:	4b06      	ldr	r3, [pc, #24]	; (8003278 <HAL_RTC_MspInit+0x78>)
 8003260:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003262:	2380      	movs	r3, #128	; 0x80
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	4013      	ands	r3, r2
 8003268:	60bb      	str	r3, [r7, #8]
 800326a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800326c:	46c0      	nop			; (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	b011      	add	sp, #68	; 0x44
 8003272:	bd90      	pop	{r4, r7, pc}
 8003274:	40002800 	.word	0x40002800
 8003278:	40021000 	.word	0x40021000

0800327c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a0d      	ldr	r2, [pc, #52]	; (80032c0 <HAL_TIM_Base_MspInit+0x44>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d113      	bne.n	80032b6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800328e:	4b0d      	ldr	r3, [pc, #52]	; (80032c4 <HAL_TIM_Base_MspInit+0x48>)
 8003290:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003292:	4b0c      	ldr	r3, [pc, #48]	; (80032c4 <HAL_TIM_Base_MspInit+0x48>)
 8003294:	2110      	movs	r1, #16
 8003296:	430a      	orrs	r2, r1
 8003298:	63da      	str	r2, [r3, #60]	; 0x3c
 800329a:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <HAL_TIM_Base_MspInit+0x48>)
 800329c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800329e:	2210      	movs	r2, #16
 80032a0:	4013      	ands	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 80032a6:	2200      	movs	r2, #0
 80032a8:	2100      	movs	r1, #0
 80032aa:	2011      	movs	r0, #17
 80032ac:	f000 fbba 	bl	8003a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 80032b0:	2011      	movs	r0, #17
 80032b2:	f000 fbcc 	bl	8003a4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	46bd      	mov	sp, r7
 80032ba:	b004      	add	sp, #16
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	40001000 	.word	0x40001000
 80032c4:	40021000 	.word	0x40021000

080032c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032c8:	b590      	push	{r4, r7, lr}
 80032ca:	b09b      	sub	sp, #108	; 0x6c
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d0:	2354      	movs	r3, #84	; 0x54
 80032d2:	18fb      	adds	r3, r7, r3
 80032d4:	0018      	movs	r0, r3
 80032d6:	2314      	movs	r3, #20
 80032d8:	001a      	movs	r2, r3
 80032da:	2100      	movs	r1, #0
 80032dc:	f007 fb66 	bl	800a9ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032e0:	2420      	movs	r4, #32
 80032e2:	193b      	adds	r3, r7, r4
 80032e4:	0018      	movs	r0, r3
 80032e6:	2334      	movs	r3, #52	; 0x34
 80032e8:	001a      	movs	r2, r3
 80032ea:	2100      	movs	r1, #0
 80032ec:	f007 fb5e 	bl	800a9ac <memset>
  if(huart->Instance==USART1)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a61      	ldr	r2, [pc, #388]	; (800347c <HAL_UART_MspInit+0x1b4>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d140      	bne.n	800337c <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80032fa:	193b      	adds	r3, r7, r4
 80032fc:	2201      	movs	r2, #1
 80032fe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003300:	193b      	adds	r3, r7, r4
 8003302:	2200      	movs	r2, #0
 8003304:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003306:	193b      	adds	r3, r7, r4
 8003308:	0018      	movs	r0, r3
 800330a:	f001 fc6d 	bl	8004be8 <HAL_RCCEx_PeriphCLKConfig>
 800330e:	1e03      	subs	r3, r0, #0
 8003310:	d001      	beq.n	8003316 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003312:	f7ff fee9 	bl	80030e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003316:	4b5a      	ldr	r3, [pc, #360]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003318:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800331a:	4b59      	ldr	r3, [pc, #356]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 800331c:	2180      	movs	r1, #128	; 0x80
 800331e:	01c9      	lsls	r1, r1, #7
 8003320:	430a      	orrs	r2, r1
 8003322:	641a      	str	r2, [r3, #64]	; 0x40
 8003324:	4b56      	ldr	r3, [pc, #344]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003326:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003328:	2380      	movs	r3, #128	; 0x80
 800332a:	01db      	lsls	r3, r3, #7
 800332c:	4013      	ands	r3, r2
 800332e:	61fb      	str	r3, [r7, #28]
 8003330:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003332:	4b53      	ldr	r3, [pc, #332]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003334:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003336:	4b52      	ldr	r3, [pc, #328]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003338:	2101      	movs	r1, #1
 800333a:	430a      	orrs	r2, r1
 800333c:	635a      	str	r2, [r3, #52]	; 0x34
 800333e:	4b50      	ldr	r3, [pc, #320]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003342:	2201      	movs	r2, #1
 8003344:	4013      	ands	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
 8003348:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ASTRO_TXD_Pin|ASTRO_RXD_Pin;
 800334a:	2154      	movs	r1, #84	; 0x54
 800334c:	187b      	adds	r3, r7, r1
 800334e:	22c0      	movs	r2, #192	; 0xc0
 8003350:	00d2      	lsls	r2, r2, #3
 8003352:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003354:	187b      	adds	r3, r7, r1
 8003356:	2202      	movs	r2, #2
 8003358:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800335a:	187b      	adds	r3, r7, r1
 800335c:	2200      	movs	r2, #0
 800335e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003360:	187b      	adds	r3, r7, r1
 8003362:	2200      	movs	r2, #0
 8003364:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003366:	187b      	adds	r3, r7, r1
 8003368:	2201      	movs	r2, #1
 800336a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800336c:	187a      	adds	r2, r7, r1
 800336e:	23a0      	movs	r3, #160	; 0xa0
 8003370:	05db      	lsls	r3, r3, #23
 8003372:	0011      	movs	r1, r2
 8003374:	0018      	movs	r0, r3
 8003376:	f000 fb8b 	bl	8003a90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800337a:	e07b      	b.n	8003474 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a40      	ldr	r2, [pc, #256]	; (8003484 <HAL_UART_MspInit+0x1bc>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d140      	bne.n	8003408 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003386:	2120      	movs	r1, #32
 8003388:	187b      	adds	r3, r7, r1
 800338a:	2202      	movs	r2, #2
 800338c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800338e:	187b      	adds	r3, r7, r1
 8003390:	2200      	movs	r2, #0
 8003392:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003394:	187b      	adds	r3, r7, r1
 8003396:	0018      	movs	r0, r3
 8003398:	f001 fc26 	bl	8004be8 <HAL_RCCEx_PeriphCLKConfig>
 800339c:	1e03      	subs	r3, r0, #0
 800339e:	d001      	beq.n	80033a4 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 80033a0:	f7ff fea2 	bl	80030e8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80033a4:	4b36      	ldr	r3, [pc, #216]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 80033a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033a8:	4b35      	ldr	r3, [pc, #212]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 80033aa:	2180      	movs	r1, #128	; 0x80
 80033ac:	0289      	lsls	r1, r1, #10
 80033ae:	430a      	orrs	r2, r1
 80033b0:	63da      	str	r2, [r3, #60]	; 0x3c
 80033b2:	4b33      	ldr	r3, [pc, #204]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 80033b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033b6:	2380      	movs	r3, #128	; 0x80
 80033b8:	029b      	lsls	r3, r3, #10
 80033ba:	4013      	ands	r3, r2
 80033bc:	617b      	str	r3, [r7, #20]
 80033be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c0:	4b2f      	ldr	r3, [pc, #188]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 80033c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033c4:	4b2e      	ldr	r3, [pc, #184]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 80033c6:	2101      	movs	r1, #1
 80033c8:	430a      	orrs	r2, r1
 80033ca:	635a      	str	r2, [r3, #52]	; 0x34
 80033cc:	4b2c      	ldr	r3, [pc, #176]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 80033ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033d0:	2201      	movs	r2, #1
 80033d2:	4013      	ands	r3, r2
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DBG_TXD_Pin|DBG_RXD_Pin;
 80033d8:	2154      	movs	r1, #84	; 0x54
 80033da:	187b      	adds	r3, r7, r1
 80033dc:	220c      	movs	r2, #12
 80033de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e0:	187b      	adds	r3, r7, r1
 80033e2:	2202      	movs	r2, #2
 80033e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033e6:	187b      	adds	r3, r7, r1
 80033e8:	2201      	movs	r2, #1
 80033ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ec:	187b      	adds	r3, r7, r1
 80033ee:	2200      	movs	r2, #0
 80033f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80033f2:	187b      	adds	r3, r7, r1
 80033f4:	2201      	movs	r2, #1
 80033f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f8:	187a      	adds	r2, r7, r1
 80033fa:	23a0      	movs	r3, #160	; 0xa0
 80033fc:	05db      	lsls	r3, r3, #23
 80033fe:	0011      	movs	r1, r2
 8003400:	0018      	movs	r0, r3
 8003402:	f000 fb45 	bl	8003a90 <HAL_GPIO_Init>
}
 8003406:	e035      	b.n	8003474 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART3)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a1e      	ldr	r2, [pc, #120]	; (8003488 <HAL_UART_MspInit+0x1c0>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d130      	bne.n	8003474 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003412:	4b1b      	ldr	r3, [pc, #108]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003414:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003416:	4b1a      	ldr	r3, [pc, #104]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003418:	2180      	movs	r1, #128	; 0x80
 800341a:	02c9      	lsls	r1, r1, #11
 800341c:	430a      	orrs	r2, r1
 800341e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003420:	4b17      	ldr	r3, [pc, #92]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003422:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003424:	2380      	movs	r3, #128	; 0x80
 8003426:	02db      	lsls	r3, r3, #11
 8003428:	4013      	ands	r3, r2
 800342a:	60fb      	str	r3, [r7, #12]
 800342c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800342e:	4b14      	ldr	r3, [pc, #80]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003430:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003432:	4b13      	ldr	r3, [pc, #76]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 8003434:	2104      	movs	r1, #4
 8003436:	430a      	orrs	r2, r1
 8003438:	635a      	str	r2, [r3, #52]	; 0x34
 800343a:	4b11      	ldr	r3, [pc, #68]	; (8003480 <HAL_UART_MspInit+0x1b8>)
 800343c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800343e:	2204      	movs	r2, #4
 8003440:	4013      	ands	r3, r2
 8003442:	60bb      	str	r3, [r7, #8]
 8003444:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = L86_RXD_Pin|L86_TXD_Pin;
 8003446:	2154      	movs	r1, #84	; 0x54
 8003448:	187b      	adds	r3, r7, r1
 800344a:	22c0      	movs	r2, #192	; 0xc0
 800344c:	0112      	lsls	r2, r2, #4
 800344e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003450:	187b      	adds	r3, r7, r1
 8003452:	2202      	movs	r2, #2
 8003454:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003456:	187b      	adds	r3, r7, r1
 8003458:	2200      	movs	r2, #0
 800345a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345c:	187b      	adds	r3, r7, r1
 800345e:	2200      	movs	r2, #0
 8003460:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 8003462:	187b      	adds	r3, r7, r1
 8003464:	2200      	movs	r2, #0
 8003466:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003468:	187b      	adds	r3, r7, r1
 800346a:	4a08      	ldr	r2, [pc, #32]	; (800348c <HAL_UART_MspInit+0x1c4>)
 800346c:	0019      	movs	r1, r3
 800346e:	0010      	movs	r0, r2
 8003470:	f000 fb0e 	bl	8003a90 <HAL_GPIO_Init>
}
 8003474:	46c0      	nop			; (mov r8, r8)
 8003476:	46bd      	mov	sp, r7
 8003478:	b01b      	add	sp, #108	; 0x6c
 800347a:	bd90      	pop	{r4, r7, pc}
 800347c:	40013800 	.word	0x40013800
 8003480:	40021000 	.word	0x40021000
 8003484:	40004400 	.word	0x40004400
 8003488:	40004800 	.word	0x40004800
 800348c:	50000800 	.word	0x50000800

08003490 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a1c      	ldr	r2, [pc, #112]	; (8003510 <HAL_UART_MspDeInit+0x80>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d10e      	bne.n	80034c0 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80034a2:	4b1c      	ldr	r3, [pc, #112]	; (8003514 <HAL_UART_MspDeInit+0x84>)
 80034a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034a6:	4b1b      	ldr	r3, [pc, #108]	; (8003514 <HAL_UART_MspDeInit+0x84>)
 80034a8:	491b      	ldr	r1, [pc, #108]	; (8003518 <HAL_UART_MspDeInit+0x88>)
 80034aa:	400a      	ands	r2, r1
 80034ac:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, ASTRO_TXD_Pin|ASTRO_RXD_Pin);
 80034ae:	23c0      	movs	r3, #192	; 0xc0
 80034b0:	00da      	lsls	r2, r3, #3
 80034b2:	23a0      	movs	r3, #160	; 0xa0
 80034b4:	05db      	lsls	r3, r3, #23
 80034b6:	0011      	movs	r1, r2
 80034b8:	0018      	movs	r0, r3
 80034ba:	f000 fc4d 	bl	8003d58 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 80034be:	e023      	b.n	8003508 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART2)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a15      	ldr	r2, [pc, #84]	; (800351c <HAL_UART_MspDeInit+0x8c>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d10c      	bne.n	80034e4 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 80034ca:	4b12      	ldr	r3, [pc, #72]	; (8003514 <HAL_UART_MspDeInit+0x84>)
 80034cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034ce:	4b11      	ldr	r3, [pc, #68]	; (8003514 <HAL_UART_MspDeInit+0x84>)
 80034d0:	4913      	ldr	r1, [pc, #76]	; (8003520 <HAL_UART_MspDeInit+0x90>)
 80034d2:	400a      	ands	r2, r1
 80034d4:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TXD_Pin|DBG_RXD_Pin);
 80034d6:	23a0      	movs	r3, #160	; 0xa0
 80034d8:	05db      	lsls	r3, r3, #23
 80034da:	210c      	movs	r1, #12
 80034dc:	0018      	movs	r0, r3
 80034de:	f000 fc3b 	bl	8003d58 <HAL_GPIO_DeInit>
}
 80034e2:	e011      	b.n	8003508 <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART3)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a0e      	ldr	r2, [pc, #56]	; (8003524 <HAL_UART_MspDeInit+0x94>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d10c      	bne.n	8003508 <HAL_UART_MspDeInit+0x78>
    __HAL_RCC_USART3_CLK_DISABLE();
 80034ee:	4b09      	ldr	r3, [pc, #36]	; (8003514 <HAL_UART_MspDeInit+0x84>)
 80034f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034f2:	4b08      	ldr	r3, [pc, #32]	; (8003514 <HAL_UART_MspDeInit+0x84>)
 80034f4:	490c      	ldr	r1, [pc, #48]	; (8003528 <HAL_UART_MspDeInit+0x98>)
 80034f6:	400a      	ands	r2, r1
 80034f8:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOC, L86_RXD_Pin|L86_TXD_Pin);
 80034fa:	23c0      	movs	r3, #192	; 0xc0
 80034fc:	011b      	lsls	r3, r3, #4
 80034fe:	4a0b      	ldr	r2, [pc, #44]	; (800352c <HAL_UART_MspDeInit+0x9c>)
 8003500:	0019      	movs	r1, r3
 8003502:	0010      	movs	r0, r2
 8003504:	f000 fc28 	bl	8003d58 <HAL_GPIO_DeInit>
}
 8003508:	46c0      	nop			; (mov r8, r8)
 800350a:	46bd      	mov	sp, r7
 800350c:	b002      	add	sp, #8
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40013800 	.word	0x40013800
 8003514:	40021000 	.word	0x40021000
 8003518:	ffffbfff 	.word	0xffffbfff
 800351c:	40004400 	.word	0x40004400
 8003520:	fffdffff 	.word	0xfffdffff
 8003524:	40004800 	.word	0x40004800
 8003528:	fffbffff 	.word	0xfffbffff
 800352c:	50000800 	.word	0x50000800

08003530 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003534:	e7fe      	b.n	8003534 <NMI_Handler+0x4>

08003536 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003536:	b580      	push	{r7, lr}
 8003538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800353a:	e7fe      	b.n	800353a <HardFault_Handler+0x4>

0800353c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003540:	46c0      	nop			; (mov r8, r8)
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800354a:	46c0      	nop			; (mov r8, r8)
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003554:	f000 f968 	bl	8003828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003558:	46c0      	nop			; (mov r8, r8)
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
	...

08003560 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003564:	4b03      	ldr	r3, [pc, #12]	; (8003574 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003566:	0018      	movs	r0, r3
 8003568:	f002 fae0 	bl	8005b2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 800356c:	46c0      	nop			; (mov r8, r8)
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	20000784 	.word	0x20000784

08003578 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  return 1;
 800357c:	2301      	movs	r3, #1
}
 800357e:	0018      	movs	r0, r3
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <_kill>:

int _kill(int pid, int sig)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800358e:	f007 fab9 	bl	800ab04 <__errno>
 8003592:	0003      	movs	r3, r0
 8003594:	2216      	movs	r2, #22
 8003596:	601a      	str	r2, [r3, #0]
  return -1;
 8003598:	2301      	movs	r3, #1
 800359a:	425b      	negs	r3, r3
}
 800359c:	0018      	movs	r0, r3
 800359e:	46bd      	mov	sp, r7
 80035a0:	b002      	add	sp, #8
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <_exit>:

void _exit (int status)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035ac:	2301      	movs	r3, #1
 80035ae:	425a      	negs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	0011      	movs	r1, r2
 80035b4:	0018      	movs	r0, r3
 80035b6:	f7ff ffe5 	bl	8003584 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035ba:	e7fe      	b.n	80035ba <_exit+0x16>

080035bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b086      	sub	sp, #24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035c8:	2300      	movs	r3, #0
 80035ca:	617b      	str	r3, [r7, #20]
 80035cc:	e00a      	b.n	80035e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035ce:	e000      	b.n	80035d2 <_read+0x16>
 80035d0:	bf00      	nop
 80035d2:	0001      	movs	r1, r0
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	1c5a      	adds	r2, r3, #1
 80035d8:	60ba      	str	r2, [r7, #8]
 80035da:	b2ca      	uxtb	r2, r1
 80035dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	3301      	adds	r3, #1
 80035e2:	617b      	str	r3, [r7, #20]
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	dbf0      	blt.n	80035ce <_read+0x12>
  }

  return len;
 80035ec:	687b      	ldr	r3, [r7, #4]
}
 80035ee:	0018      	movs	r0, r3
 80035f0:	46bd      	mov	sp, r7
 80035f2:	b006      	add	sp, #24
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b086      	sub	sp, #24
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	60f8      	str	r0, [r7, #12]
 80035fe:	60b9      	str	r1, [r7, #8]
 8003600:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003602:	2300      	movs	r3, #0
 8003604:	617b      	str	r3, [r7, #20]
 8003606:	e009      	b.n	800361c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	1c5a      	adds	r2, r3, #1
 800360c:	60ba      	str	r2, [r7, #8]
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	0018      	movs	r0, r3
 8003612:	e000      	b.n	8003616 <_write+0x20>
 8003614:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	3301      	adds	r3, #1
 800361a:	617b      	str	r3, [r7, #20]
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	429a      	cmp	r2, r3
 8003622:	dbf1      	blt.n	8003608 <_write+0x12>
  }
  return len;
 8003624:	687b      	ldr	r3, [r7, #4]
}
 8003626:	0018      	movs	r0, r3
 8003628:	46bd      	mov	sp, r7
 800362a:	b006      	add	sp, #24
 800362c:	bd80      	pop	{r7, pc}

0800362e <_close>:

int _close(int file)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b082      	sub	sp, #8
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003636:	2301      	movs	r3, #1
 8003638:	425b      	negs	r3, r3
}
 800363a:	0018      	movs	r0, r3
 800363c:	46bd      	mov	sp, r7
 800363e:	b002      	add	sp, #8
 8003640:	bd80      	pop	{r7, pc}

08003642 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	b082      	sub	sp, #8
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
 800364a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	2280      	movs	r2, #128	; 0x80
 8003650:	0192      	lsls	r2, r2, #6
 8003652:	605a      	str	r2, [r3, #4]
  return 0;
 8003654:	2300      	movs	r3, #0
}
 8003656:	0018      	movs	r0, r3
 8003658:	46bd      	mov	sp, r7
 800365a:	b002      	add	sp, #8
 800365c:	bd80      	pop	{r7, pc}

0800365e <_isatty>:

int _isatty(int file)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003666:	2301      	movs	r3, #1
}
 8003668:	0018      	movs	r0, r3
 800366a:	46bd      	mov	sp, r7
 800366c:	b002      	add	sp, #8
 800366e:	bd80      	pop	{r7, pc}

08003670 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800367c:	2300      	movs	r3, #0
}
 800367e:	0018      	movs	r0, r3
 8003680:	46bd      	mov	sp, r7
 8003682:	b004      	add	sp, #16
 8003684:	bd80      	pop	{r7, pc}
	...

08003688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003690:	4a14      	ldr	r2, [pc, #80]	; (80036e4 <_sbrk+0x5c>)
 8003692:	4b15      	ldr	r3, [pc, #84]	; (80036e8 <_sbrk+0x60>)
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800369c:	4b13      	ldr	r3, [pc, #76]	; (80036ec <_sbrk+0x64>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d102      	bne.n	80036aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036a4:	4b11      	ldr	r3, [pc, #68]	; (80036ec <_sbrk+0x64>)
 80036a6:	4a12      	ldr	r2, [pc, #72]	; (80036f0 <_sbrk+0x68>)
 80036a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036aa:	4b10      	ldr	r3, [pc, #64]	; (80036ec <_sbrk+0x64>)
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	18d3      	adds	r3, r2, r3
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d207      	bcs.n	80036c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036b8:	f007 fa24 	bl	800ab04 <__errno>
 80036bc:	0003      	movs	r3, r0
 80036be:	220c      	movs	r2, #12
 80036c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036c2:	2301      	movs	r3, #1
 80036c4:	425b      	negs	r3, r3
 80036c6:	e009      	b.n	80036dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036c8:	4b08      	ldr	r3, [pc, #32]	; (80036ec <_sbrk+0x64>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036ce:	4b07      	ldr	r3, [pc, #28]	; (80036ec <_sbrk+0x64>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	18d2      	adds	r2, r2, r3
 80036d6:	4b05      	ldr	r3, [pc, #20]	; (80036ec <_sbrk+0x64>)
 80036d8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80036da:	68fb      	ldr	r3, [r7, #12]
}
 80036dc:	0018      	movs	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	b006      	add	sp, #24
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	20009000 	.word	0x20009000
 80036e8:	00000400 	.word	0x00000400
 80036ec:	20000d58 	.word	0x20000d58
 80036f0:	20001070 	.word	0x20001070

080036f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036f8:	46c0      	nop			; (mov r8, r8)
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
	...

08003700 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003700:	480d      	ldr	r0, [pc, #52]	; (8003738 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003702:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003704:	f7ff fff6 	bl	80036f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003708:	480c      	ldr	r0, [pc, #48]	; (800373c <LoopForever+0x6>)
  ldr r1, =_edata
 800370a:	490d      	ldr	r1, [pc, #52]	; (8003740 <LoopForever+0xa>)
  ldr r2, =_sidata
 800370c:	4a0d      	ldr	r2, [pc, #52]	; (8003744 <LoopForever+0xe>)
  movs r3, #0
 800370e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003710:	e002      	b.n	8003718 <LoopCopyDataInit>

08003712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003716:	3304      	adds	r3, #4

08003718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800371a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800371c:	d3f9      	bcc.n	8003712 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800371e:	4a0a      	ldr	r2, [pc, #40]	; (8003748 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003720:	4c0a      	ldr	r4, [pc, #40]	; (800374c <LoopForever+0x16>)
  movs r3, #0
 8003722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003724:	e001      	b.n	800372a <LoopFillZerobss>

08003726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003728:	3204      	adds	r2, #4

0800372a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800372a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800372c:	d3fb      	bcc.n	8003726 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800372e:	f007 f9ef 	bl	800ab10 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003732:	f7fe ff39 	bl	80025a8 <main>

08003736 <LoopForever>:

LoopForever:
  b LoopForever
 8003736:	e7fe      	b.n	8003736 <LoopForever>
  ldr   r0, =_estack
 8003738:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800373c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003740:	200006e8 	.word	0x200006e8
  ldr r2, =_sidata
 8003744:	08013250 	.word	0x08013250
  ldr r2, =_sbss
 8003748:	200006e8 	.word	0x200006e8
  ldr r4, =_ebss
 800374c:	20001070 	.word	0x20001070

08003750 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003750:	e7fe      	b.n	8003750 <ADC1_COMP_IRQHandler>
	...

08003754 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800375a:	1dfb      	adds	r3, r7, #7
 800375c:	2200      	movs	r2, #0
 800375e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003760:	4b0b      	ldr	r3, [pc, #44]	; (8003790 <HAL_Init+0x3c>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <HAL_Init+0x3c>)
 8003766:	2180      	movs	r1, #128	; 0x80
 8003768:	0049      	lsls	r1, r1, #1
 800376a:	430a      	orrs	r2, r1
 800376c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800376e:	2000      	movs	r0, #0
 8003770:	f000 f810 	bl	8003794 <HAL_InitTick>
 8003774:	1e03      	subs	r3, r0, #0
 8003776:	d003      	beq.n	8003780 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	2201      	movs	r2, #1
 800377c:	701a      	strb	r2, [r3, #0]
 800377e:	e001      	b.n	8003784 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003780:	f7ff fcb8 	bl	80030f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003784:	1dfb      	adds	r3, r7, #7
 8003786:	781b      	ldrb	r3, [r3, #0]
}
 8003788:	0018      	movs	r0, r3
 800378a:	46bd      	mov	sp, r7
 800378c:	b002      	add	sp, #8
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40022000 	.word	0x40022000

08003794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003794:	b590      	push	{r4, r7, lr}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800379c:	230f      	movs	r3, #15
 800379e:	18fb      	adds	r3, r7, r3
 80037a0:	2200      	movs	r2, #0
 80037a2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80037a4:	4b1d      	ldr	r3, [pc, #116]	; (800381c <HAL_InitTick+0x88>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d02b      	beq.n	8003804 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80037ac:	4b1c      	ldr	r3, [pc, #112]	; (8003820 <HAL_InitTick+0x8c>)
 80037ae:	681c      	ldr	r4, [r3, #0]
 80037b0:	4b1a      	ldr	r3, [pc, #104]	; (800381c <HAL_InitTick+0x88>)
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	0019      	movs	r1, r3
 80037b6:	23fa      	movs	r3, #250	; 0xfa
 80037b8:	0098      	lsls	r0, r3, #2
 80037ba:	f7fc fcbf 	bl	800013c <__udivsi3>
 80037be:	0003      	movs	r3, r0
 80037c0:	0019      	movs	r1, r3
 80037c2:	0020      	movs	r0, r4
 80037c4:	f7fc fcba 	bl	800013c <__udivsi3>
 80037c8:	0003      	movs	r3, r0
 80037ca:	0018      	movs	r0, r3
 80037cc:	f000 f953 	bl	8003a76 <HAL_SYSTICK_Config>
 80037d0:	1e03      	subs	r3, r0, #0
 80037d2:	d112      	bne.n	80037fa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2b03      	cmp	r3, #3
 80037d8:	d80a      	bhi.n	80037f0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	2301      	movs	r3, #1
 80037de:	425b      	negs	r3, r3
 80037e0:	2200      	movs	r2, #0
 80037e2:	0018      	movs	r0, r3
 80037e4:	f000 f91e 	bl	8003a24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80037e8:	4b0e      	ldr	r3, [pc, #56]	; (8003824 <HAL_InitTick+0x90>)
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	601a      	str	r2, [r3, #0]
 80037ee:	e00d      	b.n	800380c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80037f0:	230f      	movs	r3, #15
 80037f2:	18fb      	adds	r3, r7, r3
 80037f4:	2201      	movs	r2, #1
 80037f6:	701a      	strb	r2, [r3, #0]
 80037f8:	e008      	b.n	800380c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80037fa:	230f      	movs	r3, #15
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	2201      	movs	r2, #1
 8003800:	701a      	strb	r2, [r3, #0]
 8003802:	e003      	b.n	800380c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003804:	230f      	movs	r3, #15
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	2201      	movs	r2, #1
 800380a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800380c:	230f      	movs	r3, #15
 800380e:	18fb      	adds	r3, r7, r3
 8003810:	781b      	ldrb	r3, [r3, #0]
}
 8003812:	0018      	movs	r0, r3
 8003814:	46bd      	mov	sp, r7
 8003816:	b005      	add	sp, #20
 8003818:	bd90      	pop	{r4, r7, pc}
 800381a:	46c0      	nop			; (mov r8, r8)
 800381c:	20000030 	.word	0x20000030
 8003820:	20000028 	.word	0x20000028
 8003824:	2000002c 	.word	0x2000002c

08003828 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800382c:	4b05      	ldr	r3, [pc, #20]	; (8003844 <HAL_IncTick+0x1c>)
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	001a      	movs	r2, r3
 8003832:	4b05      	ldr	r3, [pc, #20]	; (8003848 <HAL_IncTick+0x20>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	18d2      	adds	r2, r2, r3
 8003838:	4b03      	ldr	r3, [pc, #12]	; (8003848 <HAL_IncTick+0x20>)
 800383a:	601a      	str	r2, [r3, #0]
}
 800383c:	46c0      	nop			; (mov r8, r8)
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	46c0      	nop			; (mov r8, r8)
 8003844:	20000030 	.word	0x20000030
 8003848:	20000d5c 	.word	0x20000d5c

0800384c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  return uwTick;
 8003850:	4b02      	ldr	r3, [pc, #8]	; (800385c <HAL_GetTick+0x10>)
 8003852:	681b      	ldr	r3, [r3, #0]
}
 8003854:	0018      	movs	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	20000d5c 	.word	0x20000d5c

08003860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003868:	f7ff fff0 	bl	800384c <HAL_GetTick>
 800386c:	0003      	movs	r3, r0
 800386e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	3301      	adds	r3, #1
 8003878:	d005      	beq.n	8003886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800387a:	4b0a      	ldr	r3, [pc, #40]	; (80038a4 <HAL_Delay+0x44>)
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	001a      	movs	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	189b      	adds	r3, r3, r2
 8003884:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003886:	46c0      	nop			; (mov r8, r8)
 8003888:	f7ff ffe0 	bl	800384c <HAL_GetTick>
 800388c:	0002      	movs	r2, r0
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	429a      	cmp	r2, r3
 8003896:	d8f7      	bhi.n	8003888 <HAL_Delay+0x28>
  {
  }
}
 8003898:	46c0      	nop			; (mov r8, r8)
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	46bd      	mov	sp, r7
 800389e:	b004      	add	sp, #16
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	46c0      	nop			; (mov r8, r8)
 80038a4:	20000030 	.word	0x20000030

080038a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	0002      	movs	r2, r0
 80038b0:	1dfb      	adds	r3, r7, #7
 80038b2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80038b4:	1dfb      	adds	r3, r7, #7
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	2b7f      	cmp	r3, #127	; 0x7f
 80038ba:	d809      	bhi.n	80038d0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038bc:	1dfb      	adds	r3, r7, #7
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	001a      	movs	r2, r3
 80038c2:	231f      	movs	r3, #31
 80038c4:	401a      	ands	r2, r3
 80038c6:	4b04      	ldr	r3, [pc, #16]	; (80038d8 <__NVIC_EnableIRQ+0x30>)
 80038c8:	2101      	movs	r1, #1
 80038ca:	4091      	lsls	r1, r2
 80038cc:	000a      	movs	r2, r1
 80038ce:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80038d0:	46c0      	nop			; (mov r8, r8)
 80038d2:	46bd      	mov	sp, r7
 80038d4:	b002      	add	sp, #8
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	e000e100 	.word	0xe000e100

080038dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038dc:	b590      	push	{r4, r7, lr}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	0002      	movs	r2, r0
 80038e4:	6039      	str	r1, [r7, #0]
 80038e6:	1dfb      	adds	r3, r7, #7
 80038e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80038ea:	1dfb      	adds	r3, r7, #7
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	2b7f      	cmp	r3, #127	; 0x7f
 80038f0:	d828      	bhi.n	8003944 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038f2:	4a2f      	ldr	r2, [pc, #188]	; (80039b0 <__NVIC_SetPriority+0xd4>)
 80038f4:	1dfb      	adds	r3, r7, #7
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	b25b      	sxtb	r3, r3
 80038fa:	089b      	lsrs	r3, r3, #2
 80038fc:	33c0      	adds	r3, #192	; 0xc0
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	589b      	ldr	r3, [r3, r2]
 8003902:	1dfa      	adds	r2, r7, #7
 8003904:	7812      	ldrb	r2, [r2, #0]
 8003906:	0011      	movs	r1, r2
 8003908:	2203      	movs	r2, #3
 800390a:	400a      	ands	r2, r1
 800390c:	00d2      	lsls	r2, r2, #3
 800390e:	21ff      	movs	r1, #255	; 0xff
 8003910:	4091      	lsls	r1, r2
 8003912:	000a      	movs	r2, r1
 8003914:	43d2      	mvns	r2, r2
 8003916:	401a      	ands	r2, r3
 8003918:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	019b      	lsls	r3, r3, #6
 800391e:	22ff      	movs	r2, #255	; 0xff
 8003920:	401a      	ands	r2, r3
 8003922:	1dfb      	adds	r3, r7, #7
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	0018      	movs	r0, r3
 8003928:	2303      	movs	r3, #3
 800392a:	4003      	ands	r3, r0
 800392c:	00db      	lsls	r3, r3, #3
 800392e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003930:	481f      	ldr	r0, [pc, #124]	; (80039b0 <__NVIC_SetPriority+0xd4>)
 8003932:	1dfb      	adds	r3, r7, #7
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	b25b      	sxtb	r3, r3
 8003938:	089b      	lsrs	r3, r3, #2
 800393a:	430a      	orrs	r2, r1
 800393c:	33c0      	adds	r3, #192	; 0xc0
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003942:	e031      	b.n	80039a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003944:	4a1b      	ldr	r2, [pc, #108]	; (80039b4 <__NVIC_SetPriority+0xd8>)
 8003946:	1dfb      	adds	r3, r7, #7
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	0019      	movs	r1, r3
 800394c:	230f      	movs	r3, #15
 800394e:	400b      	ands	r3, r1
 8003950:	3b08      	subs	r3, #8
 8003952:	089b      	lsrs	r3, r3, #2
 8003954:	3306      	adds	r3, #6
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	18d3      	adds	r3, r2, r3
 800395a:	3304      	adds	r3, #4
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	1dfa      	adds	r2, r7, #7
 8003960:	7812      	ldrb	r2, [r2, #0]
 8003962:	0011      	movs	r1, r2
 8003964:	2203      	movs	r2, #3
 8003966:	400a      	ands	r2, r1
 8003968:	00d2      	lsls	r2, r2, #3
 800396a:	21ff      	movs	r1, #255	; 0xff
 800396c:	4091      	lsls	r1, r2
 800396e:	000a      	movs	r2, r1
 8003970:	43d2      	mvns	r2, r2
 8003972:	401a      	ands	r2, r3
 8003974:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	019b      	lsls	r3, r3, #6
 800397a:	22ff      	movs	r2, #255	; 0xff
 800397c:	401a      	ands	r2, r3
 800397e:	1dfb      	adds	r3, r7, #7
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	0018      	movs	r0, r3
 8003984:	2303      	movs	r3, #3
 8003986:	4003      	ands	r3, r0
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800398c:	4809      	ldr	r0, [pc, #36]	; (80039b4 <__NVIC_SetPriority+0xd8>)
 800398e:	1dfb      	adds	r3, r7, #7
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	001c      	movs	r4, r3
 8003994:	230f      	movs	r3, #15
 8003996:	4023      	ands	r3, r4
 8003998:	3b08      	subs	r3, #8
 800399a:	089b      	lsrs	r3, r3, #2
 800399c:	430a      	orrs	r2, r1
 800399e:	3306      	adds	r3, #6
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	18c3      	adds	r3, r0, r3
 80039a4:	3304      	adds	r3, #4
 80039a6:	601a      	str	r2, [r3, #0]
}
 80039a8:	46c0      	nop			; (mov r8, r8)
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b003      	add	sp, #12
 80039ae:	bd90      	pop	{r4, r7, pc}
 80039b0:	e000e100 	.word	0xe000e100
 80039b4:	e000ed00 	.word	0xe000ed00

080039b8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80039bc:	f3bf 8f4f 	dsb	sy
}
 80039c0:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039c2:	4b04      	ldr	r3, [pc, #16]	; (80039d4 <__NVIC_SystemReset+0x1c>)
 80039c4:	4a04      	ldr	r2, [pc, #16]	; (80039d8 <__NVIC_SystemReset+0x20>)
 80039c6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80039c8:	f3bf 8f4f 	dsb	sy
}
 80039cc:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80039ce:	46c0      	nop			; (mov r8, r8)
 80039d0:	e7fd      	b.n	80039ce <__NVIC_SystemReset+0x16>
 80039d2:	46c0      	nop			; (mov r8, r8)
 80039d4:	e000ed00 	.word	0xe000ed00
 80039d8:	05fa0004 	.word	0x05fa0004

080039dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	1e5a      	subs	r2, r3, #1
 80039e8:	2380      	movs	r3, #128	; 0x80
 80039ea:	045b      	lsls	r3, r3, #17
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d301      	bcc.n	80039f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039f0:	2301      	movs	r3, #1
 80039f2:	e010      	b.n	8003a16 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039f4:	4b0a      	ldr	r3, [pc, #40]	; (8003a20 <SysTick_Config+0x44>)
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	3a01      	subs	r2, #1
 80039fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039fc:	2301      	movs	r3, #1
 80039fe:	425b      	negs	r3, r3
 8003a00:	2103      	movs	r1, #3
 8003a02:	0018      	movs	r0, r3
 8003a04:	f7ff ff6a 	bl	80038dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a08:	4b05      	ldr	r3, [pc, #20]	; (8003a20 <SysTick_Config+0x44>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a0e:	4b04      	ldr	r3, [pc, #16]	; (8003a20 <SysTick_Config+0x44>)
 8003a10:	2207      	movs	r2, #7
 8003a12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	0018      	movs	r0, r3
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	b002      	add	sp, #8
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	46c0      	nop			; (mov r8, r8)
 8003a20:	e000e010 	.word	0xe000e010

08003a24 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60b9      	str	r1, [r7, #8]
 8003a2c:	607a      	str	r2, [r7, #4]
 8003a2e:	210f      	movs	r1, #15
 8003a30:	187b      	adds	r3, r7, r1
 8003a32:	1c02      	adds	r2, r0, #0
 8003a34:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	187b      	adds	r3, r7, r1
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	b25b      	sxtb	r3, r3
 8003a3e:	0011      	movs	r1, r2
 8003a40:	0018      	movs	r0, r3
 8003a42:	f7ff ff4b 	bl	80038dc <__NVIC_SetPriority>
}
 8003a46:	46c0      	nop			; (mov r8, r8)
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	b004      	add	sp, #16
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b082      	sub	sp, #8
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	0002      	movs	r2, r0
 8003a56:	1dfb      	adds	r3, r7, #7
 8003a58:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a5a:	1dfb      	adds	r3, r7, #7
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	b25b      	sxtb	r3, r3
 8003a60:	0018      	movs	r0, r3
 8003a62:	f7ff ff21 	bl	80038a8 <__NVIC_EnableIRQ>
}
 8003a66:	46c0      	nop			; (mov r8, r8)
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	b002      	add	sp, #8
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003a72:	f7ff ffa1 	bl	80039b8 <__NVIC_SystemReset>

08003a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b082      	sub	sp, #8
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	0018      	movs	r0, r3
 8003a82:	f7ff ffab 	bl	80039dc <SysTick_Config>
 8003a86:	0003      	movs	r3, r0
}
 8003a88:	0018      	movs	r0, r3
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	b002      	add	sp, #8
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a9e:	e147      	b.n	8003d30 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	4091      	lsls	r1, r2
 8003aaa:	000a      	movs	r2, r1
 8003aac:	4013      	ands	r3, r2
 8003aae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d100      	bne.n	8003ab8 <HAL_GPIO_Init+0x28>
 8003ab6:	e138      	b.n	8003d2a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2203      	movs	r2, #3
 8003abe:	4013      	ands	r3, r2
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d005      	beq.n	8003ad0 <HAL_GPIO_Init+0x40>
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	2203      	movs	r2, #3
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d130      	bne.n	8003b32 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	2203      	movs	r2, #3
 8003adc:	409a      	lsls	r2, r3
 8003ade:	0013      	movs	r3, r2
 8003ae0:	43da      	mvns	r2, r3
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	68da      	ldr	r2, [r3, #12]
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	005b      	lsls	r3, r3, #1
 8003af0:	409a      	lsls	r2, r3
 8003af2:	0013      	movs	r3, r2
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b06:	2201      	movs	r2, #1
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	0013      	movs	r3, r2
 8003b0e:	43da      	mvns	r2, r3
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	4013      	ands	r3, r2
 8003b14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	091b      	lsrs	r3, r3, #4
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	401a      	ands	r2, r3
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	409a      	lsls	r2, r3
 8003b24:	0013      	movs	r3, r2
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2203      	movs	r2, #3
 8003b38:	4013      	ands	r3, r2
 8003b3a:	2b03      	cmp	r3, #3
 8003b3c:	d017      	beq.n	8003b6e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	2203      	movs	r2, #3
 8003b4a:	409a      	lsls	r2, r3
 8003b4c:	0013      	movs	r3, r2
 8003b4e:	43da      	mvns	r2, r3
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	4013      	ands	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	689a      	ldr	r2, [r3, #8]
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	0013      	movs	r3, r2
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	2203      	movs	r2, #3
 8003b74:	4013      	ands	r3, r2
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d123      	bne.n	8003bc2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	08da      	lsrs	r2, r3, #3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	3208      	adds	r2, #8
 8003b82:	0092      	lsls	r2, r2, #2
 8003b84:	58d3      	ldr	r3, [r2, r3]
 8003b86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	2207      	movs	r2, #7
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	220f      	movs	r2, #15
 8003b92:	409a      	lsls	r2, r3
 8003b94:	0013      	movs	r3, r2
 8003b96:	43da      	mvns	r2, r3
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	691a      	ldr	r2, [r3, #16]
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2107      	movs	r1, #7
 8003ba6:	400b      	ands	r3, r1
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	409a      	lsls	r2, r3
 8003bac:	0013      	movs	r3, r2
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	08da      	lsrs	r2, r3, #3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3208      	adds	r2, #8
 8003bbc:	0092      	lsls	r2, r2, #2
 8003bbe:	6939      	ldr	r1, [r7, #16]
 8003bc0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	2203      	movs	r2, #3
 8003bce:	409a      	lsls	r2, r3
 8003bd0:	0013      	movs	r3, r2
 8003bd2:	43da      	mvns	r2, r3
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	2203      	movs	r2, #3
 8003be0:	401a      	ands	r2, r3
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	409a      	lsls	r2, r3
 8003be8:	0013      	movs	r3, r2
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	23c0      	movs	r3, #192	; 0xc0
 8003bfc:	029b      	lsls	r3, r3, #10
 8003bfe:	4013      	ands	r3, r2
 8003c00:	d100      	bne.n	8003c04 <HAL_GPIO_Init+0x174>
 8003c02:	e092      	b.n	8003d2a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003c04:	4a50      	ldr	r2, [pc, #320]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	089b      	lsrs	r3, r3, #2
 8003c0a:	3318      	adds	r3, #24
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	589b      	ldr	r3, [r3, r2]
 8003c10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	2203      	movs	r2, #3
 8003c16:	4013      	ands	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	220f      	movs	r2, #15
 8003c1c:	409a      	lsls	r2, r3
 8003c1e:	0013      	movs	r3, r2
 8003c20:	43da      	mvns	r2, r3
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	4013      	ands	r3, r2
 8003c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	23a0      	movs	r3, #160	; 0xa0
 8003c2c:	05db      	lsls	r3, r3, #23
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d013      	beq.n	8003c5a <HAL_GPIO_Init+0x1ca>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a45      	ldr	r2, [pc, #276]	; (8003d4c <HAL_GPIO_Init+0x2bc>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d00d      	beq.n	8003c56 <HAL_GPIO_Init+0x1c6>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a44      	ldr	r2, [pc, #272]	; (8003d50 <HAL_GPIO_Init+0x2c0>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d007      	beq.n	8003c52 <HAL_GPIO_Init+0x1c2>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a43      	ldr	r2, [pc, #268]	; (8003d54 <HAL_GPIO_Init+0x2c4>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d101      	bne.n	8003c4e <HAL_GPIO_Init+0x1be>
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e006      	b.n	8003c5c <HAL_GPIO_Init+0x1cc>
 8003c4e:	2305      	movs	r3, #5
 8003c50:	e004      	b.n	8003c5c <HAL_GPIO_Init+0x1cc>
 8003c52:	2302      	movs	r3, #2
 8003c54:	e002      	b.n	8003c5c <HAL_GPIO_Init+0x1cc>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <HAL_GPIO_Init+0x1cc>
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	2103      	movs	r1, #3
 8003c60:	400a      	ands	r2, r1
 8003c62:	00d2      	lsls	r2, r2, #3
 8003c64:	4093      	lsls	r3, r2
 8003c66:	693a      	ldr	r2, [r7, #16]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003c6c:	4936      	ldr	r1, [pc, #216]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	089b      	lsrs	r3, r3, #2
 8003c72:	3318      	adds	r3, #24
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c7a:	4b33      	ldr	r3, [pc, #204]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	43da      	mvns	r2, r3
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	4013      	ands	r3, r2
 8003c88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	2380      	movs	r3, #128	; 0x80
 8003c90:	035b      	lsls	r3, r3, #13
 8003c92:	4013      	ands	r3, r2
 8003c94:	d003      	beq.n	8003c9e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c9e:	4b2a      	ldr	r3, [pc, #168]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003ca4:	4b28      	ldr	r3, [pc, #160]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	43da      	mvns	r2, r3
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	2380      	movs	r3, #128	; 0x80
 8003cba:	039b      	lsls	r3, r3, #14
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	d003      	beq.n	8003cc8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cc8:	4b1f      	ldr	r3, [pc, #124]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003cce:	4a1e      	ldr	r2, [pc, #120]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003cd0:	2384      	movs	r3, #132	; 0x84
 8003cd2:	58d3      	ldr	r3, [r2, r3]
 8003cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	43da      	mvns	r2, r3
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	2380      	movs	r3, #128	; 0x80
 8003ce6:	029b      	lsls	r3, r3, #10
 8003ce8:	4013      	ands	r3, r2
 8003cea:	d003      	beq.n	8003cf4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003cf4:	4914      	ldr	r1, [pc, #80]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003cf6:	2284      	movs	r2, #132	; 0x84
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003cfc:	4a12      	ldr	r2, [pc, #72]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003cfe:	2380      	movs	r3, #128	; 0x80
 8003d00:	58d3      	ldr	r3, [r2, r3]
 8003d02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	43da      	mvns	r2, r3
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	2380      	movs	r3, #128	; 0x80
 8003d14:	025b      	lsls	r3, r3, #9
 8003d16:	4013      	ands	r3, r2
 8003d18:	d003      	beq.n	8003d22 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d22:	4909      	ldr	r1, [pc, #36]	; (8003d48 <HAL_GPIO_Init+0x2b8>)
 8003d24:	2280      	movs	r2, #128	; 0x80
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	40da      	lsrs	r2, r3
 8003d38:	1e13      	subs	r3, r2, #0
 8003d3a:	d000      	beq.n	8003d3e <HAL_GPIO_Init+0x2ae>
 8003d3c:	e6b0      	b.n	8003aa0 <HAL_GPIO_Init+0x10>
  }
}
 8003d3e:	46c0      	nop			; (mov r8, r8)
 8003d40:	46c0      	nop			; (mov r8, r8)
 8003d42:	46bd      	mov	sp, r7
 8003d44:	b006      	add	sp, #24
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	40021800 	.word	0x40021800
 8003d4c:	50000400 	.word	0x50000400
 8003d50:	50000800 	.word	0x50000800
 8003d54:	50000c00 	.word	0x50000c00

08003d58 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d62:	2300      	movs	r3, #0
 8003d64:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003d66:	e0b4      	b.n	8003ed2 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003d68:	2201      	movs	r2, #1
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	409a      	lsls	r2, r3
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	4013      	ands	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d100      	bne.n	8003d7c <HAL_GPIO_DeInit+0x24>
 8003d7a:	e0a7      	b.n	8003ecc <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8003d7c:	4a5a      	ldr	r2, [pc, #360]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	089b      	lsrs	r3, r3, #2
 8003d82:	3318      	adds	r3, #24
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	589b      	ldr	r3, [r3, r2]
 8003d88:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	2203      	movs	r2, #3
 8003d8e:	4013      	ands	r3, r2
 8003d90:	00db      	lsls	r3, r3, #3
 8003d92:	220f      	movs	r2, #15
 8003d94:	409a      	lsls	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8003d9c:	687a      	ldr	r2, [r7, #4]
 8003d9e:	23a0      	movs	r3, #160	; 0xa0
 8003da0:	05db      	lsls	r3, r3, #23
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d013      	beq.n	8003dce <HAL_GPIO_DeInit+0x76>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a50      	ldr	r2, [pc, #320]	; (8003eec <HAL_GPIO_DeInit+0x194>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d00d      	beq.n	8003dca <HAL_GPIO_DeInit+0x72>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a4f      	ldr	r2, [pc, #316]	; (8003ef0 <HAL_GPIO_DeInit+0x198>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d007      	beq.n	8003dc6 <HAL_GPIO_DeInit+0x6e>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a4e      	ldr	r2, [pc, #312]	; (8003ef4 <HAL_GPIO_DeInit+0x19c>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d101      	bne.n	8003dc2 <HAL_GPIO_DeInit+0x6a>
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e006      	b.n	8003dd0 <HAL_GPIO_DeInit+0x78>
 8003dc2:	2305      	movs	r3, #5
 8003dc4:	e004      	b.n	8003dd0 <HAL_GPIO_DeInit+0x78>
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	e002      	b.n	8003dd0 <HAL_GPIO_DeInit+0x78>
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e000      	b.n	8003dd0 <HAL_GPIO_DeInit+0x78>
 8003dce:	2300      	movs	r3, #0
 8003dd0:	697a      	ldr	r2, [r7, #20]
 8003dd2:	2103      	movs	r1, #3
 8003dd4:	400a      	ands	r2, r1
 8003dd6:	00d2      	lsls	r2, r2, #3
 8003dd8:	4093      	lsls	r3, r2
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d136      	bne.n	8003e4e <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003de0:	4a41      	ldr	r2, [pc, #260]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003de2:	2380      	movs	r3, #128	; 0x80
 8003de4:	58d3      	ldr	r3, [r2, r3]
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	43d2      	mvns	r2, r2
 8003dea:	493f      	ldr	r1, [pc, #252]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003dec:	4013      	ands	r3, r2
 8003dee:	2280      	movs	r2, #128	; 0x80
 8003df0:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8003df2:	4a3d      	ldr	r2, [pc, #244]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003df4:	2384      	movs	r3, #132	; 0x84
 8003df6:	58d3      	ldr	r3, [r2, r3]
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	43d2      	mvns	r2, r2
 8003dfc:	493a      	ldr	r1, [pc, #232]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003dfe:	4013      	ands	r3, r2
 8003e00:	2284      	movs	r2, #132	; 0x84
 8003e02:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003e04:	4b38      	ldr	r3, [pc, #224]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	43d9      	mvns	r1, r3
 8003e0c:	4b36      	ldr	r3, [pc, #216]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003e0e:	400a      	ands	r2, r1
 8003e10:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003e12:	4b35      	ldr	r3, [pc, #212]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	43d9      	mvns	r1, r3
 8003e1a:	4b33      	ldr	r3, [pc, #204]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003e1c:	400a      	ands	r2, r1
 8003e1e:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	2203      	movs	r2, #3
 8003e24:	4013      	ands	r3, r2
 8003e26:	00db      	lsls	r3, r3, #3
 8003e28:	220f      	movs	r2, #15
 8003e2a:	409a      	lsls	r2, r3
 8003e2c:	0013      	movs	r3, r2
 8003e2e:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8003e30:	4a2d      	ldr	r2, [pc, #180]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	089b      	lsrs	r3, r3, #2
 8003e36:	3318      	adds	r3, #24
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	589a      	ldr	r2, [r3, r2]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	43d9      	mvns	r1, r3
 8003e40:	4829      	ldr	r0, [pc, #164]	; (8003ee8 <HAL_GPIO_DeInit+0x190>)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	089b      	lsrs	r3, r3, #2
 8003e46:	400a      	ands	r2, r1
 8003e48:	3318      	adds	r3, #24
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	2103      	movs	r1, #3
 8003e58:	4099      	lsls	r1, r3
 8003e5a:	000b      	movs	r3, r1
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	08da      	lsrs	r2, r3, #3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	3208      	adds	r2, #8
 8003e6a:	0092      	lsls	r2, r2, #2
 8003e6c:	58d3      	ldr	r3, [r2, r3]
 8003e6e:	697a      	ldr	r2, [r7, #20]
 8003e70:	2107      	movs	r1, #7
 8003e72:	400a      	ands	r2, r1
 8003e74:	0092      	lsls	r2, r2, #2
 8003e76:	210f      	movs	r1, #15
 8003e78:	4091      	lsls	r1, r2
 8003e7a:	000a      	movs	r2, r1
 8003e7c:	43d1      	mvns	r1, r2
 8003e7e:	697a      	ldr	r2, [r7, #20]
 8003e80:	08d2      	lsrs	r2, r2, #3
 8003e82:	4019      	ands	r1, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	3208      	adds	r2, #8
 8003e88:	0092      	lsls	r2, r2, #2
 8003e8a:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	0052      	lsls	r2, r2, #1
 8003e94:	2103      	movs	r1, #3
 8003e96:	4091      	lsls	r1, r2
 8003e98:	000a      	movs	r2, r1
 8003e9a:	43d2      	mvns	r2, r2
 8003e9c:	401a      	ands	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	2101      	movs	r1, #1
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	4091      	lsls	r1, r2
 8003eac:	000a      	movs	r2, r1
 8003eae:	43d2      	mvns	r2, r2
 8003eb0:	401a      	ands	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	0052      	lsls	r2, r2, #1
 8003ebe:	2103      	movs	r1, #3
 8003ec0:	4091      	lsls	r1, r2
 8003ec2:	000a      	movs	r2, r1
 8003ec4:	43d2      	mvns	r2, r2
 8003ec6:	401a      	ands	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	40da      	lsrs	r2, r3
 8003ed8:	1e13      	subs	r3, r2, #0
 8003eda:	d000      	beq.n	8003ede <HAL_GPIO_DeInit+0x186>
 8003edc:	e744      	b.n	8003d68 <HAL_GPIO_DeInit+0x10>
  }
}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	46c0      	nop			; (mov r8, r8)
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	b006      	add	sp, #24
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40021800 	.word	0x40021800
 8003eec:	50000400 	.word	0x50000400
 8003ef0:	50000800 	.word	0x50000800
 8003ef4:	50000c00 	.word	0x50000c00

08003ef8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	000a      	movs	r2, r1
 8003f02:	1cbb      	adds	r3, r7, #2
 8003f04:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	1cba      	adds	r2, r7, #2
 8003f0c:	8812      	ldrh	r2, [r2, #0]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d004      	beq.n	8003f1c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003f12:	230f      	movs	r3, #15
 8003f14:	18fb      	adds	r3, r7, r3
 8003f16:	2201      	movs	r2, #1
 8003f18:	701a      	strb	r2, [r3, #0]
 8003f1a:	e003      	b.n	8003f24 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f1c:	230f      	movs	r3, #15
 8003f1e:	18fb      	adds	r3, r7, r3
 8003f20:	2200      	movs	r2, #0
 8003f22:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003f24:	230f      	movs	r3, #15
 8003f26:	18fb      	adds	r3, r7, r3
 8003f28:	781b      	ldrb	r3, [r3, #0]
}
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	b004      	add	sp, #16
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b082      	sub	sp, #8
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	0008      	movs	r0, r1
 8003f3c:	0011      	movs	r1, r2
 8003f3e:	1cbb      	adds	r3, r7, #2
 8003f40:	1c02      	adds	r2, r0, #0
 8003f42:	801a      	strh	r2, [r3, #0]
 8003f44:	1c7b      	adds	r3, r7, #1
 8003f46:	1c0a      	adds	r2, r1, #0
 8003f48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f4a:	1c7b      	adds	r3, r7, #1
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d004      	beq.n	8003f5c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f52:	1cbb      	adds	r3, r7, #2
 8003f54:	881a      	ldrh	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f5a:	e003      	b.n	8003f64 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f5c:	1cbb      	adds	r3, r7, #2
 8003f5e:	881a      	ldrh	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f64:	46c0      	nop			; (mov r8, r8)
 8003f66:	46bd      	mov	sp, r7
 8003f68:	b002      	add	sp, #8
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e082      	b.n	8004084 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2241      	movs	r2, #65	; 0x41
 8003f82:	5c9b      	ldrb	r3, [r3, r2]
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d107      	bne.n	8003f9a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2240      	movs	r2, #64	; 0x40
 8003f8e:	2100      	movs	r1, #0
 8003f90:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	0018      	movs	r0, r3
 8003f96:	f7ff f8d1 	bl	800313c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2241      	movs	r2, #65	; 0x41
 8003f9e:	2124      	movs	r1, #36	; 0x24
 8003fa0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2101      	movs	r1, #1
 8003fae:	438a      	bics	r2, r1
 8003fb0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4934      	ldr	r1, [pc, #208]	; (800408c <HAL_I2C_Init+0x120>)
 8003fbc:	400a      	ands	r2, r1
 8003fbe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	689a      	ldr	r2, [r3, #8]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4931      	ldr	r1, [pc, #196]	; (8004090 <HAL_I2C_Init+0x124>)
 8003fcc:	400a      	ands	r2, r1
 8003fce:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d108      	bne.n	8003fea <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689a      	ldr	r2, [r3, #8]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2180      	movs	r1, #128	; 0x80
 8003fe2:	0209      	lsls	r1, r1, #8
 8003fe4:	430a      	orrs	r2, r1
 8003fe6:	609a      	str	r2, [r3, #8]
 8003fe8:	e007      	b.n	8003ffa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689a      	ldr	r2, [r3, #8]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2184      	movs	r1, #132	; 0x84
 8003ff4:	0209      	lsls	r1, r1, #8
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d104      	bne.n	800400c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2280      	movs	r2, #128	; 0x80
 8004008:	0112      	lsls	r2, r2, #4
 800400a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	491f      	ldr	r1, [pc, #124]	; (8004094 <HAL_I2C_Init+0x128>)
 8004018:	430a      	orrs	r2, r1
 800401a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68da      	ldr	r2, [r3, #12]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	491a      	ldr	r1, [pc, #104]	; (8004090 <HAL_I2C_Init+0x124>)
 8004028:	400a      	ands	r2, r1
 800402a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	691a      	ldr	r2, [r3, #16]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	431a      	orrs	r2, r3
 8004036:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	69d9      	ldr	r1, [r3, #28]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a1a      	ldr	r2, [r3, #32]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2101      	movs	r1, #1
 8004062:	430a      	orrs	r2, r1
 8004064:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2241      	movs	r2, #65	; 0x41
 8004070:	2120      	movs	r1, #32
 8004072:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2242      	movs	r2, #66	; 0x42
 800407e:	2100      	movs	r1, #0
 8004080:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	0018      	movs	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	b002      	add	sp, #8
 800408a:	bd80      	pop	{r7, pc}
 800408c:	f0ffffff 	.word	0xf0ffffff
 8004090:	ffff7fff 	.word	0xffff7fff
 8004094:	02008000 	.word	0x02008000

08004098 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2241      	movs	r2, #65	; 0x41
 80040a6:	5c9b      	ldrb	r3, [r3, r2]
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b20      	cmp	r3, #32
 80040ac:	d138      	bne.n	8004120 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2240      	movs	r2, #64	; 0x40
 80040b2:	5c9b      	ldrb	r3, [r3, r2]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d101      	bne.n	80040bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80040b8:	2302      	movs	r3, #2
 80040ba:	e032      	b.n	8004122 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2240      	movs	r2, #64	; 0x40
 80040c0:	2101      	movs	r1, #1
 80040c2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2241      	movs	r2, #65	; 0x41
 80040c8:	2124      	movs	r1, #36	; 0x24
 80040ca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2101      	movs	r1, #1
 80040d8:	438a      	bics	r2, r1
 80040da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4911      	ldr	r1, [pc, #68]	; (800412c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80040e8:	400a      	ands	r2, r1
 80040ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6819      	ldr	r1, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2101      	movs	r1, #1
 8004108:	430a      	orrs	r2, r1
 800410a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2241      	movs	r2, #65	; 0x41
 8004110:	2120      	movs	r1, #32
 8004112:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2240      	movs	r2, #64	; 0x40
 8004118:	2100      	movs	r1, #0
 800411a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800411c:	2300      	movs	r3, #0
 800411e:	e000      	b.n	8004122 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004120:	2302      	movs	r3, #2
  }
}
 8004122:	0018      	movs	r0, r3
 8004124:	46bd      	mov	sp, r7
 8004126:	b002      	add	sp, #8
 8004128:	bd80      	pop	{r7, pc}
 800412a:	46c0      	nop			; (mov r8, r8)
 800412c:	ffffefff 	.word	0xffffefff

08004130 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2241      	movs	r2, #65	; 0x41
 800413e:	5c9b      	ldrb	r3, [r3, r2]
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b20      	cmp	r3, #32
 8004144:	d139      	bne.n	80041ba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2240      	movs	r2, #64	; 0x40
 800414a:	5c9b      	ldrb	r3, [r3, r2]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d101      	bne.n	8004154 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004150:	2302      	movs	r3, #2
 8004152:	e033      	b.n	80041bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2240      	movs	r2, #64	; 0x40
 8004158:	2101      	movs	r1, #1
 800415a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2241      	movs	r2, #65	; 0x41
 8004160:	2124      	movs	r1, #36	; 0x24
 8004162:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2101      	movs	r1, #1
 8004170:	438a      	bics	r2, r1
 8004172:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	4a11      	ldr	r2, [pc, #68]	; (80041c4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004180:	4013      	ands	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	021b      	lsls	r3, r3, #8
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	4313      	orrs	r3, r2
 800418c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2101      	movs	r1, #1
 80041a2:	430a      	orrs	r2, r1
 80041a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2241      	movs	r2, #65	; 0x41
 80041aa:	2120      	movs	r1, #32
 80041ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2240      	movs	r2, #64	; 0x40
 80041b2:	2100      	movs	r1, #0
 80041b4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80041b6:	2300      	movs	r3, #0
 80041b8:	e000      	b.n	80041bc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80041ba:	2302      	movs	r3, #2
  }
}
 80041bc:	0018      	movs	r0, r3
 80041be:	46bd      	mov	sp, r7
 80041c0:	b004      	add	sp, #16
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	fffff0ff 	.word	0xfffff0ff

080041c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80041d0:	4b19      	ldr	r3, [pc, #100]	; (8004238 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a19      	ldr	r2, [pc, #100]	; (800423c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80041d6:	4013      	ands	r3, r2
 80041d8:	0019      	movs	r1, r3
 80041da:	4b17      	ldr	r3, [pc, #92]	; (8004238 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	430a      	orrs	r2, r1
 80041e0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	2380      	movs	r3, #128	; 0x80
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d11f      	bne.n	800422c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80041ec:	4b14      	ldr	r3, [pc, #80]	; (8004240 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	0013      	movs	r3, r2
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	189b      	adds	r3, r3, r2
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	4912      	ldr	r1, [pc, #72]	; (8004244 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80041fa:	0018      	movs	r0, r3
 80041fc:	f7fb ff9e 	bl	800013c <__udivsi3>
 8004200:	0003      	movs	r3, r0
 8004202:	3301      	adds	r3, #1
 8004204:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004206:	e008      	b.n	800421a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	3b01      	subs	r3, #1
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	e001      	b.n	800421a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e009      	b.n	800422e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800421a:	4b07      	ldr	r3, [pc, #28]	; (8004238 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800421c:	695a      	ldr	r2, [r3, #20]
 800421e:	2380      	movs	r3, #128	; 0x80
 8004220:	00db      	lsls	r3, r3, #3
 8004222:	401a      	ands	r2, r3
 8004224:	2380      	movs	r3, #128	; 0x80
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	429a      	cmp	r2, r3
 800422a:	d0ed      	beq.n	8004208 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	0018      	movs	r0, r3
 8004230:	46bd      	mov	sp, r7
 8004232:	b004      	add	sp, #16
 8004234:	bd80      	pop	{r7, pc}
 8004236:	46c0      	nop			; (mov r8, r8)
 8004238:	40007000 	.word	0x40007000
 800423c:	fffff9ff 	.word	0xfffff9ff
 8004240:	20000028 	.word	0x20000028
 8004244:	000f4240 	.word	0x000f4240

08004248 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800424c:	4b03      	ldr	r3, [pc, #12]	; (800425c <LL_RCC_GetAPB1Prescaler+0x14>)
 800424e:	689a      	ldr	r2, [r3, #8]
 8004250:	23e0      	movs	r3, #224	; 0xe0
 8004252:	01db      	lsls	r3, r3, #7
 8004254:	4013      	ands	r3, r2
}
 8004256:	0018      	movs	r0, r3
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40021000 	.word	0x40021000

08004260 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b088      	sub	sp, #32
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e2fe      	b.n	8004870 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2201      	movs	r2, #1
 8004278:	4013      	ands	r3, r2
 800427a:	d100      	bne.n	800427e <HAL_RCC_OscConfig+0x1e>
 800427c:	e07c      	b.n	8004378 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800427e:	4bc3      	ldr	r3, [pc, #780]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	2238      	movs	r2, #56	; 0x38
 8004284:	4013      	ands	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004288:	4bc0      	ldr	r3, [pc, #768]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	2203      	movs	r2, #3
 800428e:	4013      	ands	r3, r2
 8004290:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	2b10      	cmp	r3, #16
 8004296:	d102      	bne.n	800429e <HAL_RCC_OscConfig+0x3e>
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	2b03      	cmp	r3, #3
 800429c:	d002      	beq.n	80042a4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d10b      	bne.n	80042bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042a4:	4bb9      	ldr	r3, [pc, #740]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	2380      	movs	r3, #128	; 0x80
 80042aa:	029b      	lsls	r3, r3, #10
 80042ac:	4013      	ands	r3, r2
 80042ae:	d062      	beq.n	8004376 <HAL_RCC_OscConfig+0x116>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d15e      	bne.n	8004376 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e2d9      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685a      	ldr	r2, [r3, #4]
 80042c0:	2380      	movs	r3, #128	; 0x80
 80042c2:	025b      	lsls	r3, r3, #9
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d107      	bne.n	80042d8 <HAL_RCC_OscConfig+0x78>
 80042c8:	4bb0      	ldr	r3, [pc, #704]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	4baf      	ldr	r3, [pc, #700]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80042ce:	2180      	movs	r1, #128	; 0x80
 80042d0:	0249      	lsls	r1, r1, #9
 80042d2:	430a      	orrs	r2, r1
 80042d4:	601a      	str	r2, [r3, #0]
 80042d6:	e020      	b.n	800431a <HAL_RCC_OscConfig+0xba>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	23a0      	movs	r3, #160	; 0xa0
 80042de:	02db      	lsls	r3, r3, #11
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d10e      	bne.n	8004302 <HAL_RCC_OscConfig+0xa2>
 80042e4:	4ba9      	ldr	r3, [pc, #676]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	4ba8      	ldr	r3, [pc, #672]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80042ea:	2180      	movs	r1, #128	; 0x80
 80042ec:	02c9      	lsls	r1, r1, #11
 80042ee:	430a      	orrs	r2, r1
 80042f0:	601a      	str	r2, [r3, #0]
 80042f2:	4ba6      	ldr	r3, [pc, #664]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	4ba5      	ldr	r3, [pc, #660]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80042f8:	2180      	movs	r1, #128	; 0x80
 80042fa:	0249      	lsls	r1, r1, #9
 80042fc:	430a      	orrs	r2, r1
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	e00b      	b.n	800431a <HAL_RCC_OscConfig+0xba>
 8004302:	4ba2      	ldr	r3, [pc, #648]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	4ba1      	ldr	r3, [pc, #644]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004308:	49a1      	ldr	r1, [pc, #644]	; (8004590 <HAL_RCC_OscConfig+0x330>)
 800430a:	400a      	ands	r2, r1
 800430c:	601a      	str	r2, [r3, #0]
 800430e:	4b9f      	ldr	r3, [pc, #636]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	4b9e      	ldr	r3, [pc, #632]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004314:	499f      	ldr	r1, [pc, #636]	; (8004594 <HAL_RCC_OscConfig+0x334>)
 8004316:	400a      	ands	r2, r1
 8004318:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d014      	beq.n	800434c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004322:	f7ff fa93 	bl	800384c <HAL_GetTick>
 8004326:	0003      	movs	r3, r0
 8004328:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800432c:	f7ff fa8e 	bl	800384c <HAL_GetTick>
 8004330:	0002      	movs	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b64      	cmp	r3, #100	; 0x64
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e298      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800433e:	4b93      	ldr	r3, [pc, #588]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	2380      	movs	r3, #128	; 0x80
 8004344:	029b      	lsls	r3, r3, #10
 8004346:	4013      	ands	r3, r2
 8004348:	d0f0      	beq.n	800432c <HAL_RCC_OscConfig+0xcc>
 800434a:	e015      	b.n	8004378 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434c:	f7ff fa7e 	bl	800384c <HAL_GetTick>
 8004350:	0003      	movs	r3, r0
 8004352:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004354:	e008      	b.n	8004368 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004356:	f7ff fa79 	bl	800384c <HAL_GetTick>
 800435a:	0002      	movs	r2, r0
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	2b64      	cmp	r3, #100	; 0x64
 8004362:	d901      	bls.n	8004368 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e283      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004368:	4b88      	ldr	r3, [pc, #544]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	2380      	movs	r3, #128	; 0x80
 800436e:	029b      	lsls	r3, r3, #10
 8004370:	4013      	ands	r3, r2
 8004372:	d1f0      	bne.n	8004356 <HAL_RCC_OscConfig+0xf6>
 8004374:	e000      	b.n	8004378 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004376:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2202      	movs	r2, #2
 800437e:	4013      	ands	r3, r2
 8004380:	d100      	bne.n	8004384 <HAL_RCC_OscConfig+0x124>
 8004382:	e099      	b.n	80044b8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004384:	4b81      	ldr	r3, [pc, #516]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	2238      	movs	r2, #56	; 0x38
 800438a:	4013      	ands	r3, r2
 800438c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800438e:	4b7f      	ldr	r3, [pc, #508]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	2203      	movs	r2, #3
 8004394:	4013      	ands	r3, r2
 8004396:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	2b10      	cmp	r3, #16
 800439c:	d102      	bne.n	80043a4 <HAL_RCC_OscConfig+0x144>
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d002      	beq.n	80043aa <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80043a4:	69bb      	ldr	r3, [r7, #24]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d135      	bne.n	8004416 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043aa:	4b78      	ldr	r3, [pc, #480]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	2380      	movs	r3, #128	; 0x80
 80043b0:	00db      	lsls	r3, r3, #3
 80043b2:	4013      	ands	r3, r2
 80043b4:	d005      	beq.n	80043c2 <HAL_RCC_OscConfig+0x162>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e256      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c2:	4b72      	ldr	r3, [pc, #456]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	4a74      	ldr	r2, [pc, #464]	; (8004598 <HAL_RCC_OscConfig+0x338>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	0019      	movs	r1, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	021a      	lsls	r2, r3, #8
 80043d2:	4b6e      	ldr	r3, [pc, #440]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80043d4:	430a      	orrs	r2, r1
 80043d6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d112      	bne.n	8004404 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80043de:	4b6b      	ldr	r3, [pc, #428]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a6e      	ldr	r2, [pc, #440]	; (800459c <HAL_RCC_OscConfig+0x33c>)
 80043e4:	4013      	ands	r3, r2
 80043e6:	0019      	movs	r1, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	691a      	ldr	r2, [r3, #16]
 80043ec:	4b67      	ldr	r3, [pc, #412]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80043ee:	430a      	orrs	r2, r1
 80043f0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80043f2:	4b66      	ldr	r3, [pc, #408]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	0adb      	lsrs	r3, r3, #11
 80043f8:	2207      	movs	r2, #7
 80043fa:	4013      	ands	r3, r2
 80043fc:	4a68      	ldr	r2, [pc, #416]	; (80045a0 <HAL_RCC_OscConfig+0x340>)
 80043fe:	40da      	lsrs	r2, r3
 8004400:	4b68      	ldr	r3, [pc, #416]	; (80045a4 <HAL_RCC_OscConfig+0x344>)
 8004402:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004404:	4b68      	ldr	r3, [pc, #416]	; (80045a8 <HAL_RCC_OscConfig+0x348>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	0018      	movs	r0, r3
 800440a:	f7ff f9c3 	bl	8003794 <HAL_InitTick>
 800440e:	1e03      	subs	r3, r0, #0
 8004410:	d051      	beq.n	80044b6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e22c      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d030      	beq.n	8004480 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800441e:	4b5b      	ldr	r3, [pc, #364]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a5e      	ldr	r2, [pc, #376]	; (800459c <HAL_RCC_OscConfig+0x33c>)
 8004424:	4013      	ands	r3, r2
 8004426:	0019      	movs	r1, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691a      	ldr	r2, [r3, #16]
 800442c:	4b57      	ldr	r3, [pc, #348]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 800442e:	430a      	orrs	r2, r1
 8004430:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004432:	4b56      	ldr	r3, [pc, #344]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	4b55      	ldr	r3, [pc, #340]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004438:	2180      	movs	r1, #128	; 0x80
 800443a:	0049      	lsls	r1, r1, #1
 800443c:	430a      	orrs	r2, r1
 800443e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004440:	f7ff fa04 	bl	800384c <HAL_GetTick>
 8004444:	0003      	movs	r3, r0
 8004446:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004448:	e008      	b.n	800445c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800444a:	f7ff f9ff 	bl	800384c <HAL_GetTick>
 800444e:	0002      	movs	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d901      	bls.n	800445c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e209      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800445c:	4b4b      	ldr	r3, [pc, #300]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	2380      	movs	r3, #128	; 0x80
 8004462:	00db      	lsls	r3, r3, #3
 8004464:	4013      	ands	r3, r2
 8004466:	d0f0      	beq.n	800444a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004468:	4b48      	ldr	r3, [pc, #288]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	4a4a      	ldr	r2, [pc, #296]	; (8004598 <HAL_RCC_OscConfig+0x338>)
 800446e:	4013      	ands	r3, r2
 8004470:	0019      	movs	r1, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	021a      	lsls	r2, r3, #8
 8004478:	4b44      	ldr	r3, [pc, #272]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 800447a:	430a      	orrs	r2, r1
 800447c:	605a      	str	r2, [r3, #4]
 800447e:	e01b      	b.n	80044b8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004480:	4b42      	ldr	r3, [pc, #264]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	4b41      	ldr	r3, [pc, #260]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004486:	4949      	ldr	r1, [pc, #292]	; (80045ac <HAL_RCC_OscConfig+0x34c>)
 8004488:	400a      	ands	r2, r1
 800448a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448c:	f7ff f9de 	bl	800384c <HAL_GetTick>
 8004490:	0003      	movs	r3, r0
 8004492:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004494:	e008      	b.n	80044a8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004496:	f7ff f9d9 	bl	800384c <HAL_GetTick>
 800449a:	0002      	movs	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d901      	bls.n	80044a8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e1e3      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044a8:	4b38      	ldr	r3, [pc, #224]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	2380      	movs	r3, #128	; 0x80
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	4013      	ands	r3, r2
 80044b2:	d1f0      	bne.n	8004496 <HAL_RCC_OscConfig+0x236>
 80044b4:	e000      	b.n	80044b8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044b6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2208      	movs	r2, #8
 80044be:	4013      	ands	r3, r2
 80044c0:	d047      	beq.n	8004552 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80044c2:	4b32      	ldr	r3, [pc, #200]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2238      	movs	r2, #56	; 0x38
 80044c8:	4013      	ands	r3, r2
 80044ca:	2b18      	cmp	r3, #24
 80044cc:	d10a      	bne.n	80044e4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80044ce:	4b2f      	ldr	r3, [pc, #188]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80044d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044d2:	2202      	movs	r2, #2
 80044d4:	4013      	ands	r3, r2
 80044d6:	d03c      	beq.n	8004552 <HAL_RCC_OscConfig+0x2f2>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d138      	bne.n	8004552 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e1c5      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d019      	beq.n	8004520 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80044ec:	4b27      	ldr	r3, [pc, #156]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80044ee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80044f0:	4b26      	ldr	r3, [pc, #152]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 80044f2:	2101      	movs	r1, #1
 80044f4:	430a      	orrs	r2, r1
 80044f6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f8:	f7ff f9a8 	bl	800384c <HAL_GetTick>
 80044fc:	0003      	movs	r3, r0
 80044fe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004500:	e008      	b.n	8004514 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004502:	f7ff f9a3 	bl	800384c <HAL_GetTick>
 8004506:	0002      	movs	r2, r0
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d901      	bls.n	8004514 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e1ad      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004514:	4b1d      	ldr	r3, [pc, #116]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004516:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004518:	2202      	movs	r2, #2
 800451a:	4013      	ands	r3, r2
 800451c:	d0f1      	beq.n	8004502 <HAL_RCC_OscConfig+0x2a2>
 800451e:	e018      	b.n	8004552 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004520:	4b1a      	ldr	r3, [pc, #104]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004522:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004524:	4b19      	ldr	r3, [pc, #100]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004526:	2101      	movs	r1, #1
 8004528:	438a      	bics	r2, r1
 800452a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452c:	f7ff f98e 	bl	800384c <HAL_GetTick>
 8004530:	0003      	movs	r3, r0
 8004532:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004536:	f7ff f989 	bl	800384c <HAL_GetTick>
 800453a:	0002      	movs	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e193      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004548:	4b10      	ldr	r3, [pc, #64]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 800454a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800454c:	2202      	movs	r2, #2
 800454e:	4013      	ands	r3, r2
 8004550:	d1f1      	bne.n	8004536 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2204      	movs	r2, #4
 8004558:	4013      	ands	r3, r2
 800455a:	d100      	bne.n	800455e <HAL_RCC_OscConfig+0x2fe>
 800455c:	e0c6      	b.n	80046ec <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800455e:	231f      	movs	r3, #31
 8004560:	18fb      	adds	r3, r7, r3
 8004562:	2200      	movs	r2, #0
 8004564:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004566:	4b09      	ldr	r3, [pc, #36]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2238      	movs	r2, #56	; 0x38
 800456c:	4013      	ands	r3, r2
 800456e:	2b20      	cmp	r3, #32
 8004570:	d11e      	bne.n	80045b0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004572:	4b06      	ldr	r3, [pc, #24]	; (800458c <HAL_RCC_OscConfig+0x32c>)
 8004574:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004576:	2202      	movs	r2, #2
 8004578:	4013      	ands	r3, r2
 800457a:	d100      	bne.n	800457e <HAL_RCC_OscConfig+0x31e>
 800457c:	e0b6      	b.n	80046ec <HAL_RCC_OscConfig+0x48c>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d000      	beq.n	8004588 <HAL_RCC_OscConfig+0x328>
 8004586:	e0b1      	b.n	80046ec <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e171      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
 800458c:	40021000 	.word	0x40021000
 8004590:	fffeffff 	.word	0xfffeffff
 8004594:	fffbffff 	.word	0xfffbffff
 8004598:	ffff80ff 	.word	0xffff80ff
 800459c:	ffffc7ff 	.word	0xffffc7ff
 80045a0:	00f42400 	.word	0x00f42400
 80045a4:	20000028 	.word	0x20000028
 80045a8:	2000002c 	.word	0x2000002c
 80045ac:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045b0:	4bb1      	ldr	r3, [pc, #708]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80045b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045b4:	2380      	movs	r3, #128	; 0x80
 80045b6:	055b      	lsls	r3, r3, #21
 80045b8:	4013      	ands	r3, r2
 80045ba:	d101      	bne.n	80045c0 <HAL_RCC_OscConfig+0x360>
 80045bc:	2301      	movs	r3, #1
 80045be:	e000      	b.n	80045c2 <HAL_RCC_OscConfig+0x362>
 80045c0:	2300      	movs	r3, #0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d011      	beq.n	80045ea <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80045c6:	4bac      	ldr	r3, [pc, #688]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80045c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045ca:	4bab      	ldr	r3, [pc, #684]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80045cc:	2180      	movs	r1, #128	; 0x80
 80045ce:	0549      	lsls	r1, r1, #21
 80045d0:	430a      	orrs	r2, r1
 80045d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80045d4:	4ba8      	ldr	r3, [pc, #672]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80045d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045d8:	2380      	movs	r3, #128	; 0x80
 80045da:	055b      	lsls	r3, r3, #21
 80045dc:	4013      	ands	r3, r2
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80045e2:	231f      	movs	r3, #31
 80045e4:	18fb      	adds	r3, r7, r3
 80045e6:	2201      	movs	r2, #1
 80045e8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045ea:	4ba4      	ldr	r3, [pc, #656]	; (800487c <HAL_RCC_OscConfig+0x61c>)
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	2380      	movs	r3, #128	; 0x80
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	4013      	ands	r3, r2
 80045f4:	d11a      	bne.n	800462c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045f6:	4ba1      	ldr	r3, [pc, #644]	; (800487c <HAL_RCC_OscConfig+0x61c>)
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	4ba0      	ldr	r3, [pc, #640]	; (800487c <HAL_RCC_OscConfig+0x61c>)
 80045fc:	2180      	movs	r1, #128	; 0x80
 80045fe:	0049      	lsls	r1, r1, #1
 8004600:	430a      	orrs	r2, r1
 8004602:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004604:	f7ff f922 	bl	800384c <HAL_GetTick>
 8004608:	0003      	movs	r3, r0
 800460a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800460c:	e008      	b.n	8004620 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800460e:	f7ff f91d 	bl	800384c <HAL_GetTick>
 8004612:	0002      	movs	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e127      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004620:	4b96      	ldr	r3, [pc, #600]	; (800487c <HAL_RCC_OscConfig+0x61c>)
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	2380      	movs	r3, #128	; 0x80
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	4013      	ands	r3, r2
 800462a:	d0f0      	beq.n	800460e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d106      	bne.n	8004642 <HAL_RCC_OscConfig+0x3e2>
 8004634:	4b90      	ldr	r3, [pc, #576]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004636:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004638:	4b8f      	ldr	r3, [pc, #572]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 800463a:	2101      	movs	r1, #1
 800463c:	430a      	orrs	r2, r1
 800463e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004640:	e01c      	b.n	800467c <HAL_RCC_OscConfig+0x41c>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	2b05      	cmp	r3, #5
 8004648:	d10c      	bne.n	8004664 <HAL_RCC_OscConfig+0x404>
 800464a:	4b8b      	ldr	r3, [pc, #556]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 800464c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800464e:	4b8a      	ldr	r3, [pc, #552]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004650:	2104      	movs	r1, #4
 8004652:	430a      	orrs	r2, r1
 8004654:	65da      	str	r2, [r3, #92]	; 0x5c
 8004656:	4b88      	ldr	r3, [pc, #544]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004658:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800465a:	4b87      	ldr	r3, [pc, #540]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 800465c:	2101      	movs	r1, #1
 800465e:	430a      	orrs	r2, r1
 8004660:	65da      	str	r2, [r3, #92]	; 0x5c
 8004662:	e00b      	b.n	800467c <HAL_RCC_OscConfig+0x41c>
 8004664:	4b84      	ldr	r3, [pc, #528]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004666:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004668:	4b83      	ldr	r3, [pc, #524]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 800466a:	2101      	movs	r1, #1
 800466c:	438a      	bics	r2, r1
 800466e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004670:	4b81      	ldr	r3, [pc, #516]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004672:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004674:	4b80      	ldr	r3, [pc, #512]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004676:	2104      	movs	r1, #4
 8004678:	438a      	bics	r2, r1
 800467a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d014      	beq.n	80046ae <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004684:	f7ff f8e2 	bl	800384c <HAL_GetTick>
 8004688:	0003      	movs	r3, r0
 800468a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800468c:	e009      	b.n	80046a2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800468e:	f7ff f8dd 	bl	800384c <HAL_GetTick>
 8004692:	0002      	movs	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	4a79      	ldr	r2, [pc, #484]	; (8004880 <HAL_RCC_OscConfig+0x620>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e0e6      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046a2:	4b75      	ldr	r3, [pc, #468]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80046a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a6:	2202      	movs	r2, #2
 80046a8:	4013      	ands	r3, r2
 80046aa:	d0f0      	beq.n	800468e <HAL_RCC_OscConfig+0x42e>
 80046ac:	e013      	b.n	80046d6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ae:	f7ff f8cd 	bl	800384c <HAL_GetTick>
 80046b2:	0003      	movs	r3, r0
 80046b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046b6:	e009      	b.n	80046cc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046b8:	f7ff f8c8 	bl	800384c <HAL_GetTick>
 80046bc:	0002      	movs	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	4a6f      	ldr	r2, [pc, #444]	; (8004880 <HAL_RCC_OscConfig+0x620>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d901      	bls.n	80046cc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e0d1      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046cc:	4b6a      	ldr	r3, [pc, #424]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80046ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d0:	2202      	movs	r2, #2
 80046d2:	4013      	ands	r3, r2
 80046d4:	d1f0      	bne.n	80046b8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80046d6:	231f      	movs	r3, #31
 80046d8:	18fb      	adds	r3, r7, r3
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d105      	bne.n	80046ec <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80046e0:	4b65      	ldr	r3, [pc, #404]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80046e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046e4:	4b64      	ldr	r3, [pc, #400]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80046e6:	4967      	ldr	r1, [pc, #412]	; (8004884 <HAL_RCC_OscConfig+0x624>)
 80046e8:	400a      	ands	r2, r1
 80046ea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	69db      	ldr	r3, [r3, #28]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d100      	bne.n	80046f6 <HAL_RCC_OscConfig+0x496>
 80046f4:	e0bb      	b.n	800486e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046f6:	4b60      	ldr	r3, [pc, #384]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	2238      	movs	r2, #56	; 0x38
 80046fc:	4013      	ands	r3, r2
 80046fe:	2b10      	cmp	r3, #16
 8004700:	d100      	bne.n	8004704 <HAL_RCC_OscConfig+0x4a4>
 8004702:	e07b      	b.n	80047fc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	69db      	ldr	r3, [r3, #28]
 8004708:	2b02      	cmp	r3, #2
 800470a:	d156      	bne.n	80047ba <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800470c:	4b5a      	ldr	r3, [pc, #360]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	4b59      	ldr	r3, [pc, #356]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004712:	495d      	ldr	r1, [pc, #372]	; (8004888 <HAL_RCC_OscConfig+0x628>)
 8004714:	400a      	ands	r2, r1
 8004716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004718:	f7ff f898 	bl	800384c <HAL_GetTick>
 800471c:	0003      	movs	r3, r0
 800471e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004720:	e008      	b.n	8004734 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004722:	f7ff f893 	bl	800384c <HAL_GetTick>
 8004726:	0002      	movs	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e09d      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004734:	4b50      	ldr	r3, [pc, #320]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	2380      	movs	r3, #128	; 0x80
 800473a:	049b      	lsls	r3, r3, #18
 800473c:	4013      	ands	r3, r2
 800473e:	d1f0      	bne.n	8004722 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004740:	4b4d      	ldr	r3, [pc, #308]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	4a51      	ldr	r2, [pc, #324]	; (800488c <HAL_RCC_OscConfig+0x62c>)
 8004746:	4013      	ands	r3, r2
 8004748:	0019      	movs	r1, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1a      	ldr	r2, [r3, #32]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004752:	431a      	orrs	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004758:	021b      	lsls	r3, r3, #8
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004760:	431a      	orrs	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004766:	431a      	orrs	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800476c:	431a      	orrs	r2, r3
 800476e:	4b42      	ldr	r3, [pc, #264]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004770:	430a      	orrs	r2, r1
 8004772:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004774:	4b40      	ldr	r3, [pc, #256]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	4b3f      	ldr	r3, [pc, #252]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 800477a:	2180      	movs	r1, #128	; 0x80
 800477c:	0449      	lsls	r1, r1, #17
 800477e:	430a      	orrs	r2, r1
 8004780:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004782:	4b3d      	ldr	r3, [pc, #244]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004784:	68da      	ldr	r2, [r3, #12]
 8004786:	4b3c      	ldr	r3, [pc, #240]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 8004788:	2180      	movs	r1, #128	; 0x80
 800478a:	0549      	lsls	r1, r1, #21
 800478c:	430a      	orrs	r2, r1
 800478e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004790:	f7ff f85c 	bl	800384c <HAL_GetTick>
 8004794:	0003      	movs	r3, r0
 8004796:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004798:	e008      	b.n	80047ac <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800479a:	f7ff f857 	bl	800384c <HAL_GetTick>
 800479e:	0002      	movs	r2, r0
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d901      	bls.n	80047ac <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e061      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ac:	4b32      	ldr	r3, [pc, #200]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	2380      	movs	r3, #128	; 0x80
 80047b2:	049b      	lsls	r3, r3, #18
 80047b4:	4013      	ands	r3, r2
 80047b6:	d0f0      	beq.n	800479a <HAL_RCC_OscConfig+0x53a>
 80047b8:	e059      	b.n	800486e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ba:	4b2f      	ldr	r3, [pc, #188]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	4b2e      	ldr	r3, [pc, #184]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80047c0:	4931      	ldr	r1, [pc, #196]	; (8004888 <HAL_RCC_OscConfig+0x628>)
 80047c2:	400a      	ands	r2, r1
 80047c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c6:	f7ff f841 	bl	800384c <HAL_GetTick>
 80047ca:	0003      	movs	r3, r0
 80047cc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d0:	f7ff f83c 	bl	800384c <HAL_GetTick>
 80047d4:	0002      	movs	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e046      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047e2:	4b25      	ldr	r3, [pc, #148]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	2380      	movs	r3, #128	; 0x80
 80047e8:	049b      	lsls	r3, r3, #18
 80047ea:	4013      	ands	r3, r2
 80047ec:	d1f0      	bne.n	80047d0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80047ee:	4b22      	ldr	r3, [pc, #136]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80047f0:	68da      	ldr	r2, [r3, #12]
 80047f2:	4b21      	ldr	r3, [pc, #132]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 80047f4:	4926      	ldr	r1, [pc, #152]	; (8004890 <HAL_RCC_OscConfig+0x630>)
 80047f6:	400a      	ands	r2, r1
 80047f8:	60da      	str	r2, [r3, #12]
 80047fa:	e038      	b.n	800486e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	69db      	ldr	r3, [r3, #28]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d101      	bne.n	8004808 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e033      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004808:	4b1b      	ldr	r3, [pc, #108]	; (8004878 <HAL_RCC_OscConfig+0x618>)
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2203      	movs	r2, #3
 8004812:	401a      	ands	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	429a      	cmp	r2, r3
 800481a:	d126      	bne.n	800486a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	2270      	movs	r2, #112	; 0x70
 8004820:	401a      	ands	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004826:	429a      	cmp	r2, r3
 8004828:	d11f      	bne.n	800486a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	23fe      	movs	r3, #254	; 0xfe
 800482e:	01db      	lsls	r3, r3, #7
 8004830:	401a      	ands	r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004836:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004838:	429a      	cmp	r2, r3
 800483a:	d116      	bne.n	800486a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	23f8      	movs	r3, #248	; 0xf8
 8004840:	039b      	lsls	r3, r3, #14
 8004842:	401a      	ands	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004848:	429a      	cmp	r2, r3
 800484a:	d10e      	bne.n	800486a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	23e0      	movs	r3, #224	; 0xe0
 8004850:	051b      	lsls	r3, r3, #20
 8004852:	401a      	ands	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004858:	429a      	cmp	r2, r3
 800485a:	d106      	bne.n	800486a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	0f5b      	lsrs	r3, r3, #29
 8004860:	075a      	lsls	r2, r3, #29
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004866:	429a      	cmp	r2, r3
 8004868:	d001      	beq.n	800486e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e000      	b.n	8004870 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800486e:	2300      	movs	r3, #0
}
 8004870:	0018      	movs	r0, r3
 8004872:	46bd      	mov	sp, r7
 8004874:	b008      	add	sp, #32
 8004876:	bd80      	pop	{r7, pc}
 8004878:	40021000 	.word	0x40021000
 800487c:	40007000 	.word	0x40007000
 8004880:	00001388 	.word	0x00001388
 8004884:	efffffff 	.word	0xefffffff
 8004888:	feffffff 	.word	0xfeffffff
 800488c:	11c1808c 	.word	0x11c1808c
 8004890:	eefefffc 	.word	0xeefefffc

08004894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e0e9      	b.n	8004a7c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048a8:	4b76      	ldr	r3, [pc, #472]	; (8004a84 <HAL_RCC_ClockConfig+0x1f0>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2207      	movs	r2, #7
 80048ae:	4013      	ands	r3, r2
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d91e      	bls.n	80048f4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048b6:	4b73      	ldr	r3, [pc, #460]	; (8004a84 <HAL_RCC_ClockConfig+0x1f0>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2207      	movs	r2, #7
 80048bc:	4393      	bics	r3, r2
 80048be:	0019      	movs	r1, r3
 80048c0:	4b70      	ldr	r3, [pc, #448]	; (8004a84 <HAL_RCC_ClockConfig+0x1f0>)
 80048c2:	683a      	ldr	r2, [r7, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80048c8:	f7fe ffc0 	bl	800384c <HAL_GetTick>
 80048cc:	0003      	movs	r3, r0
 80048ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048d0:	e009      	b.n	80048e6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048d2:	f7fe ffbb 	bl	800384c <HAL_GetTick>
 80048d6:	0002      	movs	r2, r0
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	4a6a      	ldr	r2, [pc, #424]	; (8004a88 <HAL_RCC_ClockConfig+0x1f4>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e0ca      	b.n	8004a7c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048e6:	4b67      	ldr	r3, [pc, #412]	; (8004a84 <HAL_RCC_ClockConfig+0x1f0>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2207      	movs	r2, #7
 80048ec:	4013      	ands	r3, r2
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d1ee      	bne.n	80048d2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2202      	movs	r2, #2
 80048fa:	4013      	ands	r3, r2
 80048fc:	d015      	beq.n	800492a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2204      	movs	r2, #4
 8004904:	4013      	ands	r3, r2
 8004906:	d006      	beq.n	8004916 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004908:	4b60      	ldr	r3, [pc, #384]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	4b5f      	ldr	r3, [pc, #380]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 800490e:	21e0      	movs	r1, #224	; 0xe0
 8004910:	01c9      	lsls	r1, r1, #7
 8004912:	430a      	orrs	r2, r1
 8004914:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004916:	4b5d      	ldr	r3, [pc, #372]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	4a5d      	ldr	r2, [pc, #372]	; (8004a90 <HAL_RCC_ClockConfig+0x1fc>)
 800491c:	4013      	ands	r3, r2
 800491e:	0019      	movs	r1, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	689a      	ldr	r2, [r3, #8]
 8004924:	4b59      	ldr	r3, [pc, #356]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 8004926:	430a      	orrs	r2, r1
 8004928:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2201      	movs	r2, #1
 8004930:	4013      	ands	r3, r2
 8004932:	d057      	beq.n	80049e4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2b01      	cmp	r3, #1
 800493a:	d107      	bne.n	800494c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800493c:	4b53      	ldr	r3, [pc, #332]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	2380      	movs	r3, #128	; 0x80
 8004942:	029b      	lsls	r3, r3, #10
 8004944:	4013      	ands	r3, r2
 8004946:	d12b      	bne.n	80049a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e097      	b.n	8004a7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	2b02      	cmp	r3, #2
 8004952:	d107      	bne.n	8004964 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004954:	4b4d      	ldr	r3, [pc, #308]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	2380      	movs	r3, #128	; 0x80
 800495a:	049b      	lsls	r3, r3, #18
 800495c:	4013      	ands	r3, r2
 800495e:	d11f      	bne.n	80049a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e08b      	b.n	8004a7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d107      	bne.n	800497c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800496c:	4b47      	ldr	r3, [pc, #284]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	2380      	movs	r3, #128	; 0x80
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	4013      	ands	r3, r2
 8004976:	d113      	bne.n	80049a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e07f      	b.n	8004a7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	2b03      	cmp	r3, #3
 8004982:	d106      	bne.n	8004992 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004984:	4b41      	ldr	r3, [pc, #260]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 8004986:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004988:	2202      	movs	r2, #2
 800498a:	4013      	ands	r3, r2
 800498c:	d108      	bne.n	80049a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e074      	b.n	8004a7c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004992:	4b3e      	ldr	r3, [pc, #248]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 8004994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004996:	2202      	movs	r2, #2
 8004998:	4013      	ands	r3, r2
 800499a:	d101      	bne.n	80049a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e06d      	b.n	8004a7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049a0:	4b3a      	ldr	r3, [pc, #232]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	2207      	movs	r2, #7
 80049a6:	4393      	bics	r3, r2
 80049a8:	0019      	movs	r1, r3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	4b37      	ldr	r3, [pc, #220]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 80049b0:	430a      	orrs	r2, r1
 80049b2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049b4:	f7fe ff4a 	bl	800384c <HAL_GetTick>
 80049b8:	0003      	movs	r3, r0
 80049ba:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049bc:	e009      	b.n	80049d2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049be:	f7fe ff45 	bl	800384c <HAL_GetTick>
 80049c2:	0002      	movs	r2, r0
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	4a2f      	ldr	r2, [pc, #188]	; (8004a88 <HAL_RCC_ClockConfig+0x1f4>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e054      	b.n	8004a7c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049d2:	4b2e      	ldr	r3, [pc, #184]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	2238      	movs	r2, #56	; 0x38
 80049d8:	401a      	ands	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	00db      	lsls	r3, r3, #3
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d1ec      	bne.n	80049be <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049e4:	4b27      	ldr	r3, [pc, #156]	; (8004a84 <HAL_RCC_ClockConfig+0x1f0>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2207      	movs	r2, #7
 80049ea:	4013      	ands	r3, r2
 80049ec:	683a      	ldr	r2, [r7, #0]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d21e      	bcs.n	8004a30 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049f2:	4b24      	ldr	r3, [pc, #144]	; (8004a84 <HAL_RCC_ClockConfig+0x1f0>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2207      	movs	r2, #7
 80049f8:	4393      	bics	r3, r2
 80049fa:	0019      	movs	r1, r3
 80049fc:	4b21      	ldr	r3, [pc, #132]	; (8004a84 <HAL_RCC_ClockConfig+0x1f0>)
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	430a      	orrs	r2, r1
 8004a02:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004a04:	f7fe ff22 	bl	800384c <HAL_GetTick>
 8004a08:	0003      	movs	r3, r0
 8004a0a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a0c:	e009      	b.n	8004a22 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a0e:	f7fe ff1d 	bl	800384c <HAL_GetTick>
 8004a12:	0002      	movs	r2, r0
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	4a1b      	ldr	r2, [pc, #108]	; (8004a88 <HAL_RCC_ClockConfig+0x1f4>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e02c      	b.n	8004a7c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a22:	4b18      	ldr	r3, [pc, #96]	; (8004a84 <HAL_RCC_ClockConfig+0x1f0>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2207      	movs	r2, #7
 8004a28:	4013      	ands	r3, r2
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d1ee      	bne.n	8004a0e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2204      	movs	r2, #4
 8004a36:	4013      	ands	r3, r2
 8004a38:	d009      	beq.n	8004a4e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004a3a:	4b14      	ldr	r3, [pc, #80]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	4a15      	ldr	r2, [pc, #84]	; (8004a94 <HAL_RCC_ClockConfig+0x200>)
 8004a40:	4013      	ands	r3, r2
 8004a42:	0019      	movs	r1, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	68da      	ldr	r2, [r3, #12]
 8004a48:	4b10      	ldr	r3, [pc, #64]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004a4e:	f000 f829 	bl	8004aa4 <HAL_RCC_GetSysClockFreq>
 8004a52:	0001      	movs	r1, r0
 8004a54:	4b0d      	ldr	r3, [pc, #52]	; (8004a8c <HAL_RCC_ClockConfig+0x1f8>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	0a1b      	lsrs	r3, r3, #8
 8004a5a:	220f      	movs	r2, #15
 8004a5c:	401a      	ands	r2, r3
 8004a5e:	4b0e      	ldr	r3, [pc, #56]	; (8004a98 <HAL_RCC_ClockConfig+0x204>)
 8004a60:	0092      	lsls	r2, r2, #2
 8004a62:	58d3      	ldr	r3, [r2, r3]
 8004a64:	221f      	movs	r2, #31
 8004a66:	4013      	ands	r3, r2
 8004a68:	000a      	movs	r2, r1
 8004a6a:	40da      	lsrs	r2, r3
 8004a6c:	4b0b      	ldr	r3, [pc, #44]	; (8004a9c <HAL_RCC_ClockConfig+0x208>)
 8004a6e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004a70:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <HAL_RCC_ClockConfig+0x20c>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	0018      	movs	r0, r3
 8004a76:	f7fe fe8d 	bl	8003794 <HAL_InitTick>
 8004a7a:	0003      	movs	r3, r0
}
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	b004      	add	sp, #16
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	40022000 	.word	0x40022000
 8004a88:	00001388 	.word	0x00001388
 8004a8c:	40021000 	.word	0x40021000
 8004a90:	fffff0ff 	.word	0xfffff0ff
 8004a94:	ffff8fff 	.word	0xffff8fff
 8004a98:	08012d3c 	.word	0x08012d3c
 8004a9c:	20000028 	.word	0x20000028
 8004aa0:	2000002c 	.word	0x2000002c

08004aa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004aaa:	4b3c      	ldr	r3, [pc, #240]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	2238      	movs	r2, #56	; 0x38
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	d10f      	bne.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004ab4:	4b39      	ldr	r3, [pc, #228]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	0adb      	lsrs	r3, r3, #11
 8004aba:	2207      	movs	r2, #7
 8004abc:	4013      	ands	r3, r2
 8004abe:	2201      	movs	r2, #1
 8004ac0:	409a      	lsls	r2, r3
 8004ac2:	0013      	movs	r3, r2
 8004ac4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004ac6:	6839      	ldr	r1, [r7, #0]
 8004ac8:	4835      	ldr	r0, [pc, #212]	; (8004ba0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004aca:	f7fb fb37 	bl	800013c <__udivsi3>
 8004ace:	0003      	movs	r3, r0
 8004ad0:	613b      	str	r3, [r7, #16]
 8004ad2:	e05d      	b.n	8004b90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ad4:	4b31      	ldr	r3, [pc, #196]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	2238      	movs	r2, #56	; 0x38
 8004ada:	4013      	ands	r3, r2
 8004adc:	2b08      	cmp	r3, #8
 8004ade:	d102      	bne.n	8004ae6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ae0:	4b30      	ldr	r3, [pc, #192]	; (8004ba4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004ae2:	613b      	str	r3, [r7, #16]
 8004ae4:	e054      	b.n	8004b90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ae6:	4b2d      	ldr	r3, [pc, #180]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	2238      	movs	r2, #56	; 0x38
 8004aec:	4013      	ands	r3, r2
 8004aee:	2b10      	cmp	r3, #16
 8004af0:	d138      	bne.n	8004b64 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004af2:	4b2a      	ldr	r3, [pc, #168]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	2203      	movs	r2, #3
 8004af8:	4013      	ands	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004afc:	4b27      	ldr	r3, [pc, #156]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	091b      	lsrs	r3, r3, #4
 8004b02:	2207      	movs	r2, #7
 8004b04:	4013      	ands	r3, r2
 8004b06:	3301      	adds	r3, #1
 8004b08:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2b03      	cmp	r3, #3
 8004b0e:	d10d      	bne.n	8004b2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b10:	68b9      	ldr	r1, [r7, #8]
 8004b12:	4824      	ldr	r0, [pc, #144]	; (8004ba4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004b14:	f7fb fb12 	bl	800013c <__udivsi3>
 8004b18:	0003      	movs	r3, r0
 8004b1a:	0019      	movs	r1, r3
 8004b1c:	4b1f      	ldr	r3, [pc, #124]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	0a1b      	lsrs	r3, r3, #8
 8004b22:	227f      	movs	r2, #127	; 0x7f
 8004b24:	4013      	ands	r3, r2
 8004b26:	434b      	muls	r3, r1
 8004b28:	617b      	str	r3, [r7, #20]
        break;
 8004b2a:	e00d      	b.n	8004b48 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004b2c:	68b9      	ldr	r1, [r7, #8]
 8004b2e:	481c      	ldr	r0, [pc, #112]	; (8004ba0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004b30:	f7fb fb04 	bl	800013c <__udivsi3>
 8004b34:	0003      	movs	r3, r0
 8004b36:	0019      	movs	r1, r3
 8004b38:	4b18      	ldr	r3, [pc, #96]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	0a1b      	lsrs	r3, r3, #8
 8004b3e:	227f      	movs	r2, #127	; 0x7f
 8004b40:	4013      	ands	r3, r2
 8004b42:	434b      	muls	r3, r1
 8004b44:	617b      	str	r3, [r7, #20]
        break;
 8004b46:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004b48:	4b14      	ldr	r3, [pc, #80]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	0f5b      	lsrs	r3, r3, #29
 8004b4e:	2207      	movs	r2, #7
 8004b50:	4013      	ands	r3, r2
 8004b52:	3301      	adds	r3, #1
 8004b54:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	6978      	ldr	r0, [r7, #20]
 8004b5a:	f7fb faef 	bl	800013c <__udivsi3>
 8004b5e:	0003      	movs	r3, r0
 8004b60:	613b      	str	r3, [r7, #16]
 8004b62:	e015      	b.n	8004b90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004b64:	4b0d      	ldr	r3, [pc, #52]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	2238      	movs	r2, #56	; 0x38
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	2b20      	cmp	r3, #32
 8004b6e:	d103      	bne.n	8004b78 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004b70:	2380      	movs	r3, #128	; 0x80
 8004b72:	021b      	lsls	r3, r3, #8
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	e00b      	b.n	8004b90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004b78:	4b08      	ldr	r3, [pc, #32]	; (8004b9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	2238      	movs	r2, #56	; 0x38
 8004b7e:	4013      	ands	r3, r2
 8004b80:	2b18      	cmp	r3, #24
 8004b82:	d103      	bne.n	8004b8c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004b84:	23fa      	movs	r3, #250	; 0xfa
 8004b86:	01db      	lsls	r3, r3, #7
 8004b88:	613b      	str	r3, [r7, #16]
 8004b8a:	e001      	b.n	8004b90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004b90:	693b      	ldr	r3, [r7, #16]
}
 8004b92:	0018      	movs	r0, r3
 8004b94:	46bd      	mov	sp, r7
 8004b96:	b006      	add	sp, #24
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	46c0      	nop			; (mov r8, r8)
 8004b9c:	40021000 	.word	0x40021000
 8004ba0:	00f42400 	.word	0x00f42400
 8004ba4:	007a1200 	.word	0x007a1200

08004ba8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bac:	4b02      	ldr	r3, [pc, #8]	; (8004bb8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004bae:	681b      	ldr	r3, [r3, #0]
}
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	46c0      	nop			; (mov r8, r8)
 8004bb8:	20000028 	.word	0x20000028

08004bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bbc:	b5b0      	push	{r4, r5, r7, lr}
 8004bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004bc0:	f7ff fff2 	bl	8004ba8 <HAL_RCC_GetHCLKFreq>
 8004bc4:	0004      	movs	r4, r0
 8004bc6:	f7ff fb3f 	bl	8004248 <LL_RCC_GetAPB1Prescaler>
 8004bca:	0003      	movs	r3, r0
 8004bcc:	0b1a      	lsrs	r2, r3, #12
 8004bce:	4b05      	ldr	r3, [pc, #20]	; (8004be4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bd0:	0092      	lsls	r2, r2, #2
 8004bd2:	58d3      	ldr	r3, [r2, r3]
 8004bd4:	221f      	movs	r2, #31
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	40dc      	lsrs	r4, r3
 8004bda:	0023      	movs	r3, r4
}
 8004bdc:	0018      	movs	r0, r3
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bdb0      	pop	{r4, r5, r7, pc}
 8004be2:	46c0      	nop			; (mov r8, r8)
 8004be4:	08012d7c 	.word	0x08012d7c

08004be8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004bf0:	2313      	movs	r3, #19
 8004bf2:	18fb      	adds	r3, r7, r3
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bf8:	2312      	movs	r3, #18
 8004bfa:	18fb      	adds	r3, r7, r3
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	2380      	movs	r3, #128	; 0x80
 8004c06:	029b      	lsls	r3, r3, #10
 8004c08:	4013      	ands	r3, r2
 8004c0a:	d100      	bne.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004c0c:	e0a3      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c0e:	2011      	movs	r0, #17
 8004c10:	183b      	adds	r3, r7, r0
 8004c12:	2200      	movs	r2, #0
 8004c14:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c16:	4bc3      	ldr	r3, [pc, #780]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c1a:	2380      	movs	r3, #128	; 0x80
 8004c1c:	055b      	lsls	r3, r3, #21
 8004c1e:	4013      	ands	r3, r2
 8004c20:	d110      	bne.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c22:	4bc0      	ldr	r3, [pc, #768]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c26:	4bbf      	ldr	r3, [pc, #764]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c28:	2180      	movs	r1, #128	; 0x80
 8004c2a:	0549      	lsls	r1, r1, #21
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004c30:	4bbc      	ldr	r3, [pc, #752]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c34:	2380      	movs	r3, #128	; 0x80
 8004c36:	055b      	lsls	r3, r3, #21
 8004c38:	4013      	ands	r3, r2
 8004c3a:	60bb      	str	r3, [r7, #8]
 8004c3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c3e:	183b      	adds	r3, r7, r0
 8004c40:	2201      	movs	r2, #1
 8004c42:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c44:	4bb8      	ldr	r3, [pc, #736]	; (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	4bb7      	ldr	r3, [pc, #732]	; (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c4a:	2180      	movs	r1, #128	; 0x80
 8004c4c:	0049      	lsls	r1, r1, #1
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c52:	f7fe fdfb 	bl	800384c <HAL_GetTick>
 8004c56:	0003      	movs	r3, r0
 8004c58:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c5a:	e00b      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c5c:	f7fe fdf6 	bl	800384c <HAL_GetTick>
 8004c60:	0002      	movs	r2, r0
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d904      	bls.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004c6a:	2313      	movs	r3, #19
 8004c6c:	18fb      	adds	r3, r7, r3
 8004c6e:	2203      	movs	r2, #3
 8004c70:	701a      	strb	r2, [r3, #0]
        break;
 8004c72:	e005      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c74:	4bac      	ldr	r3, [pc, #688]	; (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	2380      	movs	r3, #128	; 0x80
 8004c7a:	005b      	lsls	r3, r3, #1
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	d0ed      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004c80:	2313      	movs	r3, #19
 8004c82:	18fb      	adds	r3, r7, r3
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d154      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c8a:	4ba6      	ldr	r3, [pc, #664]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c8e:	23c0      	movs	r3, #192	; 0xc0
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	4013      	ands	r3, r2
 8004c94:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d019      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d014      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ca6:	4b9f      	ldr	r3, [pc, #636]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004caa:	4aa0      	ldr	r2, [pc, #640]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004cac:	4013      	ands	r3, r2
 8004cae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cb0:	4b9c      	ldr	r3, [pc, #624]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cb2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004cb4:	4b9b      	ldr	r3, [pc, #620]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cb6:	2180      	movs	r1, #128	; 0x80
 8004cb8:	0249      	lsls	r1, r1, #9
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cbe:	4b99      	ldr	r3, [pc, #612]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cc0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004cc2:	4b98      	ldr	r3, [pc, #608]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cc4:	499a      	ldr	r1, [pc, #616]	; (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004cc6:	400a      	ands	r2, r1
 8004cc8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cca:	4b96      	ldr	r3, [pc, #600]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	d016      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cd8:	f7fe fdb8 	bl	800384c <HAL_GetTick>
 8004cdc:	0003      	movs	r3, r0
 8004cde:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ce0:	e00c      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce2:	f7fe fdb3 	bl	800384c <HAL_GetTick>
 8004ce6:	0002      	movs	r2, r0
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	4a91      	ldr	r2, [pc, #580]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d904      	bls.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004cf2:	2313      	movs	r3, #19
 8004cf4:	18fb      	adds	r3, r7, r3
 8004cf6:	2203      	movs	r2, #3
 8004cf8:	701a      	strb	r2, [r3, #0]
            break;
 8004cfa:	e004      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cfc:	4b89      	ldr	r3, [pc, #548]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d00:	2202      	movs	r2, #2
 8004d02:	4013      	ands	r3, r2
 8004d04:	d0ed      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004d06:	2313      	movs	r3, #19
 8004d08:	18fb      	adds	r3, r7, r3
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d10a      	bne.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d10:	4b84      	ldr	r3, [pc, #528]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d14:	4a85      	ldr	r2, [pc, #532]	; (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004d16:	4013      	ands	r3, r2
 8004d18:	0019      	movs	r1, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d1e:	4b81      	ldr	r3, [pc, #516]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d20:	430a      	orrs	r2, r1
 8004d22:	65da      	str	r2, [r3, #92]	; 0x5c
 8004d24:	e00c      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d26:	2312      	movs	r3, #18
 8004d28:	18fb      	adds	r3, r7, r3
 8004d2a:	2213      	movs	r2, #19
 8004d2c:	18ba      	adds	r2, r7, r2
 8004d2e:	7812      	ldrb	r2, [r2, #0]
 8004d30:	701a      	strb	r2, [r3, #0]
 8004d32:	e005      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d34:	2312      	movs	r3, #18
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	2213      	movs	r2, #19
 8004d3a:	18ba      	adds	r2, r7, r2
 8004d3c:	7812      	ldrb	r2, [r2, #0]
 8004d3e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d40:	2311      	movs	r3, #17
 8004d42:	18fb      	adds	r3, r7, r3
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d105      	bne.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d4a:	4b76      	ldr	r3, [pc, #472]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d4e:	4b75      	ldr	r3, [pc, #468]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d50:	4979      	ldr	r1, [pc, #484]	; (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004d52:	400a      	ands	r2, r1
 8004d54:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	d009      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d60:	4b70      	ldr	r3, [pc, #448]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d64:	2203      	movs	r2, #3
 8004d66:	4393      	bics	r3, r2
 8004d68:	0019      	movs	r1, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685a      	ldr	r2, [r3, #4]
 8004d6e:	4b6d      	ldr	r3, [pc, #436]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d70:	430a      	orrs	r2, r1
 8004d72:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2202      	movs	r2, #2
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	d009      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d7e:	4b69      	ldr	r3, [pc, #420]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d82:	220c      	movs	r2, #12
 8004d84:	4393      	bics	r3, r2
 8004d86:	0019      	movs	r1, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	4b65      	ldr	r3, [pc, #404]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d8e:	430a      	orrs	r2, r1
 8004d90:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2210      	movs	r2, #16
 8004d98:	4013      	ands	r3, r2
 8004d9a:	d009      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d9c:	4b61      	ldr	r3, [pc, #388]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da0:	4a66      	ldr	r2, [pc, #408]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8004da2:	4013      	ands	r3, r2
 8004da4:	0019      	movs	r1, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68da      	ldr	r2, [r3, #12]
 8004daa:	4b5e      	ldr	r3, [pc, #376]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dac:	430a      	orrs	r2, r1
 8004dae:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	2380      	movs	r3, #128	; 0x80
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	4013      	ands	r3, r2
 8004dba:	d009      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dbc:	4b59      	ldr	r3, [pc, #356]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc0:	4a5f      	ldr	r2, [pc, #380]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	0019      	movs	r1, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	699a      	ldr	r2, [r3, #24]
 8004dca:	4b56      	ldr	r3, [pc, #344]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	2380      	movs	r3, #128	; 0x80
 8004dd6:	00db      	lsls	r3, r3, #3
 8004dd8:	4013      	ands	r3, r2
 8004dda:	d009      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ddc:	4b51      	ldr	r3, [pc, #324]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de0:	4a58      	ldr	r2, [pc, #352]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004de2:	4013      	ands	r3, r2
 8004de4:	0019      	movs	r1, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	69da      	ldr	r2, [r3, #28]
 8004dea:	4b4e      	ldr	r3, [pc, #312]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dec:	430a      	orrs	r2, r1
 8004dee:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2220      	movs	r2, #32
 8004df6:	4013      	ands	r3, r2
 8004df8:	d009      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004dfa:	4b4a      	ldr	r3, [pc, #296]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dfe:	4a52      	ldr	r2, [pc, #328]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004e00:	4013      	ands	r3, r2
 8004e02:	0019      	movs	r1, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	691a      	ldr	r2, [r3, #16]
 8004e08:	4b46      	ldr	r3, [pc, #280]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	2380      	movs	r3, #128	; 0x80
 8004e14:	01db      	lsls	r3, r3, #7
 8004e16:	4013      	ands	r3, r2
 8004e18:	d015      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e1a:	4b42      	ldr	r3, [pc, #264]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	0899      	lsrs	r1, r3, #2
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1a      	ldr	r2, [r3, #32]
 8004e26:	4b3f      	ldr	r3, [pc, #252]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a1a      	ldr	r2, [r3, #32]
 8004e30:	2380      	movs	r3, #128	; 0x80
 8004e32:	05db      	lsls	r3, r3, #23
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d106      	bne.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004e38:	4b3a      	ldr	r3, [pc, #232]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e3a:	68da      	ldr	r2, [r3, #12]
 8004e3c:	4b39      	ldr	r3, [pc, #228]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e3e:	2180      	movs	r1, #128	; 0x80
 8004e40:	0249      	lsls	r1, r1, #9
 8004e42:	430a      	orrs	r2, r1
 8004e44:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	2380      	movs	r3, #128	; 0x80
 8004e4c:	031b      	lsls	r3, r3, #12
 8004e4e:	4013      	ands	r3, r2
 8004e50:	d009      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e52:	4b34      	ldr	r3, [pc, #208]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e56:	2240      	movs	r2, #64	; 0x40
 8004e58:	4393      	bics	r3, r2
 8004e5a:	0019      	movs	r1, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e60:	4b30      	ldr	r3, [pc, #192]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e62:	430a      	orrs	r2, r1
 8004e64:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	2380      	movs	r3, #128	; 0x80
 8004e6c:	039b      	lsls	r3, r3, #14
 8004e6e:	4013      	ands	r3, r2
 8004e70:	d016      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e72:	4b2c      	ldr	r3, [pc, #176]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e76:	4a35      	ldr	r2, [pc, #212]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004e78:	4013      	ands	r3, r2
 8004e7a:	0019      	movs	r1, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e80:	4b28      	ldr	r3, [pc, #160]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e82:	430a      	orrs	r2, r1
 8004e84:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e8a:	2380      	movs	r3, #128	; 0x80
 8004e8c:	03db      	lsls	r3, r3, #15
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d106      	bne.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004e92:	4b24      	ldr	r3, [pc, #144]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e94:	68da      	ldr	r2, [r3, #12]
 8004e96:	4b23      	ldr	r3, [pc, #140]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e98:	2180      	movs	r1, #128	; 0x80
 8004e9a:	0449      	lsls	r1, r1, #17
 8004e9c:	430a      	orrs	r2, r1
 8004e9e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	2380      	movs	r3, #128	; 0x80
 8004ea6:	03db      	lsls	r3, r3, #15
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	d016      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004eac:	4b1d      	ldr	r3, [pc, #116]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eb0:	4a27      	ldr	r2, [pc, #156]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	0019      	movs	r1, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eba:	4b1a      	ldr	r3, [pc, #104]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ec4:	2380      	movs	r3, #128	; 0x80
 8004ec6:	045b      	lsls	r3, r3, #17
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d106      	bne.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004ecc:	4b15      	ldr	r3, [pc, #84]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ece:	68da      	ldr	r2, [r3, #12]
 8004ed0:	4b14      	ldr	r3, [pc, #80]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ed2:	2180      	movs	r1, #128	; 0x80
 8004ed4:	0449      	lsls	r1, r1, #17
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	2380      	movs	r3, #128	; 0x80
 8004ee0:	011b      	lsls	r3, r3, #4
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	d016      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004ee6:	4b0f      	ldr	r3, [pc, #60]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eea:	4a1a      	ldr	r2, [pc, #104]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004eec:	4013      	ands	r3, r2
 8004eee:	0019      	movs	r1, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	695a      	ldr	r2, [r3, #20]
 8004ef4:	4b0b      	ldr	r3, [pc, #44]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ef6:	430a      	orrs	r2, r1
 8004ef8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	695a      	ldr	r2, [r3, #20]
 8004efe:	2380      	movs	r3, #128	; 0x80
 8004f00:	01db      	lsls	r3, r3, #7
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d106      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004f06:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f08:	68da      	ldr	r2, [r3, #12]
 8004f0a:	4b06      	ldr	r3, [pc, #24]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f0c:	2180      	movs	r1, #128	; 0x80
 8004f0e:	0249      	lsls	r1, r1, #9
 8004f10:	430a      	orrs	r2, r1
 8004f12:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004f14:	2312      	movs	r3, #18
 8004f16:	18fb      	adds	r3, r7, r3
 8004f18:	781b      	ldrb	r3, [r3, #0]
}
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	b006      	add	sp, #24
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	46c0      	nop			; (mov r8, r8)
 8004f24:	40021000 	.word	0x40021000
 8004f28:	40007000 	.word	0x40007000
 8004f2c:	fffffcff 	.word	0xfffffcff
 8004f30:	fffeffff 	.word	0xfffeffff
 8004f34:	00001388 	.word	0x00001388
 8004f38:	efffffff 	.word	0xefffffff
 8004f3c:	fffff3ff 	.word	0xfffff3ff
 8004f40:	fff3ffff 	.word	0xfff3ffff
 8004f44:	ffcfffff 	.word	0xffcfffff
 8004f48:	ffffcfff 	.word	0xffffcfff
 8004f4c:	ffbfffff 	.word	0xffbfffff
 8004f50:	feffffff 	.word	0xfeffffff
 8004f54:	ffff3fff 	.word	0xffff3fff

08004f58 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004f58:	b5b0      	push	{r4, r5, r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004f60:	230f      	movs	r3, #15
 8004f62:	18fb      	adds	r3, r7, r3
 8004f64:	2201      	movs	r2, #1
 8004f66:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d100      	bne.n	8004f70 <HAL_RTC_Init+0x18>
 8004f6e:	e08c      	b.n	800508a <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2229      	movs	r2, #41	; 0x29
 8004f74:	5c9b      	ldrb	r3, [r3, r2]
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d10b      	bne.n	8004f94 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2228      	movs	r2, #40	; 0x28
 8004f80:	2100      	movs	r1, #0
 8004f82:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2288      	movs	r2, #136	; 0x88
 8004f88:	0212      	lsls	r2, r2, #8
 8004f8a:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	0018      	movs	r0, r3
 8004f90:	f7fe f936 	bl	8003200 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2229      	movs	r2, #41	; 0x29
 8004f98:	2102      	movs	r1, #2
 8004f9a:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	2210      	movs	r2, #16
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	2b10      	cmp	r3, #16
 8004fa8:	d062      	beq.n	8005070 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	22ca      	movs	r2, #202	; 0xca
 8004fb0:	625a      	str	r2, [r3, #36]	; 0x24
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2253      	movs	r2, #83	; 0x53
 8004fb8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004fba:	250f      	movs	r5, #15
 8004fbc:	197c      	adds	r4, r7, r5
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	f000 fb9c 	bl	80056fe <RTC_EnterInitMode>
 8004fc6:	0003      	movs	r3, r0
 8004fc8:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004fca:	0028      	movs	r0, r5
 8004fcc:	183b      	adds	r3, r7, r0
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d12c      	bne.n	800502e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	699a      	ldr	r2, [r3, #24]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	492e      	ldr	r1, [pc, #184]	; (8005098 <HAL_RTC_Init+0x140>)
 8004fe0:	400a      	ands	r2, r1
 8004fe2:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6999      	ldr	r1, [r3, #24]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	69db      	ldr	r3, [r3, #28]
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	6912      	ldr	r2, [r2, #16]
 800500a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6919      	ldr	r1, [r3, #16]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	041a      	lsls	r2, r3, #16
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005020:	183c      	adds	r4, r7, r0
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	0018      	movs	r0, r3
 8005026:	f000 fbad 	bl	8005784 <RTC_ExitInitMode>
 800502a:	0003      	movs	r3, r0
 800502c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800502e:	230f      	movs	r3, #15
 8005030:	18fb      	adds	r3, r7, r3
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d116      	bne.n	8005066 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	699a      	ldr	r2, [r3, #24]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	00d2      	lsls	r2, r2, #3
 8005044:	08d2      	lsrs	r2, r2, #3
 8005046:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6999      	ldr	r1, [r3, #24]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	431a      	orrs	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	431a      	orrs	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	430a      	orrs	r2, r1
 8005064:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	22ff      	movs	r2, #255	; 0xff
 800506c:	625a      	str	r2, [r3, #36]	; 0x24
 800506e:	e003      	b.n	8005078 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005070:	230f      	movs	r3, #15
 8005072:	18fb      	adds	r3, r7, r3
 8005074:	2200      	movs	r2, #0
 8005076:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005078:	230f      	movs	r3, #15
 800507a:	18fb      	adds	r3, r7, r3
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d103      	bne.n	800508a <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2229      	movs	r2, #41	; 0x29
 8005086:	2101      	movs	r1, #1
 8005088:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800508a:	230f      	movs	r3, #15
 800508c:	18fb      	adds	r3, r7, r3
 800508e:	781b      	ldrb	r3, [r3, #0]
}
 8005090:	0018      	movs	r0, r3
 8005092:	46bd      	mov	sp, r7
 8005094:	b004      	add	sp, #16
 8005096:	bdb0      	pop	{r4, r5, r7, pc}
 8005098:	fb8fffbf 	.word	0xfb8fffbf

0800509c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800509c:	b5b0      	push	{r4, r5, r7, lr}
 800509e:	b086      	sub	sp, #24
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2228      	movs	r2, #40	; 0x28
 80050ac:	5c9b      	ldrb	r3, [r3, r2]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d101      	bne.n	80050b6 <HAL_RTC_SetTime+0x1a>
 80050b2:	2302      	movs	r3, #2
 80050b4:	e092      	b.n	80051dc <HAL_RTC_SetTime+0x140>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2228      	movs	r2, #40	; 0x28
 80050ba:	2101      	movs	r1, #1
 80050bc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2229      	movs	r2, #41	; 0x29
 80050c2:	2102      	movs	r1, #2
 80050c4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	22ca      	movs	r2, #202	; 0xca
 80050cc:	625a      	str	r2, [r3, #36]	; 0x24
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2253      	movs	r2, #83	; 0x53
 80050d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80050d6:	2513      	movs	r5, #19
 80050d8:	197c      	adds	r4, r7, r5
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	0018      	movs	r0, r3
 80050de:	f000 fb0e 	bl	80056fe <RTC_EnterInitMode>
 80050e2:	0003      	movs	r3, r0
 80050e4:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80050e6:	197b      	adds	r3, r7, r5
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d162      	bne.n	80051b4 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d125      	bne.n	8005140 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	2240      	movs	r2, #64	; 0x40
 80050fc:	4013      	ands	r3, r2
 80050fe:	d102      	bne.n	8005106 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	2200      	movs	r2, #0
 8005104:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	0018      	movs	r0, r3
 800510c:	f000 fb7e 	bl	800580c <RTC_ByteToBcd2>
 8005110:	0003      	movs	r3, r0
 8005112:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	785b      	ldrb	r3, [r3, #1]
 8005118:	0018      	movs	r0, r3
 800511a:	f000 fb77 	bl	800580c <RTC_ByteToBcd2>
 800511e:	0003      	movs	r3, r0
 8005120:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005122:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	789b      	ldrb	r3, [r3, #2]
 8005128:	0018      	movs	r0, r3
 800512a:	f000 fb6f 	bl	800580c <RTC_ByteToBcd2>
 800512e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005130:	0022      	movs	r2, r4
 8005132:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	78db      	ldrb	r3, [r3, #3]
 8005138:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800513a:	4313      	orrs	r3, r2
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	e017      	b.n	8005170 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	2240      	movs	r2, #64	; 0x40
 8005148:	4013      	ands	r3, r2
 800514a:	d102      	bne.n	8005152 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	2200      	movs	r2, #0
 8005150:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	785b      	ldrb	r3, [r3, #1]
 800515c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800515e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005160:	68ba      	ldr	r2, [r7, #8]
 8005162:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005164:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	78db      	ldrb	r3, [r3, #3]
 800516a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800516c:	4313      	orrs	r3, r2
 800516e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	697a      	ldr	r2, [r7, #20]
 8005176:	491b      	ldr	r1, [pc, #108]	; (80051e4 <HAL_RTC_SetTime+0x148>)
 8005178:	400a      	ands	r2, r1
 800517a:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	699a      	ldr	r2, [r3, #24]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4918      	ldr	r1, [pc, #96]	; (80051e8 <HAL_RTC_SetTime+0x14c>)
 8005188:	400a      	ands	r2, r1
 800518a:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	6999      	ldr	r1, [r3, #24]
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	68da      	ldr	r2, [r3, #12]
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	431a      	orrs	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	430a      	orrs	r2, r1
 80051a2:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80051a4:	2313      	movs	r3, #19
 80051a6:	18fc      	adds	r4, r7, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	0018      	movs	r0, r3
 80051ac:	f000 faea 	bl	8005784 <RTC_ExitInitMode>
 80051b0:	0003      	movs	r3, r0
 80051b2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	22ff      	movs	r2, #255	; 0xff
 80051ba:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80051bc:	2313      	movs	r3, #19
 80051be:	18fb      	adds	r3, r7, r3
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d103      	bne.n	80051ce <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2229      	movs	r2, #41	; 0x29
 80051ca:	2101      	movs	r1, #1
 80051cc:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2228      	movs	r2, #40	; 0x28
 80051d2:	2100      	movs	r1, #0
 80051d4:	5499      	strb	r1, [r3, r2]

  return status;
 80051d6:	2313      	movs	r3, #19
 80051d8:	18fb      	adds	r3, r7, r3
 80051da:	781b      	ldrb	r3, [r3, #0]
}
 80051dc:	0018      	movs	r0, r3
 80051de:	46bd      	mov	sp, r7
 80051e0:	b006      	add	sp, #24
 80051e2:	bdb0      	pop	{r4, r5, r7, pc}
 80051e4:	007f7f7f 	.word	0x007f7f7f
 80051e8:	fffbffff 	.word	0xfffbffff

080051ec <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b086      	sub	sp, #24
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689a      	ldr	r2, [r3, #8]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	045b      	lsls	r3, r3, #17
 800520a:	0c5a      	lsrs	r2, r3, #17
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a22      	ldr	r2, [pc, #136]	; (80052a0 <HAL_RTC_GetTime+0xb4>)
 8005218:	4013      	ands	r3, r2
 800521a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	0c1b      	lsrs	r3, r3, #16
 8005220:	b2db      	uxtb	r3, r3
 8005222:	223f      	movs	r2, #63	; 0x3f
 8005224:	4013      	ands	r3, r2
 8005226:	b2da      	uxtb	r2, r3
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	0a1b      	lsrs	r3, r3, #8
 8005230:	b2db      	uxtb	r3, r3
 8005232:	227f      	movs	r2, #127	; 0x7f
 8005234:	4013      	ands	r3, r2
 8005236:	b2da      	uxtb	r2, r3
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	b2db      	uxtb	r3, r3
 8005240:	227f      	movs	r2, #127	; 0x7f
 8005242:	4013      	ands	r3, r2
 8005244:	b2da      	uxtb	r2, r3
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	0d9b      	lsrs	r3, r3, #22
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2201      	movs	r2, #1
 8005252:	4013      	ands	r3, r2
 8005254:	b2da      	uxtb	r2, r3
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d11a      	bne.n	8005296 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	0018      	movs	r0, r3
 8005266:	f000 faf9 	bl	800585c <RTC_Bcd2ToByte>
 800526a:	0003      	movs	r3, r0
 800526c:	001a      	movs	r2, r3
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	785b      	ldrb	r3, [r3, #1]
 8005276:	0018      	movs	r0, r3
 8005278:	f000 faf0 	bl	800585c <RTC_Bcd2ToByte>
 800527c:	0003      	movs	r3, r0
 800527e:	001a      	movs	r2, r3
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	789b      	ldrb	r3, [r3, #2]
 8005288:	0018      	movs	r0, r3
 800528a:	f000 fae7 	bl	800585c <RTC_Bcd2ToByte>
 800528e:	0003      	movs	r3, r0
 8005290:	001a      	movs	r2, r3
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	0018      	movs	r0, r3
 800529a:	46bd      	mov	sp, r7
 800529c:	b006      	add	sp, #24
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	007f7f7f 	.word	0x007f7f7f

080052a4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80052a4:	b5b0      	push	{r4, r5, r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2228      	movs	r2, #40	; 0x28
 80052b4:	5c9b      	ldrb	r3, [r3, r2]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d101      	bne.n	80052be <HAL_RTC_SetDate+0x1a>
 80052ba:	2302      	movs	r3, #2
 80052bc:	e07e      	b.n	80053bc <HAL_RTC_SetDate+0x118>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2228      	movs	r2, #40	; 0x28
 80052c2:	2101      	movs	r1, #1
 80052c4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2229      	movs	r2, #41	; 0x29
 80052ca:	2102      	movs	r1, #2
 80052cc:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d10e      	bne.n	80052f2 <HAL_RTC_SetDate+0x4e>
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	785b      	ldrb	r3, [r3, #1]
 80052d8:	001a      	movs	r2, r3
 80052da:	2310      	movs	r3, #16
 80052dc:	4013      	ands	r3, r2
 80052de:	d008      	beq.n	80052f2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	785b      	ldrb	r3, [r3, #1]
 80052e4:	2210      	movs	r2, #16
 80052e6:	4393      	bics	r3, r2
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	330a      	adds	r3, #10
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d11c      	bne.n	8005332 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	78db      	ldrb	r3, [r3, #3]
 80052fc:	0018      	movs	r0, r3
 80052fe:	f000 fa85 	bl	800580c <RTC_ByteToBcd2>
 8005302:	0003      	movs	r3, r0
 8005304:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	785b      	ldrb	r3, [r3, #1]
 800530a:	0018      	movs	r0, r3
 800530c:	f000 fa7e 	bl	800580c <RTC_ByteToBcd2>
 8005310:	0003      	movs	r3, r0
 8005312:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005314:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	789b      	ldrb	r3, [r3, #2]
 800531a:	0018      	movs	r0, r3
 800531c:	f000 fa76 	bl	800580c <RTC_ByteToBcd2>
 8005320:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005322:	0022      	movs	r2, r4
 8005324:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800532c:	4313      	orrs	r3, r2
 800532e:	617b      	str	r3, [r7, #20]
 8005330:	e00e      	b.n	8005350 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	78db      	ldrb	r3, [r3, #3]
 8005336:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	785b      	ldrb	r3, [r3, #1]
 800533c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800533e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005340:	68ba      	ldr	r2, [r7, #8]
 8005342:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005344:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800534c:	4313      	orrs	r3, r2
 800534e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	22ca      	movs	r2, #202	; 0xca
 8005356:	625a      	str	r2, [r3, #36]	; 0x24
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	2253      	movs	r2, #83	; 0x53
 800535e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005360:	2513      	movs	r5, #19
 8005362:	197c      	adds	r4, r7, r5
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	0018      	movs	r0, r3
 8005368:	f000 f9c9 	bl	80056fe <RTC_EnterInitMode>
 800536c:	0003      	movs	r3, r0
 800536e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005370:	0028      	movs	r0, r5
 8005372:	183b      	adds	r3, r7, r0
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10c      	bne.n	8005394 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	4910      	ldr	r1, [pc, #64]	; (80053c4 <HAL_RTC_SetDate+0x120>)
 8005382:	400a      	ands	r2, r1
 8005384:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005386:	183c      	adds	r4, r7, r0
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	0018      	movs	r0, r3
 800538c:	f000 f9fa 	bl	8005784 <RTC_ExitInitMode>
 8005390:	0003      	movs	r3, r0
 8005392:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	22ff      	movs	r2, #255	; 0xff
 800539a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800539c:	2313      	movs	r3, #19
 800539e:	18fb      	adds	r3, r7, r3
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d103      	bne.n	80053ae <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2229      	movs	r2, #41	; 0x29
 80053aa:	2101      	movs	r1, #1
 80053ac:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2228      	movs	r2, #40	; 0x28
 80053b2:	2100      	movs	r1, #0
 80053b4:	5499      	strb	r1, [r3, r2]

  return status;
 80053b6:	2313      	movs	r3, #19
 80053b8:	18fb      	adds	r3, r7, r3
 80053ba:	781b      	ldrb	r3, [r3, #0]
}
 80053bc:	0018      	movs	r0, r3
 80053be:	46bd      	mov	sp, r7
 80053c0:	b006      	add	sp, #24
 80053c2:	bdb0      	pop	{r4, r5, r7, pc}
 80053c4:	00ffff3f 	.word	0x00ffff3f

080053c8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b086      	sub	sp, #24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	4a21      	ldr	r2, [pc, #132]	; (8005460 <HAL_RTC_GetDate+0x98>)
 80053dc:	4013      	ands	r3, r2
 80053de:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	0c1b      	lsrs	r3, r3, #16
 80053e4:	b2da      	uxtb	r2, r3
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	0a1b      	lsrs	r3, r3, #8
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	221f      	movs	r2, #31
 80053f2:	4013      	ands	r3, r2
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	223f      	movs	r2, #63	; 0x3f
 8005400:	4013      	ands	r3, r2
 8005402:	b2da      	uxtb	r2, r3
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	0b5b      	lsrs	r3, r3, #13
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2207      	movs	r2, #7
 8005410:	4013      	ands	r3, r2
 8005412:	b2da      	uxtb	r2, r3
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d11a      	bne.n	8005454 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	78db      	ldrb	r3, [r3, #3]
 8005422:	0018      	movs	r0, r3
 8005424:	f000 fa1a 	bl	800585c <RTC_Bcd2ToByte>
 8005428:	0003      	movs	r3, r0
 800542a:	001a      	movs	r2, r3
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	785b      	ldrb	r3, [r3, #1]
 8005434:	0018      	movs	r0, r3
 8005436:	f000 fa11 	bl	800585c <RTC_Bcd2ToByte>
 800543a:	0003      	movs	r3, r0
 800543c:	001a      	movs	r2, r3
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	789b      	ldrb	r3, [r3, #2]
 8005446:	0018      	movs	r0, r3
 8005448:	f000 fa08 	bl	800585c <RTC_Bcd2ToByte>
 800544c:	0003      	movs	r3, r0
 800544e:	001a      	movs	r2, r3
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	0018      	movs	r0, r3
 8005458:	46bd      	mov	sp, r7
 800545a:	b006      	add	sp, #24
 800545c:	bd80      	pop	{r7, pc}
 800545e:	46c0      	nop			; (mov r8, r8)
 8005460:	00ffff3f 	.word	0x00ffff3f

08005464 <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005464:	b590      	push	{r4, r7, lr}
 8005466:	b089      	sub	sp, #36	; 0x24
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2228      	movs	r2, #40	; 0x28
 8005474:	5c9b      	ldrb	r3, [r3, r2]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d101      	bne.n	800547e <HAL_RTC_SetAlarm+0x1a>
 800547a:	2302      	movs	r3, #2
 800547c:	e10c      	b.n	8005698 <HAL_RTC_SetAlarm+0x234>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2228      	movs	r2, #40	; 0x28
 8005482:	2101      	movs	r1, #1
 8005484:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2229      	movs	r2, #41	; 0x29
 800548a:	2102      	movs	r1, #2
 800548c:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d136      	bne.n	8005502 <HAL_RTC_SetAlarm+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	2240      	movs	r2, #64	; 0x40
 800549c:	4013      	ands	r3, r2
 800549e:	d102      	bne.n	80054a6 <HAL_RTC_SetAlarm+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	2200      	movs	r2, #0
 80054a4:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	0018      	movs	r0, r3
 80054ac:	f000 f9ae 	bl	800580c <RTC_ByteToBcd2>
 80054b0:	0003      	movs	r3, r0
 80054b2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	785b      	ldrb	r3, [r3, #1]
 80054b8:	0018      	movs	r0, r3
 80054ba:	f000 f9a7 	bl	800580c <RTC_ByteToBcd2>
 80054be:	0003      	movs	r3, r0
 80054c0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054c2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	789b      	ldrb	r3, [r3, #2]
 80054c8:	0018      	movs	r0, r3
 80054ca:	f000 f99f 	bl	800580c <RTC_ByteToBcd2>
 80054ce:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80054d0:	0022      	movs	r2, r4
 80054d2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	78db      	ldrb	r3, [r3, #3]
 80054d8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80054da:	431a      	orrs	r2, r3
 80054dc:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	2220      	movs	r2, #32
 80054e2:	5c9b      	ldrb	r3, [r3, r2]
 80054e4:	0018      	movs	r0, r3
 80054e6:	f000 f991 	bl	800580c <RTC_ByteToBcd2>
 80054ea:	0003      	movs	r3, r0
 80054ec:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80054ee:	0022      	movs	r2, r4
 80054f0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80054f6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054fc:	4313      	orrs	r3, r2
 80054fe:	61fb      	str	r3, [r7, #28]
 8005500:	e022      	b.n	8005548 <HAL_RTC_SetAlarm+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	2240      	movs	r2, #64	; 0x40
 800550a:	4013      	ands	r3, r2
 800550c:	d102      	bne.n	8005514 <HAL_RTC_SetAlarm+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	2200      	movs	r2, #0
 8005512:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	785b      	ldrb	r3, [r3, #1]
 800551e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005520:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005522:	68ba      	ldr	r2, [r7, #8]
 8005524:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005526:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	78db      	ldrb	r3, [r3, #3]
 800552c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800552e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	2120      	movs	r1, #32
 8005534:	5c5b      	ldrb	r3, [r3, r1]
 8005536:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005538:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800553e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005544:	4313      	orrs	r3, r2
 8005546:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	685a      	ldr	r2, [r3, #4]
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	4313      	orrs	r3, r2
 8005552:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	22ca      	movs	r2, #202	; 0xca
 800555a:	625a      	str	r2, [r3, #36]	; 0x24
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2253      	movs	r2, #83	; 0x53
 8005562:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005568:	2380      	movs	r3, #128	; 0x80
 800556a:	005b      	lsls	r3, r3, #1
 800556c:	429a      	cmp	r2, r3
 800556e:	d143      	bne.n	80055f8 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	699a      	ldr	r2, [r3, #24]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4949      	ldr	r1, [pc, #292]	; (80056a0 <HAL_RTC_SetAlarm+0x23c>)
 800557c:	400a      	ands	r2, r1
 800557e:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	699a      	ldr	r2, [r3, #24]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4946      	ldr	r1, [pc, #280]	; (80056a4 <HAL_RTC_SetAlarm+0x240>)
 800558c:	400a      	ands	r2, r1
 800558e:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 8005590:	f7fe f95c 	bl	800384c <HAL_GetTick>
 8005594:	0003      	movs	r3, r0
 8005596:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005598:	e016      	b.n	80055c8 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800559a:	f7fe f957 	bl	800384c <HAL_GetTick>
 800559e:	0002      	movs	r2, r0
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	1ad2      	subs	r2, r2, r3
 80055a4:	23fa      	movs	r3, #250	; 0xfa
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d90d      	bls.n	80055c8 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	22ff      	movs	r2, #255	; 0xff
 80055b2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2229      	movs	r2, #41	; 0x29
 80055b8:	2103      	movs	r1, #3
 80055ba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2228      	movs	r2, #40	; 0x28
 80055c0:	2100      	movs	r1, #0
 80055c2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e067      	b.n	8005698 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	2201      	movs	r2, #1
 80055d0:	4013      	ands	r3, r2
 80055d2:	d0e2      	beq.n	800559a <HAL_RTC_SetAlarm+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	69fa      	ldr	r2, [r7, #28]
 80055da:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	69ba      	ldr	r2, [r7, #24]
 80055e2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	699a      	ldr	r2, [r3, #24]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2180      	movs	r1, #128	; 0x80
 80055f0:	0049      	lsls	r1, r1, #1
 80055f2:	430a      	orrs	r2, r1
 80055f4:	619a      	str	r2, [r3, #24]
 80055f6:	e042      	b.n	800567e <HAL_RTC_SetAlarm+0x21a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	699a      	ldr	r2, [r3, #24]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4929      	ldr	r1, [pc, #164]	; (80056a8 <HAL_RTC_SetAlarm+0x244>)
 8005604:	400a      	ands	r2, r1
 8005606:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699a      	ldr	r2, [r3, #24]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4926      	ldr	r1, [pc, #152]	; (80056ac <HAL_RTC_SetAlarm+0x248>)
 8005614:	400a      	ands	r2, r1
 8005616:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 8005618:	f7fe f918 	bl	800384c <HAL_GetTick>
 800561c:	0003      	movs	r3, r0
 800561e:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005620:	e016      	b.n	8005650 <HAL_RTC_SetAlarm+0x1ec>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005622:	f7fe f913 	bl	800384c <HAL_GetTick>
 8005626:	0002      	movs	r2, r0
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	1ad2      	subs	r2, r2, r3
 800562c:	23fa      	movs	r3, #250	; 0xfa
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	429a      	cmp	r2, r3
 8005632:	d90d      	bls.n	8005650 <HAL_RTC_SetAlarm+0x1ec>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	22ff      	movs	r2, #255	; 0xff
 800563a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2229      	movs	r2, #41	; 0x29
 8005640:	2103      	movs	r1, #3
 8005642:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2228      	movs	r2, #40	; 0x28
 8005648:	2100      	movs	r1, #0
 800564a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e023      	b.n	8005698 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	2202      	movs	r2, #2
 8005658:	4013      	ands	r3, r2
 800565a:	d0e2      	beq.n	8005622 <HAL_RTC_SetAlarm+0x1be>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	69fa      	ldr	r2, [r7, #28]
 8005662:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	69ba      	ldr	r2, [r7, #24]
 800566a:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	699a      	ldr	r2, [r3, #24]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2180      	movs	r1, #128	; 0x80
 8005678:	0089      	lsls	r1, r1, #2
 800567a:	430a      	orrs	r2, r1
 800567c:	619a      	str	r2, [r3, #24]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	22ff      	movs	r2, #255	; 0xff
 8005684:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2229      	movs	r2, #41	; 0x29
 800568a:	2101      	movs	r1, #1
 800568c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2228      	movs	r2, #40	; 0x28
 8005692:	2100      	movs	r1, #0
 8005694:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	0018      	movs	r0, r3
 800569a:	46bd      	mov	sp, r7
 800569c:	b009      	add	sp, #36	; 0x24
 800569e:	bd90      	pop	{r4, r7, pc}
 80056a0:	fffffeff 	.word	0xfffffeff
 80056a4:	ffffefff 	.word	0xffffefff
 80056a8:	fffffdff 	.word	0xfffffdff
 80056ac:	ffffdfff 	.word	0xffffdfff

080056b0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68da      	ldr	r2, [r3, #12]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	21a0      	movs	r1, #160	; 0xa0
 80056c4:	438a      	bics	r2, r1
 80056c6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80056c8:	f7fe f8c0 	bl	800384c <HAL_GetTick>
 80056cc:	0003      	movs	r3, r0
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80056d0:	e00a      	b.n	80056e8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80056d2:	f7fe f8bb 	bl	800384c <HAL_GetTick>
 80056d6:	0002      	movs	r2, r0
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	1ad2      	subs	r2, r2, r3
 80056dc:	23fa      	movs	r3, #250	; 0xfa
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d901      	bls.n	80056e8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e006      	b.n	80056f6 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	2220      	movs	r2, #32
 80056f0:	4013      	ands	r3, r2
 80056f2:	d0ee      	beq.n	80056d2 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	0018      	movs	r0, r3
 80056f8:	46bd      	mov	sp, r7
 80056fa:	b004      	add	sp, #16
 80056fc:	bd80      	pop	{r7, pc}

080056fe <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b084      	sub	sp, #16
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005706:	230f      	movs	r3, #15
 8005708:	18fb      	adds	r3, r7, r3
 800570a:	2200      	movs	r2, #0
 800570c:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	2240      	movs	r2, #64	; 0x40
 8005716:	4013      	ands	r3, r2
 8005718:	d12c      	bne.n	8005774 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68da      	ldr	r2, [r3, #12]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2180      	movs	r1, #128	; 0x80
 8005726:	430a      	orrs	r2, r1
 8005728:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800572a:	f7fe f88f 	bl	800384c <HAL_GetTick>
 800572e:	0003      	movs	r3, r0
 8005730:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005732:	e014      	b.n	800575e <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8005734:	f7fe f88a 	bl	800384c <HAL_GetTick>
 8005738:	0002      	movs	r2, r0
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	1ad2      	subs	r2, r2, r3
 800573e:	200f      	movs	r0, #15
 8005740:	183b      	adds	r3, r7, r0
 8005742:	1839      	adds	r1, r7, r0
 8005744:	7809      	ldrb	r1, [r1, #0]
 8005746:	7019      	strb	r1, [r3, #0]
 8005748:	23fa      	movs	r3, #250	; 0xfa
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	429a      	cmp	r2, r3
 800574e:	d906      	bls.n	800575e <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8005750:	183b      	adds	r3, r7, r0
 8005752:	2203      	movs	r2, #3
 8005754:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2229      	movs	r2, #41	; 0x29
 800575a:	2103      	movs	r1, #3
 800575c:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	2240      	movs	r2, #64	; 0x40
 8005766:	4013      	ands	r3, r2
 8005768:	d104      	bne.n	8005774 <RTC_EnterInitMode+0x76>
 800576a:	230f      	movs	r3, #15
 800576c:	18fb      	adds	r3, r7, r3
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	2b03      	cmp	r3, #3
 8005772:	d1df      	bne.n	8005734 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005774:	230f      	movs	r3, #15
 8005776:	18fb      	adds	r3, r7, r3
 8005778:	781b      	ldrb	r3, [r3, #0]
}
 800577a:	0018      	movs	r0, r3
 800577c:	46bd      	mov	sp, r7
 800577e:	b004      	add	sp, #16
 8005780:	bd80      	pop	{r7, pc}
	...

08005784 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005784:	b590      	push	{r4, r7, lr}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800578c:	240f      	movs	r4, #15
 800578e:	193b      	adds	r3, r7, r4
 8005790:	2200      	movs	r2, #0
 8005792:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005794:	4b1c      	ldr	r3, [pc, #112]	; (8005808 <RTC_ExitInitMode+0x84>)
 8005796:	68da      	ldr	r2, [r3, #12]
 8005798:	4b1b      	ldr	r3, [pc, #108]	; (8005808 <RTC_ExitInitMode+0x84>)
 800579a:	2180      	movs	r1, #128	; 0x80
 800579c:	438a      	bics	r2, r1
 800579e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80057a0:	4b19      	ldr	r3, [pc, #100]	; (8005808 <RTC_ExitInitMode+0x84>)
 80057a2:	699b      	ldr	r3, [r3, #24]
 80057a4:	2220      	movs	r2, #32
 80057a6:	4013      	ands	r3, r2
 80057a8:	d10d      	bne.n	80057c6 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	0018      	movs	r0, r3
 80057ae:	f7ff ff7f 	bl	80056b0 <HAL_RTC_WaitForSynchro>
 80057b2:	1e03      	subs	r3, r0, #0
 80057b4:	d021      	beq.n	80057fa <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2229      	movs	r2, #41	; 0x29
 80057ba:	2103      	movs	r1, #3
 80057bc:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80057be:	193b      	adds	r3, r7, r4
 80057c0:	2203      	movs	r2, #3
 80057c2:	701a      	strb	r2, [r3, #0]
 80057c4:	e019      	b.n	80057fa <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80057c6:	4b10      	ldr	r3, [pc, #64]	; (8005808 <RTC_ExitInitMode+0x84>)
 80057c8:	699a      	ldr	r2, [r3, #24]
 80057ca:	4b0f      	ldr	r3, [pc, #60]	; (8005808 <RTC_ExitInitMode+0x84>)
 80057cc:	2120      	movs	r1, #32
 80057ce:	438a      	bics	r2, r1
 80057d0:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	0018      	movs	r0, r3
 80057d6:	f7ff ff6b 	bl	80056b0 <HAL_RTC_WaitForSynchro>
 80057da:	1e03      	subs	r3, r0, #0
 80057dc:	d007      	beq.n	80057ee <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2229      	movs	r2, #41	; 0x29
 80057e2:	2103      	movs	r1, #3
 80057e4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80057e6:	230f      	movs	r3, #15
 80057e8:	18fb      	adds	r3, r7, r3
 80057ea:	2203      	movs	r2, #3
 80057ec:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80057ee:	4b06      	ldr	r3, [pc, #24]	; (8005808 <RTC_ExitInitMode+0x84>)
 80057f0:	699a      	ldr	r2, [r3, #24]
 80057f2:	4b05      	ldr	r3, [pc, #20]	; (8005808 <RTC_ExitInitMode+0x84>)
 80057f4:	2120      	movs	r1, #32
 80057f6:	430a      	orrs	r2, r1
 80057f8:	619a      	str	r2, [r3, #24]
  }

  return status;
 80057fa:	230f      	movs	r3, #15
 80057fc:	18fb      	adds	r3, r7, r3
 80057fe:	781b      	ldrb	r3, [r3, #0]
}
 8005800:	0018      	movs	r0, r3
 8005802:	46bd      	mov	sp, r7
 8005804:	b005      	add	sp, #20
 8005806:	bd90      	pop	{r4, r7, pc}
 8005808:	40002800 	.word	0x40002800

0800580c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	0002      	movs	r2, r0
 8005814:	1dfb      	adds	r3, r7, #7
 8005816:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005818:	2300      	movs	r3, #0
 800581a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800581c:	230b      	movs	r3, #11
 800581e:	18fb      	adds	r3, r7, r3
 8005820:	1dfa      	adds	r2, r7, #7
 8005822:	7812      	ldrb	r2, [r2, #0]
 8005824:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005826:	e008      	b.n	800583a <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	3301      	adds	r3, #1
 800582c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800582e:	220b      	movs	r2, #11
 8005830:	18bb      	adds	r3, r7, r2
 8005832:	18ba      	adds	r2, r7, r2
 8005834:	7812      	ldrb	r2, [r2, #0]
 8005836:	3a0a      	subs	r2, #10
 8005838:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800583a:	210b      	movs	r1, #11
 800583c:	187b      	adds	r3, r7, r1
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	2b09      	cmp	r3, #9
 8005842:	d8f1      	bhi.n	8005828 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	b2db      	uxtb	r3, r3
 8005848:	011b      	lsls	r3, r3, #4
 800584a:	b2da      	uxtb	r2, r3
 800584c:	187b      	adds	r3, r7, r1
 800584e:	781b      	ldrb	r3, [r3, #0]
 8005850:	4313      	orrs	r3, r2
 8005852:	b2db      	uxtb	r3, r3
}
 8005854:	0018      	movs	r0, r3
 8005856:	46bd      	mov	sp, r7
 8005858:	b004      	add	sp, #16
 800585a:	bd80      	pop	{r7, pc}

0800585c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	0002      	movs	r2, r0
 8005864:	1dfb      	adds	r3, r7, #7
 8005866:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005868:	1dfb      	adds	r3, r7, #7
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	091b      	lsrs	r3, r3, #4
 800586e:	b2db      	uxtb	r3, r3
 8005870:	001a      	movs	r2, r3
 8005872:	0013      	movs	r3, r2
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	189b      	adds	r3, r3, r2
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	b2da      	uxtb	r2, r3
 8005880:	1dfb      	adds	r3, r7, #7
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	210f      	movs	r1, #15
 8005886:	400b      	ands	r3, r1
 8005888:	b2db      	uxtb	r3, r3
 800588a:	18d3      	adds	r3, r2, r3
 800588c:	b2db      	uxtb	r3, r3
}
 800588e:	0018      	movs	r0, r3
 8005890:	46bd      	mov	sp, r7
 8005892:	b004      	add	sp, #16
 8005894:	bd80      	pop	{r7, pc}

08005896 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b082      	sub	sp, #8
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2228      	movs	r2, #40	; 0x28
 80058a2:	5c9b      	ldrb	r3, [r3, r2]
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d101      	bne.n	80058ac <HAL_RTCEx_EnableBypassShadow+0x16>
 80058a8:	2302      	movs	r3, #2
 80058aa:	e024      	b.n	80058f6 <HAL_RTCEx_EnableBypassShadow+0x60>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2228      	movs	r2, #40	; 0x28
 80058b0:	2101      	movs	r1, #1
 80058b2:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2229      	movs	r2, #41	; 0x29
 80058b8:	2102      	movs	r1, #2
 80058ba:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	22ca      	movs	r2, #202	; 0xca
 80058c2:	625a      	str	r2, [r3, #36]	; 0x24
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2253      	movs	r2, #83	; 0x53
 80058ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	699a      	ldr	r2, [r3, #24]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2120      	movs	r1, #32
 80058d8:	430a      	orrs	r2, r1
 80058da:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	22ff      	movs	r2, #255	; 0xff
 80058e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2229      	movs	r2, #41	; 0x29
 80058e8:	2101      	movs	r1, #1
 80058ea:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2228      	movs	r2, #40	; 0x28
 80058f0:	2100      	movs	r1, #0
 80058f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	0018      	movs	r0, r3
 80058f8:	46bd      	mov	sp, r7
 80058fa:	b002      	add	sp, #8
 80058fc:	bd80      	pop	{r7, pc}

080058fe <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80058fe:	b580      	push	{r7, lr}
 8005900:	b082      	sub	sp, #8
 8005902:	af00      	add	r7, sp, #0
 8005904:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2228      	movs	r2, #40	; 0x28
 800590a:	5c9b      	ldrb	r3, [r3, r2]
 800590c:	2b01      	cmp	r3, #1
 800590e:	d101      	bne.n	8005914 <HAL_RTCEx_DisableBypassShadow+0x16>
 8005910:	2302      	movs	r3, #2
 8005912:	e024      	b.n	800595e <HAL_RTCEx_DisableBypassShadow+0x60>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2228      	movs	r2, #40	; 0x28
 8005918:	2101      	movs	r1, #1
 800591a:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2229      	movs	r2, #41	; 0x29
 8005920:	2102      	movs	r1, #2
 8005922:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	22ca      	movs	r2, #202	; 0xca
 800592a:	625a      	str	r2, [r3, #36]	; 0x24
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2253      	movs	r2, #83	; 0x53
 8005932:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	699a      	ldr	r2, [r3, #24]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	21df      	movs	r1, #223	; 0xdf
 8005940:	400a      	ands	r2, r1
 8005942:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	22ff      	movs	r2, #255	; 0xff
 800594a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2229      	movs	r2, #41	; 0x29
 8005950:	2101      	movs	r1, #1
 8005952:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2228      	movs	r2, #40	; 0x28
 8005958:	2100      	movs	r1, #0
 800595a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	0018      	movs	r0, r3
 8005960:	46bd      	mov	sp, r7
 8005962:	b002      	add	sp, #8
 8005964:	bd80      	pop	{r7, pc}

08005966 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b082      	sub	sp, #8
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d101      	bne.n	8005978 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e04a      	b.n	8005a0e <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	223d      	movs	r2, #61	; 0x3d
 800597c:	5c9b      	ldrb	r3, [r3, r2]
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b00      	cmp	r3, #0
 8005982:	d107      	bne.n	8005994 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	223c      	movs	r2, #60	; 0x3c
 8005988:	2100      	movs	r1, #0
 800598a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	0018      	movs	r0, r3
 8005990:	f7fd fc74 	bl	800327c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	223d      	movs	r2, #61	; 0x3d
 8005998:	2102      	movs	r1, #2
 800599a:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	3304      	adds	r3, #4
 80059a4:	0019      	movs	r1, r3
 80059a6:	0010      	movs	r0, r2
 80059a8:	f000 fa12 	bl	8005dd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2248      	movs	r2, #72	; 0x48
 80059b0:	2101      	movs	r1, #1
 80059b2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	223e      	movs	r2, #62	; 0x3e
 80059b8:	2101      	movs	r1, #1
 80059ba:	5499      	strb	r1, [r3, r2]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	223f      	movs	r2, #63	; 0x3f
 80059c0:	2101      	movs	r1, #1
 80059c2:	5499      	strb	r1, [r3, r2]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2240      	movs	r2, #64	; 0x40
 80059c8:	2101      	movs	r1, #1
 80059ca:	5499      	strb	r1, [r3, r2]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2241      	movs	r2, #65	; 0x41
 80059d0:	2101      	movs	r1, #1
 80059d2:	5499      	strb	r1, [r3, r2]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2242      	movs	r2, #66	; 0x42
 80059d8:	2101      	movs	r1, #1
 80059da:	5499      	strb	r1, [r3, r2]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2243      	movs	r2, #67	; 0x43
 80059e0:	2101      	movs	r1, #1
 80059e2:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2244      	movs	r2, #68	; 0x44
 80059e8:	2101      	movs	r1, #1
 80059ea:	5499      	strb	r1, [r3, r2]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2245      	movs	r2, #69	; 0x45
 80059f0:	2101      	movs	r1, #1
 80059f2:	5499      	strb	r1, [r3, r2]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2246      	movs	r2, #70	; 0x46
 80059f8:	2101      	movs	r1, #1
 80059fa:	5499      	strb	r1, [r3, r2]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2247      	movs	r2, #71	; 0x47
 8005a00:	2101      	movs	r1, #1
 8005a02:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	223d      	movs	r2, #61	; 0x3d
 8005a08:	2101      	movs	r1, #1
 8005a0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	0018      	movs	r0, r3
 8005a10:	46bd      	mov	sp, r7
 8005a12:	b002      	add	sp, #8
 8005a14:	bd80      	pop	{r7, pc}
	...

08005a18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	223d      	movs	r2, #61	; 0x3d
 8005a24:	5c9b      	ldrb	r3, [r3, r2]
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d001      	beq.n	8005a30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e042      	b.n	8005ab6 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	223d      	movs	r2, #61	; 0x3d
 8005a34:	2102      	movs	r1, #2
 8005a36:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68da      	ldr	r2, [r3, #12]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2101      	movs	r1, #1
 8005a44:	430a      	orrs	r2, r1
 8005a46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a1c      	ldr	r2, [pc, #112]	; (8005ac0 <HAL_TIM_Base_Start_IT+0xa8>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d00f      	beq.n	8005a72 <HAL_TIM_Base_Start_IT+0x5a>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	2380      	movs	r3, #128	; 0x80
 8005a58:	05db      	lsls	r3, r3, #23
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d009      	beq.n	8005a72 <HAL_TIM_Base_Start_IT+0x5a>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a18      	ldr	r2, [pc, #96]	; (8005ac4 <HAL_TIM_Base_Start_IT+0xac>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d004      	beq.n	8005a72 <HAL_TIM_Base_Start_IT+0x5a>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a16      	ldr	r2, [pc, #88]	; (8005ac8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d116      	bne.n	8005aa0 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	4a14      	ldr	r2, [pc, #80]	; (8005acc <HAL_TIM_Base_Start_IT+0xb4>)
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2b06      	cmp	r3, #6
 8005a82:	d016      	beq.n	8005ab2 <HAL_TIM_Base_Start_IT+0x9a>
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	2380      	movs	r3, #128	; 0x80
 8005a88:	025b      	lsls	r3, r3, #9
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d011      	beq.n	8005ab2 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2101      	movs	r1, #1
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a9e:	e008      	b.n	8005ab2 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2101      	movs	r1, #1
 8005aac:	430a      	orrs	r2, r1
 8005aae:	601a      	str	r2, [r3, #0]
 8005ab0:	e000      	b.n	8005ab4 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab2:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	0018      	movs	r0, r3
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	b004      	add	sp, #16
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	46c0      	nop			; (mov r8, r8)
 8005ac0:	40012c00 	.word	0x40012c00
 8005ac4:	40000400 	.word	0x40000400
 8005ac8:	40014000 	.word	0x40014000
 8005acc:	00010007 	.word	0x00010007

08005ad0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b082      	sub	sp, #8
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68da      	ldr	r2, [r3, #12]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2101      	movs	r1, #1
 8005ae4:	438a      	bics	r2, r1
 8005ae6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	4a0d      	ldr	r2, [pc, #52]	; (8005b24 <HAL_TIM_Base_Stop_IT+0x54>)
 8005af0:	4013      	ands	r3, r2
 8005af2:	d10d      	bne.n	8005b10 <HAL_TIM_Base_Stop_IT+0x40>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	4a0b      	ldr	r2, [pc, #44]	; (8005b28 <HAL_TIM_Base_Stop_IT+0x58>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	d107      	bne.n	8005b10 <HAL_TIM_Base_Stop_IT+0x40>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2101      	movs	r1, #1
 8005b0c:	438a      	bics	r2, r1
 8005b0e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	223d      	movs	r2, #61	; 0x3d
 8005b14:	2101      	movs	r1, #1
 8005b16:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	0018      	movs	r0, r3
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	b002      	add	sp, #8
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	46c0      	nop			; (mov r8, r8)
 8005b24:	00001111 	.word	0x00001111
 8005b28:	00000444 	.word	0x00000444

08005b2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	2202      	movs	r2, #2
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d124      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	2202      	movs	r2, #2
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d11d      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2203      	movs	r2, #3
 8005b56:	4252      	negs	r2, r2
 8005b58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	2203      	movs	r2, #3
 8005b68:	4013      	ands	r3, r2
 8005b6a:	d004      	beq.n	8005b76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	0018      	movs	r0, r3
 8005b70:	f000 f916 	bl	8005da0 <HAL_TIM_IC_CaptureCallback>
 8005b74:	e007      	b.n	8005b86 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	0018      	movs	r0, r3
 8005b7a:	f000 f909 	bl	8005d90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	0018      	movs	r0, r3
 8005b82:	f000 f915 	bl	8005db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	2204      	movs	r2, #4
 8005b94:	4013      	ands	r3, r2
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	d125      	bne.n	8005be6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	2204      	movs	r2, #4
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	2b04      	cmp	r3, #4
 8005ba6:	d11e      	bne.n	8005be6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	2205      	movs	r2, #5
 8005bae:	4252      	negs	r2, r2
 8005bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2202      	movs	r2, #2
 8005bb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	699a      	ldr	r2, [r3, #24]
 8005bbe:	23c0      	movs	r3, #192	; 0xc0
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	d004      	beq.n	8005bd0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	0018      	movs	r0, r3
 8005bca:	f000 f8e9 	bl	8005da0 <HAL_TIM_IC_CaptureCallback>
 8005bce:	e007      	b.n	8005be0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	0018      	movs	r0, r3
 8005bd4:	f000 f8dc 	bl	8005d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	0018      	movs	r0, r3
 8005bdc:	f000 f8e8 	bl	8005db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	691b      	ldr	r3, [r3, #16]
 8005bec:	2208      	movs	r2, #8
 8005bee:	4013      	ands	r3, r2
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	d124      	bne.n	8005c3e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	2208      	movs	r2, #8
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	2b08      	cmp	r3, #8
 8005c00:	d11d      	bne.n	8005c3e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	2209      	movs	r2, #9
 8005c08:	4252      	negs	r2, r2
 8005c0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2204      	movs	r2, #4
 8005c10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	69db      	ldr	r3, [r3, #28]
 8005c18:	2203      	movs	r2, #3
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	d004      	beq.n	8005c28 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	0018      	movs	r0, r3
 8005c22:	f000 f8bd 	bl	8005da0 <HAL_TIM_IC_CaptureCallback>
 8005c26:	e007      	b.n	8005c38 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	0018      	movs	r0, r3
 8005c2c:	f000 f8b0 	bl	8005d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	0018      	movs	r0, r3
 8005c34:	f000 f8bc 	bl	8005db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	2210      	movs	r2, #16
 8005c46:	4013      	ands	r3, r2
 8005c48:	2b10      	cmp	r3, #16
 8005c4a:	d125      	bne.n	8005c98 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	2210      	movs	r2, #16
 8005c54:	4013      	ands	r3, r2
 8005c56:	2b10      	cmp	r3, #16
 8005c58:	d11e      	bne.n	8005c98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2211      	movs	r2, #17
 8005c60:	4252      	negs	r2, r2
 8005c62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2208      	movs	r2, #8
 8005c68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	69da      	ldr	r2, [r3, #28]
 8005c70:	23c0      	movs	r3, #192	; 0xc0
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	4013      	ands	r3, r2
 8005c76:	d004      	beq.n	8005c82 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	f000 f890 	bl	8005da0 <HAL_TIM_IC_CaptureCallback>
 8005c80:	e007      	b.n	8005c92 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	0018      	movs	r0, r3
 8005c86:	f000 f883 	bl	8005d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	0018      	movs	r0, r3
 8005c8e:	f000 f88f 	bl	8005db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d10f      	bne.n	8005cc6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	2201      	movs	r2, #1
 8005cae:	4013      	ands	r3, r2
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d108      	bne.n	8005cc6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2202      	movs	r2, #2
 8005cba:	4252      	negs	r2, r2
 8005cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	0018      	movs	r0, r3
 8005cc2:	f7fd f9f1 	bl	80030a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	2280      	movs	r2, #128	; 0x80
 8005cce:	4013      	ands	r3, r2
 8005cd0:	2b80      	cmp	r3, #128	; 0x80
 8005cd2:	d10f      	bne.n	8005cf4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	2280      	movs	r2, #128	; 0x80
 8005cdc:	4013      	ands	r3, r2
 8005cde:	2b80      	cmp	r3, #128	; 0x80
 8005ce0:	d108      	bne.n	8005cf4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2281      	movs	r2, #129	; 0x81
 8005ce8:	4252      	negs	r2, r2
 8005cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	0018      	movs	r0, r3
 8005cf0:	f000 f964 	bl	8005fbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	691a      	ldr	r2, [r3, #16]
 8005cfa:	2380      	movs	r3, #128	; 0x80
 8005cfc:	005b      	lsls	r3, r3, #1
 8005cfe:	401a      	ands	r2, r3
 8005d00:	2380      	movs	r3, #128	; 0x80
 8005d02:	005b      	lsls	r3, r3, #1
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d10e      	bne.n	8005d26 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	2280      	movs	r2, #128	; 0x80
 8005d10:	4013      	ands	r3, r2
 8005d12:	2b80      	cmp	r3, #128	; 0x80
 8005d14:	d107      	bne.n	8005d26 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a1c      	ldr	r2, [pc, #112]	; (8005d8c <HAL_TIM_IRQHandler+0x260>)
 8005d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	0018      	movs	r0, r3
 8005d22:	f000 f953 	bl	8005fcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	2240      	movs	r2, #64	; 0x40
 8005d2e:	4013      	ands	r3, r2
 8005d30:	2b40      	cmp	r3, #64	; 0x40
 8005d32:	d10f      	bne.n	8005d54 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	2240      	movs	r2, #64	; 0x40
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	2b40      	cmp	r3, #64	; 0x40
 8005d40:	d108      	bne.n	8005d54 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	2241      	movs	r2, #65	; 0x41
 8005d48:	4252      	negs	r2, r2
 8005d4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	0018      	movs	r0, r3
 8005d50:	f000 f836 	bl	8005dc0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	2b20      	cmp	r3, #32
 8005d60:	d10f      	bne.n	8005d82 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	2220      	movs	r2, #32
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	2b20      	cmp	r3, #32
 8005d6e:	d108      	bne.n	8005d82 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2221      	movs	r2, #33	; 0x21
 8005d76:	4252      	negs	r2, r2
 8005d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	0018      	movs	r0, r3
 8005d7e:	f000 f915 	bl	8005fac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d82:	46c0      	nop			; (mov r8, r8)
 8005d84:	46bd      	mov	sp, r7
 8005d86:	b002      	add	sp, #8
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	46c0      	nop			; (mov r8, r8)
 8005d8c:	fffffeff 	.word	0xfffffeff

08005d90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d98:	46c0      	nop			; (mov r8, r8)
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	b002      	add	sp, #8
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005da8:	46c0      	nop			; (mov r8, r8)
 8005daa:	46bd      	mov	sp, r7
 8005dac:	b002      	add	sp, #8
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005db8:	46c0      	nop			; (mov r8, r8)
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	b002      	add	sp, #8
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005dc8:	46c0      	nop			; (mov r8, r8)
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	b002      	add	sp, #8
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4a34      	ldr	r2, [pc, #208]	; (8005eb4 <TIM_Base_SetConfig+0xe4>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d008      	beq.n	8005dfa <TIM_Base_SetConfig+0x2a>
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	2380      	movs	r3, #128	; 0x80
 8005dec:	05db      	lsls	r3, r3, #23
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d003      	beq.n	8005dfa <TIM_Base_SetConfig+0x2a>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a30      	ldr	r2, [pc, #192]	; (8005eb8 <TIM_Base_SetConfig+0xe8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d108      	bne.n	8005e0c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2270      	movs	r2, #112	; 0x70
 8005dfe:	4393      	bics	r3, r2
 8005e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a29      	ldr	r2, [pc, #164]	; (8005eb4 <TIM_Base_SetConfig+0xe4>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d018      	beq.n	8005e46 <TIM_Base_SetConfig+0x76>
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	2380      	movs	r3, #128	; 0x80
 8005e18:	05db      	lsls	r3, r3, #23
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d013      	beq.n	8005e46 <TIM_Base_SetConfig+0x76>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a25      	ldr	r2, [pc, #148]	; (8005eb8 <TIM_Base_SetConfig+0xe8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d00f      	beq.n	8005e46 <TIM_Base_SetConfig+0x76>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a24      	ldr	r2, [pc, #144]	; (8005ebc <TIM_Base_SetConfig+0xec>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d00b      	beq.n	8005e46 <TIM_Base_SetConfig+0x76>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a23      	ldr	r2, [pc, #140]	; (8005ec0 <TIM_Base_SetConfig+0xf0>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d007      	beq.n	8005e46 <TIM_Base_SetConfig+0x76>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a22      	ldr	r2, [pc, #136]	; (8005ec4 <TIM_Base_SetConfig+0xf4>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d003      	beq.n	8005e46 <TIM_Base_SetConfig+0x76>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a21      	ldr	r2, [pc, #132]	; (8005ec8 <TIM_Base_SetConfig+0xf8>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d108      	bne.n	8005e58 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	4a20      	ldr	r2, [pc, #128]	; (8005ecc <TIM_Base_SetConfig+0xfc>)
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	68db      	ldr	r3, [r3, #12]
 8005e52:	68fa      	ldr	r2, [r7, #12]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2280      	movs	r2, #128	; 0x80
 8005e5c:	4393      	bics	r3, r2
 8005e5e:	001a      	movs	r2, r3
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	695b      	ldr	r3, [r3, #20]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	689a      	ldr	r2, [r3, #8]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4a0c      	ldr	r2, [pc, #48]	; (8005eb4 <TIM_Base_SetConfig+0xe4>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d00b      	beq.n	8005e9e <TIM_Base_SetConfig+0xce>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a0d      	ldr	r2, [pc, #52]	; (8005ec0 <TIM_Base_SetConfig+0xf0>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d007      	beq.n	8005e9e <TIM_Base_SetConfig+0xce>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a0c      	ldr	r2, [pc, #48]	; (8005ec4 <TIM_Base_SetConfig+0xf4>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d003      	beq.n	8005e9e <TIM_Base_SetConfig+0xce>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a0b      	ldr	r2, [pc, #44]	; (8005ec8 <TIM_Base_SetConfig+0xf8>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d103      	bne.n	8005ea6 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	691a      	ldr	r2, [r3, #16]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	615a      	str	r2, [r3, #20]
}
 8005eac:	46c0      	nop			; (mov r8, r8)
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	b004      	add	sp, #16
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	40012c00 	.word	0x40012c00
 8005eb8:	40000400 	.word	0x40000400
 8005ebc:	40002000 	.word	0x40002000
 8005ec0:	40014000 	.word	0x40014000
 8005ec4:	40014400 	.word	0x40014400
 8005ec8:	40014800 	.word	0x40014800
 8005ecc:	fffffcff 	.word	0xfffffcff

08005ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	223c      	movs	r2, #60	; 0x3c
 8005ede:	5c9b      	ldrb	r3, [r3, r2]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d101      	bne.n	8005ee8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	e055      	b.n	8005f94 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	223c      	movs	r2, #60	; 0x3c
 8005eec:	2101      	movs	r1, #1
 8005eee:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	223d      	movs	r2, #61	; 0x3d
 8005ef4:	2102      	movs	r1, #2
 8005ef6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a23      	ldr	r2, [pc, #140]	; (8005f9c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d108      	bne.n	8005f24 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	4a22      	ldr	r2, [pc, #136]	; (8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f16:	4013      	ands	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2270      	movs	r2, #112	; 0x70
 8005f28:	4393      	bics	r3, r2
 8005f2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a16      	ldr	r2, [pc, #88]	; (8005f9c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d00f      	beq.n	8005f68 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	2380      	movs	r3, #128	; 0x80
 8005f4e:	05db      	lsls	r3, r3, #23
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d009      	beq.n	8005f68 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a12      	ldr	r2, [pc, #72]	; (8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d004      	beq.n	8005f68 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a11      	ldr	r2, [pc, #68]	; (8005fa8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d10c      	bne.n	8005f82 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2280      	movs	r2, #128	; 0x80
 8005f6c:	4393      	bics	r3, r2
 8005f6e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	68ba      	ldr	r2, [r7, #8]
 8005f80:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	223d      	movs	r2, #61	; 0x3d
 8005f86:	2101      	movs	r1, #1
 8005f88:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	223c      	movs	r2, #60	; 0x3c
 8005f8e:	2100      	movs	r1, #0
 8005f90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	0018      	movs	r0, r3
 8005f96:	46bd      	mov	sp, r7
 8005f98:	b004      	add	sp, #16
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	40012c00 	.word	0x40012c00
 8005fa0:	ff0fffff 	.word	0xff0fffff
 8005fa4:	40000400 	.word	0x40000400
 8005fa8:	40014000 	.word	0x40014000

08005fac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fb4:	46c0      	nop			; (mov r8, r8)
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	b002      	add	sp, #8
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fc4:	46c0      	nop			; (mov r8, r8)
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	b002      	add	sp, #8
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005fd4:	46c0      	nop			; (mov r8, r8)
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	b002      	add	sp, #8
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b082      	sub	sp, #8
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d101      	bne.n	8005fee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e046      	b.n	800607c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2288      	movs	r2, #136	; 0x88
 8005ff2:	589b      	ldr	r3, [r3, r2]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d107      	bne.n	8006008 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2284      	movs	r2, #132	; 0x84
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	0018      	movs	r0, r3
 8006004:	f7fd f960 	bl	80032c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2288      	movs	r2, #136	; 0x88
 800600c:	2124      	movs	r1, #36	; 0x24
 800600e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2101      	movs	r1, #1
 800601c:	438a      	bics	r2, r1
 800601e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	0018      	movs	r0, r3
 8006024:	f000 f9ee 	bl	8006404 <UART_SetConfig>
 8006028:	0003      	movs	r3, r0
 800602a:	2b01      	cmp	r3, #1
 800602c:	d101      	bne.n	8006032 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e024      	b.n	800607c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006036:	2b00      	cmp	r3, #0
 8006038:	d003      	beq.n	8006042 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	0018      	movs	r0, r3
 800603e:	f000 fc9f 	bl	8006980 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	685a      	ldr	r2, [r3, #4]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	490d      	ldr	r1, [pc, #52]	; (8006084 <HAL_UART_Init+0xa8>)
 800604e:	400a      	ands	r2, r1
 8006050:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	689a      	ldr	r2, [r3, #8]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	212a      	movs	r1, #42	; 0x2a
 800605e:	438a      	bics	r2, r1
 8006060:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2101      	movs	r1, #1
 800606e:	430a      	orrs	r2, r1
 8006070:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	0018      	movs	r0, r3
 8006076:	f000 fd37 	bl	8006ae8 <UART_CheckIdleState>
 800607a:	0003      	movs	r3, r0
}
 800607c:	0018      	movs	r0, r3
 800607e:	46bd      	mov	sp, r7
 8006080:	b002      	add	sp, #8
 8006082:	bd80      	pop	{r7, pc}
 8006084:	ffffb7ff 	.word	0xffffb7ff

08006088 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d101      	bne.n	800609a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e032      	b.n	8006100 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2288      	movs	r2, #136	; 0x88
 800609e:	2124      	movs	r1, #36	; 0x24
 80060a0:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2101      	movs	r1, #1
 80060ae:	438a      	bics	r2, r1
 80060b0:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2200      	movs	r2, #0
 80060b8:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2200      	movs	r2, #0
 80060c0:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2200      	movs	r2, #0
 80060c8:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	0018      	movs	r0, r3
 80060ce:	f7fd f9df 	bl	8003490 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2290      	movs	r2, #144	; 0x90
 80060d6:	2100      	movs	r1, #0
 80060d8:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2288      	movs	r2, #136	; 0x88
 80060de:	2100      	movs	r1, #0
 80060e0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	228c      	movs	r2, #140	; 0x8c
 80060e6:	2100      	movs	r1, #0
 80060e8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2284      	movs	r2, #132	; 0x84
 80060fa:	2100      	movs	r1, #0
 80060fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060fe:	2300      	movs	r3, #0
}
 8006100:	0018      	movs	r0, r3
 8006102:	46bd      	mov	sp, r7
 8006104:	b002      	add	sp, #8
 8006106:	bd80      	pop	{r7, pc}

08006108 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b08a      	sub	sp, #40	; 0x28
 800610c:	af02      	add	r7, sp, #8
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	603b      	str	r3, [r7, #0]
 8006114:	1dbb      	adds	r3, r7, #6
 8006116:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2288      	movs	r2, #136	; 0x88
 800611c:	589b      	ldr	r3, [r3, r2]
 800611e:	2b20      	cmp	r3, #32
 8006120:	d000      	beq.n	8006124 <HAL_UART_Transmit+0x1c>
 8006122:	e088      	b.n	8006236 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d003      	beq.n	8006132 <HAL_UART_Transmit+0x2a>
 800612a:	1dbb      	adds	r3, r7, #6
 800612c:	881b      	ldrh	r3, [r3, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e080      	b.n	8006238 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	689a      	ldr	r2, [r3, #8]
 800613a:	2380      	movs	r3, #128	; 0x80
 800613c:	015b      	lsls	r3, r3, #5
 800613e:	429a      	cmp	r2, r3
 8006140:	d109      	bne.n	8006156 <HAL_UART_Transmit+0x4e>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d105      	bne.n	8006156 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	2201      	movs	r2, #1
 800614e:	4013      	ands	r3, r2
 8006150:	d001      	beq.n	8006156 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e070      	b.n	8006238 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2290      	movs	r2, #144	; 0x90
 800615a:	2100      	movs	r1, #0
 800615c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2288      	movs	r2, #136	; 0x88
 8006162:	2121      	movs	r1, #33	; 0x21
 8006164:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006166:	f7fd fb71 	bl	800384c <HAL_GetTick>
 800616a:	0003      	movs	r3, r0
 800616c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	1dba      	adds	r2, r7, #6
 8006172:	2154      	movs	r1, #84	; 0x54
 8006174:	8812      	ldrh	r2, [r2, #0]
 8006176:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	1dba      	adds	r2, r7, #6
 800617c:	2156      	movs	r1, #86	; 0x56
 800617e:	8812      	ldrh	r2, [r2, #0]
 8006180:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	689a      	ldr	r2, [r3, #8]
 8006186:	2380      	movs	r3, #128	; 0x80
 8006188:	015b      	lsls	r3, r3, #5
 800618a:	429a      	cmp	r2, r3
 800618c:	d108      	bne.n	80061a0 <HAL_UART_Transmit+0x98>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d104      	bne.n	80061a0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006196:	2300      	movs	r3, #0
 8006198:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	61bb      	str	r3, [r7, #24]
 800619e:	e003      	b.n	80061a8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061a4:	2300      	movs	r3, #0
 80061a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80061a8:	e02c      	b.n	8006204 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	68f8      	ldr	r0, [r7, #12]
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	9300      	str	r3, [sp, #0]
 80061b2:	0013      	movs	r3, r2
 80061b4:	2200      	movs	r2, #0
 80061b6:	2180      	movs	r1, #128	; 0x80
 80061b8:	f000 fce4 	bl	8006b84 <UART_WaitOnFlagUntilTimeout>
 80061bc:	1e03      	subs	r3, r0, #0
 80061be:	d001      	beq.n	80061c4 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e039      	b.n	8006238 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10b      	bne.n	80061e2 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	881b      	ldrh	r3, [r3, #0]
 80061ce:	001a      	movs	r2, r3
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	05d2      	lsls	r2, r2, #23
 80061d6:	0dd2      	lsrs	r2, r2, #23
 80061d8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	3302      	adds	r3, #2
 80061de:	61bb      	str	r3, [r7, #24]
 80061e0:	e007      	b.n	80061f2 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	781a      	ldrb	r2, [r3, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	3301      	adds	r3, #1
 80061f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2256      	movs	r2, #86	; 0x56
 80061f6:	5a9b      	ldrh	r3, [r3, r2]
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	3b01      	subs	r3, #1
 80061fc:	b299      	uxth	r1, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2256      	movs	r2, #86	; 0x56
 8006202:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2256      	movs	r2, #86	; 0x56
 8006208:	5a9b      	ldrh	r3, [r3, r2]
 800620a:	b29b      	uxth	r3, r3
 800620c:	2b00      	cmp	r3, #0
 800620e:	d1cc      	bne.n	80061aa <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	0013      	movs	r3, r2
 800621a:	2200      	movs	r2, #0
 800621c:	2140      	movs	r1, #64	; 0x40
 800621e:	f000 fcb1 	bl	8006b84 <UART_WaitOnFlagUntilTimeout>
 8006222:	1e03      	subs	r3, r0, #0
 8006224:	d001      	beq.n	800622a <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8006226:	2303      	movs	r3, #3
 8006228:	e006      	b.n	8006238 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2288      	movs	r2, #136	; 0x88
 800622e:	2120      	movs	r1, #32
 8006230:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006232:	2300      	movs	r3, #0
 8006234:	e000      	b.n	8006238 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8006236:	2302      	movs	r3, #2
  }
}
 8006238:	0018      	movs	r0, r3
 800623a:	46bd      	mov	sp, r7
 800623c:	b008      	add	sp, #32
 800623e:	bd80      	pop	{r7, pc}

08006240 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b08a      	sub	sp, #40	; 0x28
 8006244:	af02      	add	r7, sp, #8
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	603b      	str	r3, [r7, #0]
 800624c:	1dbb      	adds	r3, r7, #6
 800624e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	228c      	movs	r2, #140	; 0x8c
 8006254:	589b      	ldr	r3, [r3, r2]
 8006256:	2b20      	cmp	r3, #32
 8006258:	d000      	beq.n	800625c <HAL_UART_Receive+0x1c>
 800625a:	e0cc      	b.n	80063f6 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_UART_Receive+0x2a>
 8006262:	1dbb      	adds	r3, r7, #6
 8006264:	881b      	ldrh	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e0c4      	b.n	80063f8 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	689a      	ldr	r2, [r3, #8]
 8006272:	2380      	movs	r3, #128	; 0x80
 8006274:	015b      	lsls	r3, r3, #5
 8006276:	429a      	cmp	r2, r3
 8006278:	d109      	bne.n	800628e <HAL_UART_Receive+0x4e>
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d105      	bne.n	800628e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	2201      	movs	r2, #1
 8006286:	4013      	ands	r3, r2
 8006288:	d001      	beq.n	800628e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e0b4      	b.n	80063f8 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2290      	movs	r2, #144	; 0x90
 8006292:	2100      	movs	r1, #0
 8006294:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	228c      	movs	r2, #140	; 0x8c
 800629a:	2122      	movs	r1, #34	; 0x22
 800629c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062a4:	f7fd fad2 	bl	800384c <HAL_GetTick>
 80062a8:	0003      	movs	r3, r0
 80062aa:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	1dba      	adds	r2, r7, #6
 80062b0:	215c      	movs	r1, #92	; 0x5c
 80062b2:	8812      	ldrh	r2, [r2, #0]
 80062b4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	1dba      	adds	r2, r7, #6
 80062ba:	215e      	movs	r1, #94	; 0x5e
 80062bc:	8812      	ldrh	r2, [r2, #0]
 80062be:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	689a      	ldr	r2, [r3, #8]
 80062c4:	2380      	movs	r3, #128	; 0x80
 80062c6:	015b      	lsls	r3, r3, #5
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d10d      	bne.n	80062e8 <HAL_UART_Receive+0xa8>
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d104      	bne.n	80062de <HAL_UART_Receive+0x9e>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2260      	movs	r2, #96	; 0x60
 80062d8:	4949      	ldr	r1, [pc, #292]	; (8006400 <HAL_UART_Receive+0x1c0>)
 80062da:	5299      	strh	r1, [r3, r2]
 80062dc:	e02e      	b.n	800633c <HAL_UART_Receive+0xfc>
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2260      	movs	r2, #96	; 0x60
 80062e2:	21ff      	movs	r1, #255	; 0xff
 80062e4:	5299      	strh	r1, [r3, r2]
 80062e6:	e029      	b.n	800633c <HAL_UART_Receive+0xfc>
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10d      	bne.n	800630c <HAL_UART_Receive+0xcc>
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d104      	bne.n	8006302 <HAL_UART_Receive+0xc2>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2260      	movs	r2, #96	; 0x60
 80062fc:	21ff      	movs	r1, #255	; 0xff
 80062fe:	5299      	strh	r1, [r3, r2]
 8006300:	e01c      	b.n	800633c <HAL_UART_Receive+0xfc>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2260      	movs	r2, #96	; 0x60
 8006306:	217f      	movs	r1, #127	; 0x7f
 8006308:	5299      	strh	r1, [r3, r2]
 800630a:	e017      	b.n	800633c <HAL_UART_Receive+0xfc>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	689a      	ldr	r2, [r3, #8]
 8006310:	2380      	movs	r3, #128	; 0x80
 8006312:	055b      	lsls	r3, r3, #21
 8006314:	429a      	cmp	r2, r3
 8006316:	d10d      	bne.n	8006334 <HAL_UART_Receive+0xf4>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	691b      	ldr	r3, [r3, #16]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d104      	bne.n	800632a <HAL_UART_Receive+0xea>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2260      	movs	r2, #96	; 0x60
 8006324:	217f      	movs	r1, #127	; 0x7f
 8006326:	5299      	strh	r1, [r3, r2]
 8006328:	e008      	b.n	800633c <HAL_UART_Receive+0xfc>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2260      	movs	r2, #96	; 0x60
 800632e:	213f      	movs	r1, #63	; 0x3f
 8006330:	5299      	strh	r1, [r3, r2]
 8006332:	e003      	b.n	800633c <HAL_UART_Receive+0xfc>
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2260      	movs	r2, #96	; 0x60
 8006338:	2100      	movs	r1, #0
 800633a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800633c:	2312      	movs	r3, #18
 800633e:	18fb      	adds	r3, r7, r3
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	2160      	movs	r1, #96	; 0x60
 8006344:	5a52      	ldrh	r2, [r2, r1]
 8006346:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	689a      	ldr	r2, [r3, #8]
 800634c:	2380      	movs	r3, #128	; 0x80
 800634e:	015b      	lsls	r3, r3, #5
 8006350:	429a      	cmp	r2, r3
 8006352:	d108      	bne.n	8006366 <HAL_UART_Receive+0x126>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d104      	bne.n	8006366 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800635c:	2300      	movs	r3, #0
 800635e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	61bb      	str	r3, [r7, #24]
 8006364:	e003      	b.n	800636e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800636a:	2300      	movs	r3, #0
 800636c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800636e:	e036      	b.n	80063de <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006370:	697a      	ldr	r2, [r7, #20]
 8006372:	68f8      	ldr	r0, [r7, #12]
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	9300      	str	r3, [sp, #0]
 8006378:	0013      	movs	r3, r2
 800637a:	2200      	movs	r2, #0
 800637c:	2120      	movs	r1, #32
 800637e:	f000 fc01 	bl	8006b84 <UART_WaitOnFlagUntilTimeout>
 8006382:	1e03      	subs	r3, r0, #0
 8006384:	d001      	beq.n	800638a <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e036      	b.n	80063f8 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 800638a:	69fb      	ldr	r3, [r7, #28]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d10e      	bne.n	80063ae <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006396:	b29b      	uxth	r3, r3
 8006398:	2212      	movs	r2, #18
 800639a:	18ba      	adds	r2, r7, r2
 800639c:	8812      	ldrh	r2, [r2, #0]
 800639e:	4013      	ands	r3, r2
 80063a0:	b29a      	uxth	r2, r3
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	3302      	adds	r3, #2
 80063aa:	61bb      	str	r3, [r7, #24]
 80063ac:	e00e      	b.n	80063cc <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2212      	movs	r2, #18
 80063b8:	18ba      	adds	r2, r7, r2
 80063ba:	8812      	ldrh	r2, [r2, #0]
 80063bc:	b2d2      	uxtb	r2, r2
 80063be:	4013      	ands	r3, r2
 80063c0:	b2da      	uxtb	r2, r3
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	3301      	adds	r3, #1
 80063ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	225e      	movs	r2, #94	; 0x5e
 80063d0:	5a9b      	ldrh	r3, [r3, r2]
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	3b01      	subs	r3, #1
 80063d6:	b299      	uxth	r1, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	225e      	movs	r2, #94	; 0x5e
 80063dc:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	225e      	movs	r2, #94	; 0x5e
 80063e2:	5a9b      	ldrh	r3, [r3, r2]
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1c2      	bne.n	8006370 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	228c      	movs	r2, #140	; 0x8c
 80063ee:	2120      	movs	r1, #32
 80063f0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80063f2:	2300      	movs	r3, #0
 80063f4:	e000      	b.n	80063f8 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 80063f6:	2302      	movs	r3, #2
  }
}
 80063f8:	0018      	movs	r0, r3
 80063fa:	46bd      	mov	sp, r7
 80063fc:	b008      	add	sp, #32
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	000001ff 	.word	0x000001ff

08006404 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006404:	b5b0      	push	{r4, r5, r7, lr}
 8006406:	b090      	sub	sp, #64	; 0x40
 8006408:	af00      	add	r7, sp, #0
 800640a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800640c:	231a      	movs	r3, #26
 800640e:	2220      	movs	r2, #32
 8006410:	189b      	adds	r3, r3, r2
 8006412:	19db      	adds	r3, r3, r7
 8006414:	2200      	movs	r2, #0
 8006416:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	431a      	orrs	r2, r3
 8006422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	431a      	orrs	r2, r3
 8006428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642a:	69db      	ldr	r3, [r3, #28]
 800642c:	4313      	orrs	r3, r2
 800642e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4aaf      	ldr	r2, [pc, #700]	; (80066f4 <UART_SetConfig+0x2f0>)
 8006438:	4013      	ands	r3, r2
 800643a:	0019      	movs	r1, r3
 800643c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006442:	430b      	orrs	r3, r1
 8006444:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	4aaa      	ldr	r2, [pc, #680]	; (80066f8 <UART_SetConfig+0x2f4>)
 800644e:	4013      	ands	r3, r2
 8006450:	0018      	movs	r0, r3
 8006452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006454:	68d9      	ldr	r1, [r3, #12]
 8006456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	0003      	movs	r3, r0
 800645c:	430b      	orrs	r3, r1
 800645e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4aa4      	ldr	r2, [pc, #656]	; (80066fc <UART_SetConfig+0x2f8>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d004      	beq.n	800647a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006472:	6a1b      	ldr	r3, [r3, #32]
 8006474:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006476:	4313      	orrs	r3, r2
 8006478:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	4a9f      	ldr	r2, [pc, #636]	; (8006700 <UART_SetConfig+0x2fc>)
 8006482:	4013      	ands	r3, r2
 8006484:	0019      	movs	r1, r3
 8006486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800648c:	430b      	orrs	r3, r1
 800648e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006496:	220f      	movs	r2, #15
 8006498:	4393      	bics	r3, r2
 800649a:	0018      	movs	r0, r3
 800649c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80064a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	0003      	movs	r3, r0
 80064a6:	430b      	orrs	r3, r1
 80064a8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a95      	ldr	r2, [pc, #596]	; (8006704 <UART_SetConfig+0x300>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d131      	bne.n	8006518 <UART_SetConfig+0x114>
 80064b4:	4b94      	ldr	r3, [pc, #592]	; (8006708 <UART_SetConfig+0x304>)
 80064b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b8:	2203      	movs	r2, #3
 80064ba:	4013      	ands	r3, r2
 80064bc:	2b03      	cmp	r3, #3
 80064be:	d01d      	beq.n	80064fc <UART_SetConfig+0xf8>
 80064c0:	d823      	bhi.n	800650a <UART_SetConfig+0x106>
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	d00c      	beq.n	80064e0 <UART_SetConfig+0xdc>
 80064c6:	d820      	bhi.n	800650a <UART_SetConfig+0x106>
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d002      	beq.n	80064d2 <UART_SetConfig+0xce>
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d00e      	beq.n	80064ee <UART_SetConfig+0xea>
 80064d0:	e01b      	b.n	800650a <UART_SetConfig+0x106>
 80064d2:	231b      	movs	r3, #27
 80064d4:	2220      	movs	r2, #32
 80064d6:	189b      	adds	r3, r3, r2
 80064d8:	19db      	adds	r3, r3, r7
 80064da:	2200      	movs	r2, #0
 80064dc:	701a      	strb	r2, [r3, #0]
 80064de:	e0b4      	b.n	800664a <UART_SetConfig+0x246>
 80064e0:	231b      	movs	r3, #27
 80064e2:	2220      	movs	r2, #32
 80064e4:	189b      	adds	r3, r3, r2
 80064e6:	19db      	adds	r3, r3, r7
 80064e8:	2202      	movs	r2, #2
 80064ea:	701a      	strb	r2, [r3, #0]
 80064ec:	e0ad      	b.n	800664a <UART_SetConfig+0x246>
 80064ee:	231b      	movs	r3, #27
 80064f0:	2220      	movs	r2, #32
 80064f2:	189b      	adds	r3, r3, r2
 80064f4:	19db      	adds	r3, r3, r7
 80064f6:	2204      	movs	r2, #4
 80064f8:	701a      	strb	r2, [r3, #0]
 80064fa:	e0a6      	b.n	800664a <UART_SetConfig+0x246>
 80064fc:	231b      	movs	r3, #27
 80064fe:	2220      	movs	r2, #32
 8006500:	189b      	adds	r3, r3, r2
 8006502:	19db      	adds	r3, r3, r7
 8006504:	2208      	movs	r2, #8
 8006506:	701a      	strb	r2, [r3, #0]
 8006508:	e09f      	b.n	800664a <UART_SetConfig+0x246>
 800650a:	231b      	movs	r3, #27
 800650c:	2220      	movs	r2, #32
 800650e:	189b      	adds	r3, r3, r2
 8006510:	19db      	adds	r3, r3, r7
 8006512:	2210      	movs	r2, #16
 8006514:	701a      	strb	r2, [r3, #0]
 8006516:	e098      	b.n	800664a <UART_SetConfig+0x246>
 8006518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a7b      	ldr	r2, [pc, #492]	; (800670c <UART_SetConfig+0x308>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d131      	bne.n	8006586 <UART_SetConfig+0x182>
 8006522:	4b79      	ldr	r3, [pc, #484]	; (8006708 <UART_SetConfig+0x304>)
 8006524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006526:	220c      	movs	r2, #12
 8006528:	4013      	ands	r3, r2
 800652a:	2b0c      	cmp	r3, #12
 800652c:	d01d      	beq.n	800656a <UART_SetConfig+0x166>
 800652e:	d823      	bhi.n	8006578 <UART_SetConfig+0x174>
 8006530:	2b08      	cmp	r3, #8
 8006532:	d00c      	beq.n	800654e <UART_SetConfig+0x14a>
 8006534:	d820      	bhi.n	8006578 <UART_SetConfig+0x174>
 8006536:	2b00      	cmp	r3, #0
 8006538:	d002      	beq.n	8006540 <UART_SetConfig+0x13c>
 800653a:	2b04      	cmp	r3, #4
 800653c:	d00e      	beq.n	800655c <UART_SetConfig+0x158>
 800653e:	e01b      	b.n	8006578 <UART_SetConfig+0x174>
 8006540:	231b      	movs	r3, #27
 8006542:	2220      	movs	r2, #32
 8006544:	189b      	adds	r3, r3, r2
 8006546:	19db      	adds	r3, r3, r7
 8006548:	2200      	movs	r2, #0
 800654a:	701a      	strb	r2, [r3, #0]
 800654c:	e07d      	b.n	800664a <UART_SetConfig+0x246>
 800654e:	231b      	movs	r3, #27
 8006550:	2220      	movs	r2, #32
 8006552:	189b      	adds	r3, r3, r2
 8006554:	19db      	adds	r3, r3, r7
 8006556:	2202      	movs	r2, #2
 8006558:	701a      	strb	r2, [r3, #0]
 800655a:	e076      	b.n	800664a <UART_SetConfig+0x246>
 800655c:	231b      	movs	r3, #27
 800655e:	2220      	movs	r2, #32
 8006560:	189b      	adds	r3, r3, r2
 8006562:	19db      	adds	r3, r3, r7
 8006564:	2204      	movs	r2, #4
 8006566:	701a      	strb	r2, [r3, #0]
 8006568:	e06f      	b.n	800664a <UART_SetConfig+0x246>
 800656a:	231b      	movs	r3, #27
 800656c:	2220      	movs	r2, #32
 800656e:	189b      	adds	r3, r3, r2
 8006570:	19db      	adds	r3, r3, r7
 8006572:	2208      	movs	r2, #8
 8006574:	701a      	strb	r2, [r3, #0]
 8006576:	e068      	b.n	800664a <UART_SetConfig+0x246>
 8006578:	231b      	movs	r3, #27
 800657a:	2220      	movs	r2, #32
 800657c:	189b      	adds	r3, r3, r2
 800657e:	19db      	adds	r3, r3, r7
 8006580:	2210      	movs	r2, #16
 8006582:	701a      	strb	r2, [r3, #0]
 8006584:	e061      	b.n	800664a <UART_SetConfig+0x246>
 8006586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a61      	ldr	r2, [pc, #388]	; (8006710 <UART_SetConfig+0x30c>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d106      	bne.n	800659e <UART_SetConfig+0x19a>
 8006590:	231b      	movs	r3, #27
 8006592:	2220      	movs	r2, #32
 8006594:	189b      	adds	r3, r3, r2
 8006596:	19db      	adds	r3, r3, r7
 8006598:	2200      	movs	r2, #0
 800659a:	701a      	strb	r2, [r3, #0]
 800659c:	e055      	b.n	800664a <UART_SetConfig+0x246>
 800659e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a5c      	ldr	r2, [pc, #368]	; (8006714 <UART_SetConfig+0x310>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d106      	bne.n	80065b6 <UART_SetConfig+0x1b2>
 80065a8:	231b      	movs	r3, #27
 80065aa:	2220      	movs	r2, #32
 80065ac:	189b      	adds	r3, r3, r2
 80065ae:	19db      	adds	r3, r3, r7
 80065b0:	2200      	movs	r2, #0
 80065b2:	701a      	strb	r2, [r3, #0]
 80065b4:	e049      	b.n	800664a <UART_SetConfig+0x246>
 80065b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a50      	ldr	r2, [pc, #320]	; (80066fc <UART_SetConfig+0x2f8>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d13e      	bne.n	800663e <UART_SetConfig+0x23a>
 80065c0:	4b51      	ldr	r3, [pc, #324]	; (8006708 <UART_SetConfig+0x304>)
 80065c2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065c4:	23c0      	movs	r3, #192	; 0xc0
 80065c6:	011b      	lsls	r3, r3, #4
 80065c8:	4013      	ands	r3, r2
 80065ca:	22c0      	movs	r2, #192	; 0xc0
 80065cc:	0112      	lsls	r2, r2, #4
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d027      	beq.n	8006622 <UART_SetConfig+0x21e>
 80065d2:	22c0      	movs	r2, #192	; 0xc0
 80065d4:	0112      	lsls	r2, r2, #4
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d82a      	bhi.n	8006630 <UART_SetConfig+0x22c>
 80065da:	2280      	movs	r2, #128	; 0x80
 80065dc:	0112      	lsls	r2, r2, #4
 80065de:	4293      	cmp	r3, r2
 80065e0:	d011      	beq.n	8006606 <UART_SetConfig+0x202>
 80065e2:	2280      	movs	r2, #128	; 0x80
 80065e4:	0112      	lsls	r2, r2, #4
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d822      	bhi.n	8006630 <UART_SetConfig+0x22c>
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d004      	beq.n	80065f8 <UART_SetConfig+0x1f4>
 80065ee:	2280      	movs	r2, #128	; 0x80
 80065f0:	00d2      	lsls	r2, r2, #3
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d00e      	beq.n	8006614 <UART_SetConfig+0x210>
 80065f6:	e01b      	b.n	8006630 <UART_SetConfig+0x22c>
 80065f8:	231b      	movs	r3, #27
 80065fa:	2220      	movs	r2, #32
 80065fc:	189b      	adds	r3, r3, r2
 80065fe:	19db      	adds	r3, r3, r7
 8006600:	2200      	movs	r2, #0
 8006602:	701a      	strb	r2, [r3, #0]
 8006604:	e021      	b.n	800664a <UART_SetConfig+0x246>
 8006606:	231b      	movs	r3, #27
 8006608:	2220      	movs	r2, #32
 800660a:	189b      	adds	r3, r3, r2
 800660c:	19db      	adds	r3, r3, r7
 800660e:	2202      	movs	r2, #2
 8006610:	701a      	strb	r2, [r3, #0]
 8006612:	e01a      	b.n	800664a <UART_SetConfig+0x246>
 8006614:	231b      	movs	r3, #27
 8006616:	2220      	movs	r2, #32
 8006618:	189b      	adds	r3, r3, r2
 800661a:	19db      	adds	r3, r3, r7
 800661c:	2204      	movs	r2, #4
 800661e:	701a      	strb	r2, [r3, #0]
 8006620:	e013      	b.n	800664a <UART_SetConfig+0x246>
 8006622:	231b      	movs	r3, #27
 8006624:	2220      	movs	r2, #32
 8006626:	189b      	adds	r3, r3, r2
 8006628:	19db      	adds	r3, r3, r7
 800662a:	2208      	movs	r2, #8
 800662c:	701a      	strb	r2, [r3, #0]
 800662e:	e00c      	b.n	800664a <UART_SetConfig+0x246>
 8006630:	231b      	movs	r3, #27
 8006632:	2220      	movs	r2, #32
 8006634:	189b      	adds	r3, r3, r2
 8006636:	19db      	adds	r3, r3, r7
 8006638:	2210      	movs	r2, #16
 800663a:	701a      	strb	r2, [r3, #0]
 800663c:	e005      	b.n	800664a <UART_SetConfig+0x246>
 800663e:	231b      	movs	r3, #27
 8006640:	2220      	movs	r2, #32
 8006642:	189b      	adds	r3, r3, r2
 8006644:	19db      	adds	r3, r3, r7
 8006646:	2210      	movs	r2, #16
 8006648:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800664a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a2b      	ldr	r2, [pc, #172]	; (80066fc <UART_SetConfig+0x2f8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d000      	beq.n	8006656 <UART_SetConfig+0x252>
 8006654:	e0a9      	b.n	80067aa <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006656:	231b      	movs	r3, #27
 8006658:	2220      	movs	r2, #32
 800665a:	189b      	adds	r3, r3, r2
 800665c:	19db      	adds	r3, r3, r7
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	2b08      	cmp	r3, #8
 8006662:	d015      	beq.n	8006690 <UART_SetConfig+0x28c>
 8006664:	dc18      	bgt.n	8006698 <UART_SetConfig+0x294>
 8006666:	2b04      	cmp	r3, #4
 8006668:	d00d      	beq.n	8006686 <UART_SetConfig+0x282>
 800666a:	dc15      	bgt.n	8006698 <UART_SetConfig+0x294>
 800666c:	2b00      	cmp	r3, #0
 800666e:	d002      	beq.n	8006676 <UART_SetConfig+0x272>
 8006670:	2b02      	cmp	r3, #2
 8006672:	d005      	beq.n	8006680 <UART_SetConfig+0x27c>
 8006674:	e010      	b.n	8006698 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006676:	f7fe faa1 	bl	8004bbc <HAL_RCC_GetPCLK1Freq>
 800667a:	0003      	movs	r3, r0
 800667c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800667e:	e014      	b.n	80066aa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006680:	4b25      	ldr	r3, [pc, #148]	; (8006718 <UART_SetConfig+0x314>)
 8006682:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006684:	e011      	b.n	80066aa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006686:	f7fe fa0d 	bl	8004aa4 <HAL_RCC_GetSysClockFreq>
 800668a:	0003      	movs	r3, r0
 800668c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800668e:	e00c      	b.n	80066aa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006690:	2380      	movs	r3, #128	; 0x80
 8006692:	021b      	lsls	r3, r3, #8
 8006694:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006696:	e008      	b.n	80066aa <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8006698:	2300      	movs	r3, #0
 800669a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800669c:	231a      	movs	r3, #26
 800669e:	2220      	movs	r2, #32
 80066a0:	189b      	adds	r3, r3, r2
 80066a2:	19db      	adds	r3, r3, r7
 80066a4:	2201      	movs	r2, #1
 80066a6:	701a      	strb	r2, [r3, #0]
        break;
 80066a8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80066aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d100      	bne.n	80066b2 <UART_SetConfig+0x2ae>
 80066b0:	e14b      	b.n	800694a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80066b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066b6:	4b19      	ldr	r3, [pc, #100]	; (800671c <UART_SetConfig+0x318>)
 80066b8:	0052      	lsls	r2, r2, #1
 80066ba:	5ad3      	ldrh	r3, [r2, r3]
 80066bc:	0019      	movs	r1, r3
 80066be:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80066c0:	f7f9 fd3c 	bl	800013c <__udivsi3>
 80066c4:	0003      	movs	r3, r0
 80066c6:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	0013      	movs	r3, r2
 80066ce:	005b      	lsls	r3, r3, #1
 80066d0:	189b      	adds	r3, r3, r2
 80066d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d305      	bcc.n	80066e4 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80066d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d91d      	bls.n	8006720 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80066e4:	231a      	movs	r3, #26
 80066e6:	2220      	movs	r2, #32
 80066e8:	189b      	adds	r3, r3, r2
 80066ea:	19db      	adds	r3, r3, r7
 80066ec:	2201      	movs	r2, #1
 80066ee:	701a      	strb	r2, [r3, #0]
 80066f0:	e12b      	b.n	800694a <UART_SetConfig+0x546>
 80066f2:	46c0      	nop			; (mov r8, r8)
 80066f4:	cfff69f3 	.word	0xcfff69f3
 80066f8:	ffffcfff 	.word	0xffffcfff
 80066fc:	40008000 	.word	0x40008000
 8006700:	11fff4ff 	.word	0x11fff4ff
 8006704:	40013800 	.word	0x40013800
 8006708:	40021000 	.word	0x40021000
 800670c:	40004400 	.word	0x40004400
 8006710:	40004800 	.word	0x40004800
 8006714:	40004c00 	.word	0x40004c00
 8006718:	00f42400 	.word	0x00f42400
 800671c:	08012d9c 	.word	0x08012d9c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006722:	61bb      	str	r3, [r7, #24]
 8006724:	2300      	movs	r3, #0
 8006726:	61fb      	str	r3, [r7, #28]
 8006728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800672c:	4b92      	ldr	r3, [pc, #584]	; (8006978 <UART_SetConfig+0x574>)
 800672e:	0052      	lsls	r2, r2, #1
 8006730:	5ad3      	ldrh	r3, [r2, r3]
 8006732:	613b      	str	r3, [r7, #16]
 8006734:	2300      	movs	r3, #0
 8006736:	617b      	str	r3, [r7, #20]
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	69b8      	ldr	r0, [r7, #24]
 800673e:	69f9      	ldr	r1, [r7, #28]
 8006740:	f7f9 feb0 	bl	80004a4 <__aeabi_uldivmod>
 8006744:	0002      	movs	r2, r0
 8006746:	000b      	movs	r3, r1
 8006748:	0e11      	lsrs	r1, r2, #24
 800674a:	021d      	lsls	r5, r3, #8
 800674c:	430d      	orrs	r5, r1
 800674e:	0214      	lsls	r4, r2, #8
 8006750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	085b      	lsrs	r3, r3, #1
 8006756:	60bb      	str	r3, [r7, #8]
 8006758:	2300      	movs	r3, #0
 800675a:	60fb      	str	r3, [r7, #12]
 800675c:	68b8      	ldr	r0, [r7, #8]
 800675e:	68f9      	ldr	r1, [r7, #12]
 8006760:	1900      	adds	r0, r0, r4
 8006762:	4169      	adcs	r1, r5
 8006764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	603b      	str	r3, [r7, #0]
 800676a:	2300      	movs	r3, #0
 800676c:	607b      	str	r3, [r7, #4]
 800676e:	683a      	ldr	r2, [r7, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f7f9 fe97 	bl	80004a4 <__aeabi_uldivmod>
 8006776:	0002      	movs	r2, r0
 8006778:	000b      	movs	r3, r1
 800677a:	0013      	movs	r3, r2
 800677c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800677e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006780:	23c0      	movs	r3, #192	; 0xc0
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	429a      	cmp	r2, r3
 8006786:	d309      	bcc.n	800679c <UART_SetConfig+0x398>
 8006788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800678a:	2380      	movs	r3, #128	; 0x80
 800678c:	035b      	lsls	r3, r3, #13
 800678e:	429a      	cmp	r2, r3
 8006790:	d204      	bcs.n	800679c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8006792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006798:	60da      	str	r2, [r3, #12]
 800679a:	e0d6      	b.n	800694a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800679c:	231a      	movs	r3, #26
 800679e:	2220      	movs	r2, #32
 80067a0:	189b      	adds	r3, r3, r2
 80067a2:	19db      	adds	r3, r3, r7
 80067a4:	2201      	movs	r2, #1
 80067a6:	701a      	strb	r2, [r3, #0]
 80067a8:	e0cf      	b.n	800694a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ac:	69da      	ldr	r2, [r3, #28]
 80067ae:	2380      	movs	r3, #128	; 0x80
 80067b0:	021b      	lsls	r3, r3, #8
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d000      	beq.n	80067b8 <UART_SetConfig+0x3b4>
 80067b6:	e070      	b.n	800689a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80067b8:	231b      	movs	r3, #27
 80067ba:	2220      	movs	r2, #32
 80067bc:	189b      	adds	r3, r3, r2
 80067be:	19db      	adds	r3, r3, r7
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	2b08      	cmp	r3, #8
 80067c4:	d015      	beq.n	80067f2 <UART_SetConfig+0x3ee>
 80067c6:	dc18      	bgt.n	80067fa <UART_SetConfig+0x3f6>
 80067c8:	2b04      	cmp	r3, #4
 80067ca:	d00d      	beq.n	80067e8 <UART_SetConfig+0x3e4>
 80067cc:	dc15      	bgt.n	80067fa <UART_SetConfig+0x3f6>
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d002      	beq.n	80067d8 <UART_SetConfig+0x3d4>
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d005      	beq.n	80067e2 <UART_SetConfig+0x3de>
 80067d6:	e010      	b.n	80067fa <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067d8:	f7fe f9f0 	bl	8004bbc <HAL_RCC_GetPCLK1Freq>
 80067dc:	0003      	movs	r3, r0
 80067de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067e0:	e014      	b.n	800680c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067e2:	4b66      	ldr	r3, [pc, #408]	; (800697c <UART_SetConfig+0x578>)
 80067e4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067e6:	e011      	b.n	800680c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067e8:	f7fe f95c 	bl	8004aa4 <HAL_RCC_GetSysClockFreq>
 80067ec:	0003      	movs	r3, r0
 80067ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067f0:	e00c      	b.n	800680c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067f2:	2380      	movs	r3, #128	; 0x80
 80067f4:	021b      	lsls	r3, r3, #8
 80067f6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80067f8:	e008      	b.n	800680c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80067fa:	2300      	movs	r3, #0
 80067fc:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80067fe:	231a      	movs	r3, #26
 8006800:	2220      	movs	r2, #32
 8006802:	189b      	adds	r3, r3, r2
 8006804:	19db      	adds	r3, r3, r7
 8006806:	2201      	movs	r2, #1
 8006808:	701a      	strb	r2, [r3, #0]
        break;
 800680a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800680c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800680e:	2b00      	cmp	r3, #0
 8006810:	d100      	bne.n	8006814 <UART_SetConfig+0x410>
 8006812:	e09a      	b.n	800694a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006816:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006818:	4b57      	ldr	r3, [pc, #348]	; (8006978 <UART_SetConfig+0x574>)
 800681a:	0052      	lsls	r2, r2, #1
 800681c:	5ad3      	ldrh	r3, [r2, r3]
 800681e:	0019      	movs	r1, r3
 8006820:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006822:	f7f9 fc8b 	bl	800013c <__udivsi3>
 8006826:	0003      	movs	r3, r0
 8006828:	005a      	lsls	r2, r3, #1
 800682a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	085b      	lsrs	r3, r3, #1
 8006830:	18d2      	adds	r2, r2, r3
 8006832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	0019      	movs	r1, r3
 8006838:	0010      	movs	r0, r2
 800683a:	f7f9 fc7f 	bl	800013c <__udivsi3>
 800683e:	0003      	movs	r3, r0
 8006840:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006844:	2b0f      	cmp	r3, #15
 8006846:	d921      	bls.n	800688c <UART_SetConfig+0x488>
 8006848:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800684a:	2380      	movs	r3, #128	; 0x80
 800684c:	025b      	lsls	r3, r3, #9
 800684e:	429a      	cmp	r2, r3
 8006850:	d21c      	bcs.n	800688c <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006854:	b29a      	uxth	r2, r3
 8006856:	200e      	movs	r0, #14
 8006858:	2420      	movs	r4, #32
 800685a:	1903      	adds	r3, r0, r4
 800685c:	19db      	adds	r3, r3, r7
 800685e:	210f      	movs	r1, #15
 8006860:	438a      	bics	r2, r1
 8006862:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006866:	085b      	lsrs	r3, r3, #1
 8006868:	b29b      	uxth	r3, r3
 800686a:	2207      	movs	r2, #7
 800686c:	4013      	ands	r3, r2
 800686e:	b299      	uxth	r1, r3
 8006870:	1903      	adds	r3, r0, r4
 8006872:	19db      	adds	r3, r3, r7
 8006874:	1902      	adds	r2, r0, r4
 8006876:	19d2      	adds	r2, r2, r7
 8006878:	8812      	ldrh	r2, [r2, #0]
 800687a:	430a      	orrs	r2, r1
 800687c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800687e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	1902      	adds	r2, r0, r4
 8006884:	19d2      	adds	r2, r2, r7
 8006886:	8812      	ldrh	r2, [r2, #0]
 8006888:	60da      	str	r2, [r3, #12]
 800688a:	e05e      	b.n	800694a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800688c:	231a      	movs	r3, #26
 800688e:	2220      	movs	r2, #32
 8006890:	189b      	adds	r3, r3, r2
 8006892:	19db      	adds	r3, r3, r7
 8006894:	2201      	movs	r2, #1
 8006896:	701a      	strb	r2, [r3, #0]
 8006898:	e057      	b.n	800694a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800689a:	231b      	movs	r3, #27
 800689c:	2220      	movs	r2, #32
 800689e:	189b      	adds	r3, r3, r2
 80068a0:	19db      	adds	r3, r3, r7
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	2b08      	cmp	r3, #8
 80068a6:	d015      	beq.n	80068d4 <UART_SetConfig+0x4d0>
 80068a8:	dc18      	bgt.n	80068dc <UART_SetConfig+0x4d8>
 80068aa:	2b04      	cmp	r3, #4
 80068ac:	d00d      	beq.n	80068ca <UART_SetConfig+0x4c6>
 80068ae:	dc15      	bgt.n	80068dc <UART_SetConfig+0x4d8>
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d002      	beq.n	80068ba <UART_SetConfig+0x4b6>
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d005      	beq.n	80068c4 <UART_SetConfig+0x4c0>
 80068b8:	e010      	b.n	80068dc <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068ba:	f7fe f97f 	bl	8004bbc <HAL_RCC_GetPCLK1Freq>
 80068be:	0003      	movs	r3, r0
 80068c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80068c2:	e014      	b.n	80068ee <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068c4:	4b2d      	ldr	r3, [pc, #180]	; (800697c <UART_SetConfig+0x578>)
 80068c6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80068c8:	e011      	b.n	80068ee <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068ca:	f7fe f8eb 	bl	8004aa4 <HAL_RCC_GetSysClockFreq>
 80068ce:	0003      	movs	r3, r0
 80068d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80068d2:	e00c      	b.n	80068ee <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068d4:	2380      	movs	r3, #128	; 0x80
 80068d6:	021b      	lsls	r3, r3, #8
 80068d8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80068da:	e008      	b.n	80068ee <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80068dc:	2300      	movs	r3, #0
 80068de:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80068e0:	231a      	movs	r3, #26
 80068e2:	2220      	movs	r2, #32
 80068e4:	189b      	adds	r3, r3, r2
 80068e6:	19db      	adds	r3, r3, r7
 80068e8:	2201      	movs	r2, #1
 80068ea:	701a      	strb	r2, [r3, #0]
        break;
 80068ec:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80068ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d02a      	beq.n	800694a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068f8:	4b1f      	ldr	r3, [pc, #124]	; (8006978 <UART_SetConfig+0x574>)
 80068fa:	0052      	lsls	r2, r2, #1
 80068fc:	5ad3      	ldrh	r3, [r2, r3]
 80068fe:	0019      	movs	r1, r3
 8006900:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006902:	f7f9 fc1b 	bl	800013c <__udivsi3>
 8006906:	0003      	movs	r3, r0
 8006908:	001a      	movs	r2, r3
 800690a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	085b      	lsrs	r3, r3, #1
 8006910:	18d2      	adds	r2, r2, r3
 8006912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	0019      	movs	r1, r3
 8006918:	0010      	movs	r0, r2
 800691a:	f7f9 fc0f 	bl	800013c <__udivsi3>
 800691e:	0003      	movs	r3, r0
 8006920:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006924:	2b0f      	cmp	r3, #15
 8006926:	d90a      	bls.n	800693e <UART_SetConfig+0x53a>
 8006928:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800692a:	2380      	movs	r3, #128	; 0x80
 800692c:	025b      	lsls	r3, r3, #9
 800692e:	429a      	cmp	r2, r3
 8006930:	d205      	bcs.n	800693e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006934:	b29a      	uxth	r2, r3
 8006936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	60da      	str	r2, [r3, #12]
 800693c:	e005      	b.n	800694a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800693e:	231a      	movs	r3, #26
 8006940:	2220      	movs	r2, #32
 8006942:	189b      	adds	r3, r3, r2
 8006944:	19db      	adds	r3, r3, r7
 8006946:	2201      	movs	r2, #1
 8006948:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800694a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800694c:	226a      	movs	r2, #106	; 0x6a
 800694e:	2101      	movs	r1, #1
 8006950:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006954:	2268      	movs	r2, #104	; 0x68
 8006956:	2101      	movs	r1, #1
 8006958:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800695a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695c:	2200      	movs	r2, #0
 800695e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006962:	2200      	movs	r2, #0
 8006964:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006966:	231a      	movs	r3, #26
 8006968:	2220      	movs	r2, #32
 800696a:	189b      	adds	r3, r3, r2
 800696c:	19db      	adds	r3, r3, r7
 800696e:	781b      	ldrb	r3, [r3, #0]
}
 8006970:	0018      	movs	r0, r3
 8006972:	46bd      	mov	sp, r7
 8006974:	b010      	add	sp, #64	; 0x40
 8006976:	bdb0      	pop	{r4, r5, r7, pc}
 8006978:	08012d9c 	.word	0x08012d9c
 800697c:	00f42400 	.word	0x00f42400

08006980 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b082      	sub	sp, #8
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800698c:	2201      	movs	r2, #1
 800698e:	4013      	ands	r3, r2
 8006990:	d00b      	beq.n	80069aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	4a4a      	ldr	r2, [pc, #296]	; (8006ac4 <UART_AdvFeatureConfig+0x144>)
 800699a:	4013      	ands	r3, r2
 800699c:	0019      	movs	r1, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	430a      	orrs	r2, r1
 80069a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ae:	2202      	movs	r2, #2
 80069b0:	4013      	ands	r3, r2
 80069b2:	d00b      	beq.n	80069cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	4a43      	ldr	r2, [pc, #268]	; (8006ac8 <UART_AdvFeatureConfig+0x148>)
 80069bc:	4013      	ands	r3, r2
 80069be:	0019      	movs	r1, r3
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	430a      	orrs	r2, r1
 80069ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d0:	2204      	movs	r2, #4
 80069d2:	4013      	ands	r3, r2
 80069d4:	d00b      	beq.n	80069ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	4a3b      	ldr	r2, [pc, #236]	; (8006acc <UART_AdvFeatureConfig+0x14c>)
 80069de:	4013      	ands	r3, r2
 80069e0:	0019      	movs	r1, r3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f2:	2208      	movs	r2, #8
 80069f4:	4013      	ands	r3, r2
 80069f6:	d00b      	beq.n	8006a10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	4a34      	ldr	r2, [pc, #208]	; (8006ad0 <UART_AdvFeatureConfig+0x150>)
 8006a00:	4013      	ands	r3, r2
 8006a02:	0019      	movs	r1, r3
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	430a      	orrs	r2, r1
 8006a0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a14:	2210      	movs	r2, #16
 8006a16:	4013      	ands	r3, r2
 8006a18:	d00b      	beq.n	8006a32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	4a2c      	ldr	r2, [pc, #176]	; (8006ad4 <UART_AdvFeatureConfig+0x154>)
 8006a22:	4013      	ands	r3, r2
 8006a24:	0019      	movs	r1, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a36:	2220      	movs	r2, #32
 8006a38:	4013      	ands	r3, r2
 8006a3a:	d00b      	beq.n	8006a54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	4a25      	ldr	r2, [pc, #148]	; (8006ad8 <UART_AdvFeatureConfig+0x158>)
 8006a44:	4013      	ands	r3, r2
 8006a46:	0019      	movs	r1, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	430a      	orrs	r2, r1
 8006a52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a58:	2240      	movs	r2, #64	; 0x40
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	d01d      	beq.n	8006a9a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	4a1d      	ldr	r2, [pc, #116]	; (8006adc <UART_AdvFeatureConfig+0x15c>)
 8006a66:	4013      	ands	r3, r2
 8006a68:	0019      	movs	r1, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	430a      	orrs	r2, r1
 8006a74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a7a:	2380      	movs	r3, #128	; 0x80
 8006a7c:	035b      	lsls	r3, r3, #13
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d10b      	bne.n	8006a9a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	4a15      	ldr	r2, [pc, #84]	; (8006ae0 <UART_AdvFeatureConfig+0x160>)
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	0019      	movs	r1, r3
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a9e:	2280      	movs	r2, #128	; 0x80
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	d00b      	beq.n	8006abc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	4a0e      	ldr	r2, [pc, #56]	; (8006ae4 <UART_AdvFeatureConfig+0x164>)
 8006aac:	4013      	ands	r3, r2
 8006aae:	0019      	movs	r1, r3
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	430a      	orrs	r2, r1
 8006aba:	605a      	str	r2, [r3, #4]
  }
}
 8006abc:	46c0      	nop			; (mov r8, r8)
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	b002      	add	sp, #8
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	fffdffff 	.word	0xfffdffff
 8006ac8:	fffeffff 	.word	0xfffeffff
 8006acc:	fffbffff 	.word	0xfffbffff
 8006ad0:	ffff7fff 	.word	0xffff7fff
 8006ad4:	ffffefff 	.word	0xffffefff
 8006ad8:	ffffdfff 	.word	0xffffdfff
 8006adc:	ffefffff 	.word	0xffefffff
 8006ae0:	ff9fffff 	.word	0xff9fffff
 8006ae4:	fff7ffff 	.word	0xfff7ffff

08006ae8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af02      	add	r7, sp, #8
 8006aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2290      	movs	r2, #144	; 0x90
 8006af4:	2100      	movs	r1, #0
 8006af6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006af8:	f7fc fea8 	bl	800384c <HAL_GetTick>
 8006afc:	0003      	movs	r3, r0
 8006afe:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2208      	movs	r2, #8
 8006b08:	4013      	ands	r3, r2
 8006b0a:	2b08      	cmp	r3, #8
 8006b0c:	d10c      	bne.n	8006b28 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2280      	movs	r2, #128	; 0x80
 8006b12:	0391      	lsls	r1, r2, #14
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	4a1a      	ldr	r2, [pc, #104]	; (8006b80 <UART_CheckIdleState+0x98>)
 8006b18:	9200      	str	r2, [sp, #0]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f000 f832 	bl	8006b84 <UART_WaitOnFlagUntilTimeout>
 8006b20:	1e03      	subs	r3, r0, #0
 8006b22:	d001      	beq.n	8006b28 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b24:	2303      	movs	r3, #3
 8006b26:	e026      	b.n	8006b76 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2204      	movs	r2, #4
 8006b30:	4013      	ands	r3, r2
 8006b32:	2b04      	cmp	r3, #4
 8006b34:	d10c      	bne.n	8006b50 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2280      	movs	r2, #128	; 0x80
 8006b3a:	03d1      	lsls	r1, r2, #15
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	4a10      	ldr	r2, [pc, #64]	; (8006b80 <UART_CheckIdleState+0x98>)
 8006b40:	9200      	str	r2, [sp, #0]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f000 f81e 	bl	8006b84 <UART_WaitOnFlagUntilTimeout>
 8006b48:	1e03      	subs	r3, r0, #0
 8006b4a:	d001      	beq.n	8006b50 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e012      	b.n	8006b76 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2288      	movs	r2, #136	; 0x88
 8006b54:	2120      	movs	r1, #32
 8006b56:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	228c      	movs	r2, #140	; 0x8c
 8006b5c:	2120      	movs	r1, #32
 8006b5e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2284      	movs	r2, #132	; 0x84
 8006b70:	2100      	movs	r1, #0
 8006b72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b74:	2300      	movs	r3, #0
}
 8006b76:	0018      	movs	r0, r3
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	b004      	add	sp, #16
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	46c0      	nop			; (mov r8, r8)
 8006b80:	01ffffff 	.word	0x01ffffff

08006b84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b094      	sub	sp, #80	; 0x50
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	603b      	str	r3, [r7, #0]
 8006b90:	1dfb      	adds	r3, r7, #7
 8006b92:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b94:	e0a7      	b.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b98:	3301      	adds	r3, #1
 8006b9a:	d100      	bne.n	8006b9e <UART_WaitOnFlagUntilTimeout+0x1a>
 8006b9c:	e0a3      	b.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b9e:	f7fc fe55 	bl	800384c <HAL_GetTick>
 8006ba2:	0002      	movs	r2, r0
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	1ad3      	subs	r3, r2, r3
 8006ba8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d302      	bcc.n	8006bb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006bae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d13f      	bne.n	8006c34 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006bb4:	f3ef 8310 	mrs	r3, PRIMASK
 8006bb8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006bbc:	647b      	str	r3, [r7, #68]	; 0x44
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc4:	f383 8810 	msr	PRIMASK, r3
}
 8006bc8:	46c0      	nop			; (mov r8, r8)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	494e      	ldr	r1, [pc, #312]	; (8006d10 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006bd6:	400a      	ands	r2, r1
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bdc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be0:	f383 8810 	msr	PRIMASK, r3
}
 8006be4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006be6:	f3ef 8310 	mrs	r3, PRIMASK
 8006bea:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bee:	643b      	str	r3, [r7, #64]	; 0x40
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bf6:	f383 8810 	msr	PRIMASK, r3
}
 8006bfa:	46c0      	nop			; (mov r8, r8)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	689a      	ldr	r2, [r3, #8]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2101      	movs	r1, #1
 8006c08:	438a      	bics	r2, r1
 8006c0a:	609a      	str	r2, [r3, #8]
 8006c0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c12:	f383 8810 	msr	PRIMASK, r3
}
 8006c16:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2288      	movs	r2, #136	; 0x88
 8006c1c:	2120      	movs	r1, #32
 8006c1e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	228c      	movs	r2, #140	; 0x8c
 8006c24:	2120      	movs	r1, #32
 8006c26:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2284      	movs	r2, #132	; 0x84
 8006c2c:	2100      	movs	r1, #0
 8006c2e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e069      	b.n	8006d08 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2204      	movs	r2, #4
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	d052      	beq.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	69da      	ldr	r2, [r3, #28]
 8006c46:	2380      	movs	r3, #128	; 0x80
 8006c48:	011b      	lsls	r3, r3, #4
 8006c4a:	401a      	ands	r2, r3
 8006c4c:	2380      	movs	r3, #128	; 0x80
 8006c4e:	011b      	lsls	r3, r3, #4
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d148      	bne.n	8006ce6 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2280      	movs	r2, #128	; 0x80
 8006c5a:	0112      	lsls	r2, r2, #4
 8006c5c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c5e:	f3ef 8310 	mrs	r3, PRIMASK
 8006c62:	613b      	str	r3, [r7, #16]
  return(result);
 8006c64:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006c66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c68:	2301      	movs	r3, #1
 8006c6a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	f383 8810 	msr	PRIMASK, r3
}
 8006c72:	46c0      	nop			; (mov r8, r8)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4924      	ldr	r1, [pc, #144]	; (8006d10 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006c80:	400a      	ands	r2, r1
 8006c82:	601a      	str	r2, [r3, #0]
 8006c84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c86:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	f383 8810 	msr	PRIMASK, r3
}
 8006c8e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c90:	f3ef 8310 	mrs	r3, PRIMASK
 8006c94:	61fb      	str	r3, [r7, #28]
  return(result);
 8006c96:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c98:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	f383 8810 	msr	PRIMASK, r3
}
 8006ca4:	46c0      	nop			; (mov r8, r8)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689a      	ldr	r2, [r3, #8]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2101      	movs	r1, #1
 8006cb2:	438a      	bics	r2, r1
 8006cb4:	609a      	str	r2, [r3, #8]
 8006cb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cb8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cbc:	f383 8810 	msr	PRIMASK, r3
}
 8006cc0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2288      	movs	r2, #136	; 0x88
 8006cc6:	2120      	movs	r1, #32
 8006cc8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	228c      	movs	r2, #140	; 0x8c
 8006cce:	2120      	movs	r1, #32
 8006cd0:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2290      	movs	r2, #144	; 0x90
 8006cd6:	2120      	movs	r1, #32
 8006cd8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2284      	movs	r2, #132	; 0x84
 8006cde:	2100      	movs	r1, #0
 8006ce0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e010      	b.n	8006d08 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	69db      	ldr	r3, [r3, #28]
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	4013      	ands	r3, r2
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	1ad3      	subs	r3, r2, r3
 8006cf4:	425a      	negs	r2, r3
 8006cf6:	4153      	adcs	r3, r2
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	001a      	movs	r2, r3
 8006cfc:	1dfb      	adds	r3, r7, #7
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d100      	bne.n	8006d06 <UART_WaitOnFlagUntilTimeout+0x182>
 8006d04:	e747      	b.n	8006b96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	0018      	movs	r0, r3
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	b014      	add	sp, #80	; 0x50
 8006d0e:	bd80      	pop	{r7, pc}
 8006d10:	fffffe5f 	.word	0xfffffe5f

08006d14 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2284      	movs	r2, #132	; 0x84
 8006d20:	5c9b      	ldrb	r3, [r3, r2]
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	d101      	bne.n	8006d2a <HAL_UARTEx_DisableFifoMode+0x16>
 8006d26:	2302      	movs	r3, #2
 8006d28:	e027      	b.n	8006d7a <HAL_UARTEx_DisableFifoMode+0x66>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2284      	movs	r2, #132	; 0x84
 8006d2e:	2101      	movs	r1, #1
 8006d30:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2288      	movs	r2, #136	; 0x88
 8006d36:	2124      	movs	r1, #36	; 0x24
 8006d38:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2101      	movs	r1, #1
 8006d4e:	438a      	bics	r2, r1
 8006d50:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	4a0b      	ldr	r2, [pc, #44]	; (8006d84 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006d56:	4013      	ands	r3, r2
 8006d58:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2288      	movs	r2, #136	; 0x88
 8006d6c:	2120      	movs	r1, #32
 8006d6e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2284      	movs	r2, #132	; 0x84
 8006d74:	2100      	movs	r1, #0
 8006d76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d78:	2300      	movs	r3, #0
}
 8006d7a:	0018      	movs	r0, r3
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	b004      	add	sp, #16
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	46c0      	nop			; (mov r8, r8)
 8006d84:	dfffffff 	.word	0xdfffffff

08006d88 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2284      	movs	r2, #132	; 0x84
 8006d96:	5c9b      	ldrb	r3, [r3, r2]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d101      	bne.n	8006da0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006d9c:	2302      	movs	r3, #2
 8006d9e:	e02e      	b.n	8006dfe <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2284      	movs	r2, #132	; 0x84
 8006da4:	2101      	movs	r1, #1
 8006da6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2288      	movs	r2, #136	; 0x88
 8006dac:	2124      	movs	r1, #36	; 0x24
 8006dae:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	2101      	movs	r1, #1
 8006dc4:	438a      	bics	r2, r1
 8006dc6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	00db      	lsls	r3, r3, #3
 8006dd0:	08d9      	lsrs	r1, r3, #3
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	683a      	ldr	r2, [r7, #0]
 8006dd8:	430a      	orrs	r2, r1
 8006dda:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	0018      	movs	r0, r3
 8006de0:	f000 f854 	bl	8006e8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2288      	movs	r2, #136	; 0x88
 8006df0:	2120      	movs	r1, #32
 8006df2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2284      	movs	r2, #132	; 0x84
 8006df8:	2100      	movs	r1, #0
 8006dfa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	0018      	movs	r0, r3
 8006e00:	46bd      	mov	sp, r7
 8006e02:	b004      	add	sp, #16
 8006e04:	bd80      	pop	{r7, pc}
	...

08006e08 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b084      	sub	sp, #16
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2284      	movs	r2, #132	; 0x84
 8006e16:	5c9b      	ldrb	r3, [r3, r2]
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d101      	bne.n	8006e20 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e1c:	2302      	movs	r3, #2
 8006e1e:	e02f      	b.n	8006e80 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2284      	movs	r2, #132	; 0x84
 8006e24:	2101      	movs	r1, #1
 8006e26:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2288      	movs	r2, #136	; 0x88
 8006e2c:	2124      	movs	r1, #36	; 0x24
 8006e2e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2101      	movs	r1, #1
 8006e44:	438a      	bics	r2, r1
 8006e46:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	4a0e      	ldr	r2, [pc, #56]	; (8006e88 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006e50:	4013      	ands	r3, r2
 8006e52:	0019      	movs	r1, r3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	683a      	ldr	r2, [r7, #0]
 8006e5a:	430a      	orrs	r2, r1
 8006e5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	0018      	movs	r0, r3
 8006e62:	f000 f813 	bl	8006e8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2288      	movs	r2, #136	; 0x88
 8006e72:	2120      	movs	r1, #32
 8006e74:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2284      	movs	r2, #132	; 0x84
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	0018      	movs	r0, r3
 8006e82:	46bd      	mov	sp, r7
 8006e84:	b004      	add	sp, #16
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	f1ffffff 	.word	0xf1ffffff

08006e8c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d108      	bne.n	8006eae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	226a      	movs	r2, #106	; 0x6a
 8006ea0:	2101      	movs	r1, #1
 8006ea2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2268      	movs	r2, #104	; 0x68
 8006ea8:	2101      	movs	r1, #1
 8006eaa:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006eac:	e043      	b.n	8006f36 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006eae:	260f      	movs	r6, #15
 8006eb0:	19bb      	adds	r3, r7, r6
 8006eb2:	2208      	movs	r2, #8
 8006eb4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006eb6:	200e      	movs	r0, #14
 8006eb8:	183b      	adds	r3, r7, r0
 8006eba:	2208      	movs	r2, #8
 8006ebc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	0e5b      	lsrs	r3, r3, #25
 8006ec6:	b2da      	uxtb	r2, r3
 8006ec8:	240d      	movs	r4, #13
 8006eca:	193b      	adds	r3, r7, r4
 8006ecc:	2107      	movs	r1, #7
 8006ece:	400a      	ands	r2, r1
 8006ed0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	0f5b      	lsrs	r3, r3, #29
 8006eda:	b2da      	uxtb	r2, r3
 8006edc:	250c      	movs	r5, #12
 8006ede:	197b      	adds	r3, r7, r5
 8006ee0:	2107      	movs	r1, #7
 8006ee2:	400a      	ands	r2, r1
 8006ee4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ee6:	183b      	adds	r3, r7, r0
 8006ee8:	781b      	ldrb	r3, [r3, #0]
 8006eea:	197a      	adds	r2, r7, r5
 8006eec:	7812      	ldrb	r2, [r2, #0]
 8006eee:	4914      	ldr	r1, [pc, #80]	; (8006f40 <UARTEx_SetNbDataToProcess+0xb4>)
 8006ef0:	5c8a      	ldrb	r2, [r1, r2]
 8006ef2:	435a      	muls	r2, r3
 8006ef4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ef6:	197b      	adds	r3, r7, r5
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	4a12      	ldr	r2, [pc, #72]	; (8006f44 <UARTEx_SetNbDataToProcess+0xb8>)
 8006efc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006efe:	0019      	movs	r1, r3
 8006f00:	f7f9 f9a6 	bl	8000250 <__divsi3>
 8006f04:	0003      	movs	r3, r0
 8006f06:	b299      	uxth	r1, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	226a      	movs	r2, #106	; 0x6a
 8006f0c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f0e:	19bb      	adds	r3, r7, r6
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	193a      	adds	r2, r7, r4
 8006f14:	7812      	ldrb	r2, [r2, #0]
 8006f16:	490a      	ldr	r1, [pc, #40]	; (8006f40 <UARTEx_SetNbDataToProcess+0xb4>)
 8006f18:	5c8a      	ldrb	r2, [r1, r2]
 8006f1a:	435a      	muls	r2, r3
 8006f1c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f1e:	193b      	adds	r3, r7, r4
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	4a08      	ldr	r2, [pc, #32]	; (8006f44 <UARTEx_SetNbDataToProcess+0xb8>)
 8006f24:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f26:	0019      	movs	r1, r3
 8006f28:	f7f9 f992 	bl	8000250 <__divsi3>
 8006f2c:	0003      	movs	r3, r0
 8006f2e:	b299      	uxth	r1, r3
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2268      	movs	r2, #104	; 0x68
 8006f34:	5299      	strh	r1, [r3, r2]
}
 8006f36:	46c0      	nop			; (mov r8, r8)
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	b005      	add	sp, #20
 8006f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f3e:	46c0      	nop			; (mov r8, r8)
 8006f40:	08012db4 	.word	0x08012db4
 8006f44:	08012dbc 	.word	0x08012dbc

08006f48 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8006f48:	b5b0      	push	{r4, r5, r7, lr}
 8006f4a:	b0e4      	sub	sp, #400	; 0x190
 8006f4c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8006f4e:	24c8      	movs	r4, #200	; 0xc8
 8006f50:	193b      	adds	r3, r7, r4
 8006f52:	0018      	movs	r0, r3
 8006f54:	23c6      	movs	r3, #198	; 0xc6
 8006f56:	001a      	movs	r2, r3
 8006f58:	2100      	movs	r1, #0
 8006f5a:	f003 fd27 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8006f5e:	4b13      	ldr	r3, [pc, #76]	; (8006fac <astronode_send_cfg_sr+0x64>)
 8006f60:	25c8      	movs	r5, #200	; 0xc8
 8006f62:	006d      	lsls	r5, r5, #1
 8006f64:	195b      	adds	r3, r3, r5
 8006f66:	19db      	adds	r3, r3, r7
 8006f68:	0018      	movs	r0, r3
 8006f6a:	23c6      	movs	r3, #198	; 0xc6
 8006f6c:	001a      	movs	r2, r3
 8006f6e:	2100      	movs	r1, #0
 8006f70:	f003 fd1c 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8006f74:	193b      	adds	r3, r7, r4
 8006f76:	2210      	movs	r2, #16
 8006f78:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8006f7a:	003a      	movs	r2, r7
 8006f7c:	193b      	adds	r3, r7, r4
 8006f7e:	0011      	movs	r1, r2
 8006f80:	0018      	movs	r0, r3
 8006f82:	f001 faa9 	bl	80084d8 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8006f86:	4b09      	ldr	r3, [pc, #36]	; (8006fac <astronode_send_cfg_sr+0x64>)
 8006f88:	195b      	adds	r3, r3, r5
 8006f8a:	19db      	adds	r3, r3, r7
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	2b90      	cmp	r3, #144	; 0x90
 8006f90:	d104      	bne.n	8006f9c <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8006f92:	4b07      	ldr	r3, [pc, #28]	; (8006fb0 <astronode_send_cfg_sr+0x68>)
 8006f94:	0018      	movs	r0, r3
 8006f96:	f7fb ff87 	bl	8002ea8 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8006f9a:	e003      	b.n	8006fa4 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8006f9c:	4b05      	ldr	r3, [pc, #20]	; (8006fb4 <astronode_send_cfg_sr+0x6c>)
 8006f9e:	0018      	movs	r0, r3
 8006fa0:	f7fb ff82 	bl	8002ea8 <send_debug_logs>
}
 8006fa4:	46c0      	nop			; (mov r8, r8)
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	b064      	add	sp, #400	; 0x190
 8006faa:	bdb0      	pop	{r4, r5, r7, pc}
 8006fac:	fffffe70 	.word	0xfffffe70
 8006fb0:	08011a00 	.word	0x08011a00
 8006fb4:	08011a34 	.word	0x08011a34

08006fb8 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8006fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fba:	b0e7      	sub	sp, #412	; 0x19c
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	0005      	movs	r5, r0
 8006fc0:	000c      	movs	r4, r1
 8006fc2:	0010      	movs	r0, r2
 8006fc4:	0019      	movs	r1, r3
 8006fc6:	4b4b      	ldr	r3, [pc, #300]	; (80070f4 <astronode_send_cfg_wr+0x13c>)
 8006fc8:	26cc      	movs	r6, #204	; 0xcc
 8006fca:	0076      	lsls	r6, r6, #1
 8006fcc:	199b      	adds	r3, r3, r6
 8006fce:	19db      	adds	r3, r3, r7
 8006fd0:	1c2a      	adds	r2, r5, #0
 8006fd2:	701a      	strb	r2, [r3, #0]
 8006fd4:	4b48      	ldr	r3, [pc, #288]	; (80070f8 <astronode_send_cfg_wr+0x140>)
 8006fd6:	0035      	movs	r5, r6
 8006fd8:	195b      	adds	r3, r3, r5
 8006fda:	19db      	adds	r3, r3, r7
 8006fdc:	1c22      	adds	r2, r4, #0
 8006fde:	701a      	strb	r2, [r3, #0]
 8006fe0:	4b46      	ldr	r3, [pc, #280]	; (80070fc <astronode_send_cfg_wr+0x144>)
 8006fe2:	002c      	movs	r4, r5
 8006fe4:	191b      	adds	r3, r3, r4
 8006fe6:	19db      	adds	r3, r3, r7
 8006fe8:	1c02      	adds	r2, r0, #0
 8006fea:	701a      	strb	r2, [r3, #0]
 8006fec:	4b44      	ldr	r3, [pc, #272]	; (8007100 <astronode_send_cfg_wr+0x148>)
 8006fee:	191b      	adds	r3, r3, r4
 8006ff0:	19db      	adds	r3, r3, r7
 8006ff2:	1c0a      	adds	r2, r1, #0
 8006ff4:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8006ff6:	25d0      	movs	r5, #208	; 0xd0
 8006ff8:	197b      	adds	r3, r7, r5
 8006ffa:	0018      	movs	r0, r3
 8006ffc:	23c6      	movs	r3, #198	; 0xc6
 8006ffe:	001a      	movs	r2, r3
 8007000:	2100      	movs	r1, #0
 8007002:	f003 fcd3 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8007006:	4b3f      	ldr	r3, [pc, #252]	; (8007104 <astronode_send_cfg_wr+0x14c>)
 8007008:	191b      	adds	r3, r3, r4
 800700a:	19db      	adds	r3, r3, r7
 800700c:	0018      	movs	r0, r3
 800700e:	23c6      	movs	r3, #198	; 0xc6
 8007010:	001a      	movs	r2, r3
 8007012:	2100      	movs	r1, #0
 8007014:	f003 fcca 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007018:	0029      	movs	r1, r5
 800701a:	187b      	adds	r3, r7, r1
 800701c:	2205      	movs	r2, #5
 800701e:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007020:	4b34      	ldr	r3, [pc, #208]	; (80070f4 <astronode_send_cfg_wr+0x13c>)
 8007022:	191b      	adds	r3, r3, r4
 8007024:	19db      	adds	r3, r3, r7
 8007026:	2200      	movs	r2, #0
 8007028:	569a      	ldrsb	r2, [r3, r2]
 800702a:	4b33      	ldr	r3, [pc, #204]	; (80070f8 <astronode_send_cfg_wr+0x140>)
 800702c:	191b      	adds	r3, r3, r4
 800702e:	19db      	adds	r3, r3, r7
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	005b      	lsls	r3, r3, #1
 8007034:	b25b      	sxtb	r3, r3
 8007036:	4313      	orrs	r3, r2
 8007038:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 800703a:	4b30      	ldr	r3, [pc, #192]	; (80070fc <astronode_send_cfg_wr+0x144>)
 800703c:	191b      	adds	r3, r3, r4
 800703e:	19db      	adds	r3, r3, r7
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	009b      	lsls	r3, r3, #2
 8007044:	b25b      	sxtb	r3, r3
 8007046:	4313      	orrs	r3, r2
 8007048:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 800704a:	4b2d      	ldr	r3, [pc, #180]	; (8007100 <astronode_send_cfg_wr+0x148>)
 800704c:	191b      	adds	r3, r3, r4
 800704e:	19db      	adds	r3, r3, r7
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	00db      	lsls	r3, r3, #3
 8007054:	b25b      	sxtb	r3, r3
 8007056:	4313      	orrs	r3, r2
 8007058:	b25b      	sxtb	r3, r3
 800705a:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 800705c:	187b      	adds	r3, r7, r1
 800705e:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007060:	23d4      	movs	r3, #212	; 0xd4
 8007062:	005b      	lsls	r3, r3, #1
 8007064:	2508      	movs	r5, #8
 8007066:	195b      	adds	r3, r3, r5
 8007068:	19db      	adds	r3, r3, r7
 800706a:	2200      	movs	r2, #0
 800706c:	569a      	ldrsb	r2, [r3, r2]
 800706e:	23d6      	movs	r3, #214	; 0xd6
 8007070:	005b      	lsls	r3, r3, #1
 8007072:	195b      	adds	r3, r3, r5
 8007074:	19db      	adds	r3, r3, r7
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	005b      	lsls	r3, r3, #1
 800707a:	b25b      	sxtb	r3, r3
 800707c:	4313      	orrs	r3, r2
 800707e:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007080:	23d8      	movs	r3, #216	; 0xd8
 8007082:	005b      	lsls	r3, r3, #1
 8007084:	195b      	adds	r3, r3, r5
 8007086:	19db      	adds	r3, r3, r7
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	b25b      	sxtb	r3, r3
 800708e:	4313      	orrs	r3, r2
 8007090:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007092:	23da      	movs	r3, #218	; 0xda
 8007094:	005b      	lsls	r3, r3, #1
 8007096:	195b      	adds	r3, r3, r5
 8007098:	19db      	adds	r3, r3, r7
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	00db      	lsls	r3, r3, #3
 800709e:	b25b      	sxtb	r3, r3
 80070a0:	4313      	orrs	r3, r2
 80070a2:	b25b      	sxtb	r3, r3
 80070a4:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 80070a6:	187b      	adds	r3, r7, r1
 80070a8:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 80070aa:	0008      	movs	r0, r1
 80070ac:	187b      	adds	r3, r7, r1
 80070ae:	22c4      	movs	r2, #196	; 0xc4
 80070b0:	2103      	movs	r1, #3
 80070b2:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80070b4:	002b      	movs	r3, r5
 80070b6:	18fa      	adds	r2, r7, r3
 80070b8:	183b      	adds	r3, r7, r0
 80070ba:	0011      	movs	r1, r2
 80070bc:	0018      	movs	r0, r3
 80070be:	f001 fa0b 	bl	80084d8 <astronode_transport_send_receive>
 80070c2:	0003      	movs	r3, r0
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d10f      	bne.n	80070e8 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 80070c8:	4b0e      	ldr	r3, [pc, #56]	; (8007104 <astronode_send_cfg_wr+0x14c>)
 80070ca:	191b      	adds	r3, r3, r4
 80070cc:	19db      	adds	r3, r3, r7
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	2b85      	cmp	r3, #133	; 0x85
 80070d2:	d105      	bne.n	80070e0 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 80070d4:	4b0c      	ldr	r3, [pc, #48]	; (8007108 <astronode_send_cfg_wr+0x150>)
 80070d6:	0018      	movs	r0, r3
 80070d8:	f7fb fee6 	bl	8002ea8 <send_debug_logs>
            return true ;
 80070dc:	2301      	movs	r3, #1
 80070de:	e004      	b.n	80070ea <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 80070e0:	4b0a      	ldr	r3, [pc, #40]	; (800710c <astronode_send_cfg_wr+0x154>)
 80070e2:	0018      	movs	r0, r3
 80070e4:	f7fb fee0 	bl	8002ea8 <send_debug_logs>
        }
    }
    return false ;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	0018      	movs	r0, r3
 80070ec:	46bd      	mov	sp, r7
 80070ee:	b067      	add	sp, #412	; 0x19c
 80070f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070f2:	46c0      	nop			; (mov r8, r8)
 80070f4:	fffffe6f 	.word	0xfffffe6f
 80070f8:	fffffe6e 	.word	0xfffffe6e
 80070fc:	fffffe6d 	.word	0xfffffe6d
 8007100:	fffffe6c 	.word	0xfffffe6c
 8007104:	fffffe70 	.word	0xfffffe70
 8007108:	08011a68 	.word	0x08011a68
 800710c:	08011a94 	.word	0x08011a94

08007110 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8007110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007112:	b0ed      	sub	sp, #436	; 0x1b4
 8007114:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007116:	21c8      	movs	r1, #200	; 0xc8
 8007118:	2318      	movs	r3, #24
 800711a:	18cb      	adds	r3, r1, r3
 800711c:	19db      	adds	r3, r3, r7
 800711e:	0018      	movs	r0, r3
 8007120:	23c6      	movs	r3, #198	; 0xc6
 8007122:	001a      	movs	r2, r3
 8007124:	2100      	movs	r1, #0
 8007126:	f003 fc41 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 800712a:	4b4a      	ldr	r3, [pc, #296]	; (8007254 <astronode_send_mgi_rr+0x144>)
 800712c:	26cc      	movs	r6, #204	; 0xcc
 800712e:	0076      	lsls	r6, r6, #1
 8007130:	199b      	adds	r3, r3, r6
 8007132:	2218      	movs	r2, #24
 8007134:	4694      	mov	ip, r2
 8007136:	44bc      	add	ip, r7
 8007138:	4463      	add	r3, ip
 800713a:	0018      	movs	r0, r3
 800713c:	23c6      	movs	r3, #198	; 0xc6
 800713e:	001a      	movs	r2, r3
 8007140:	2100      	movs	r1, #0
 8007142:	f003 fc33 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 8007146:	21c8      	movs	r1, #200	; 0xc8
 8007148:	2318      	movs	r3, #24
 800714a:	18cb      	adds	r3, r1, r3
 800714c:	19db      	adds	r3, r3, r7
 800714e:	2219      	movs	r2, #25
 8007150:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007152:	2318      	movs	r3, #24
 8007154:	18fa      	adds	r2, r7, r3
 8007156:	2318      	movs	r3, #24
 8007158:	18cb      	adds	r3, r1, r3
 800715a:	19db      	adds	r3, r3, r7
 800715c:	0011      	movs	r1, r2
 800715e:	0018      	movs	r0, r3
 8007160:	f001 f9ba 	bl	80084d8 <astronode_transport_send_receive>
 8007164:	0003      	movs	r3, r0
 8007166:	2b01      	cmp	r3, #1
 8007168:	d16f      	bne.n	800724a <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 800716a:	4b3a      	ldr	r3, [pc, #232]	; (8007254 <astronode_send_mgi_rr+0x144>)
 800716c:	0032      	movs	r2, r6
 800716e:	189b      	adds	r3, r3, r2
 8007170:	2118      	movs	r1, #24
 8007172:	468c      	mov	ip, r1
 8007174:	44bc      	add	ip, r7
 8007176:	4463      	add	r3, ip
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	2b99      	cmp	r3, #153	; 0x99
 800717c:	d161      	bne.n	8007242 <astronode_send_mgi_rr+0x132>
        {
 800717e:	466b      	mov	r3, sp
 8007180:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8007182:	4b34      	ldr	r3, [pc, #208]	; (8007254 <astronode_send_mgi_rr+0x144>)
 8007184:	189b      	adds	r3, r3, r2
 8007186:	2218      	movs	r2, #24
 8007188:	4694      	mov	ip, r2
 800718a:	44bc      	add	ip, r7
 800718c:	4463      	add	r3, ip
 800718e:	22c4      	movs	r2, #196	; 0xc4
 8007190:	5a9b      	ldrh	r3, [r3, r2]
 8007192:	001a      	movs	r2, r3
 8007194:	3a01      	subs	r2, #1
 8007196:	21ca      	movs	r1, #202	; 0xca
 8007198:	0049      	lsls	r1, r1, #1
 800719a:	2018      	movs	r0, #24
 800719c:	1809      	adds	r1, r1, r0
 800719e:	19c9      	adds	r1, r1, r7
 80071a0:	600a      	str	r2, [r1, #0]
 80071a2:	001c      	movs	r4, r3
 80071a4:	2200      	movs	r2, #0
 80071a6:	0015      	movs	r5, r2
 80071a8:	0020      	movs	r0, r4
 80071aa:	0029      	movs	r1, r5
 80071ac:	0004      	movs	r4, r0
 80071ae:	0f62      	lsrs	r2, r4, #29
 80071b0:	000c      	movs	r4, r1
 80071b2:	00e4      	lsls	r4, r4, #3
 80071b4:	617c      	str	r4, [r7, #20]
 80071b6:	697c      	ldr	r4, [r7, #20]
 80071b8:	4314      	orrs	r4, r2
 80071ba:	617c      	str	r4, [r7, #20]
 80071bc:	0001      	movs	r1, r0
 80071be:	00c9      	lsls	r1, r1, #3
 80071c0:	6139      	str	r1, [r7, #16]
 80071c2:	603b      	str	r3, [r7, #0]
 80071c4:	2200      	movs	r2, #0
 80071c6:	607a      	str	r2, [r7, #4]
 80071c8:	6838      	ldr	r0, [r7, #0]
 80071ca:	6879      	ldr	r1, [r7, #4]
 80071cc:	0004      	movs	r4, r0
 80071ce:	0f62      	lsrs	r2, r4, #29
 80071d0:	000c      	movs	r4, r1
 80071d2:	00e4      	lsls	r4, r4, #3
 80071d4:	60fc      	str	r4, [r7, #12]
 80071d6:	68fc      	ldr	r4, [r7, #12]
 80071d8:	4314      	orrs	r4, r2
 80071da:	60fc      	str	r4, [r7, #12]
 80071dc:	0001      	movs	r1, r0
 80071de:	00ca      	lsls	r2, r1, #3
 80071e0:	60ba      	str	r2, [r7, #8]
 80071e2:	3307      	adds	r3, #7
 80071e4:	08db      	lsrs	r3, r3, #3
 80071e6:	00db      	lsls	r3, r3, #3
 80071e8:	4669      	mov	r1, sp
 80071ea:	1acb      	subs	r3, r1, r3
 80071ec:	469d      	mov	sp, r3
 80071ee:	466b      	mov	r3, sp
 80071f0:	3300      	adds	r3, #0
 80071f2:	24c8      	movs	r4, #200	; 0xc8
 80071f4:	0064      	lsls	r4, r4, #1
 80071f6:	2218      	movs	r2, #24
 80071f8:	18a2      	adds	r2, r4, r2
 80071fa:	19d1      	adds	r1, r2, r7
 80071fc:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 80071fe:	4b16      	ldr	r3, [pc, #88]	; (8007258 <astronode_send_mgi_rr+0x148>)
 8007200:	0018      	movs	r0, r3
 8007202:	f7fb fe51 	bl	8002ea8 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 8007206:	4b13      	ldr	r3, [pc, #76]	; (8007254 <astronode_send_mgi_rr+0x144>)
 8007208:	22cc      	movs	r2, #204	; 0xcc
 800720a:	0052      	lsls	r2, r2, #1
 800720c:	189b      	adds	r3, r3, r2
 800720e:	2218      	movs	r2, #24
 8007210:	4694      	mov	ip, r2
 8007212:	44bc      	add	ip, r7
 8007214:	4463      	add	r3, ip
 8007216:	22c4      	movs	r2, #196	; 0xc4
 8007218:	5a9b      	ldrh	r3, [r3, r2]
 800721a:	0019      	movs	r1, r3
 800721c:	2318      	movs	r3, #24
 800721e:	18fb      	adds	r3, r7, r3
 8007220:	3301      	adds	r3, #1
 8007222:	4a0e      	ldr	r2, [pc, #56]	; (800725c <astronode_send_mgi_rr+0x14c>)
 8007224:	2018      	movs	r0, #24
 8007226:	1820      	adds	r0, r4, r0
 8007228:	19c0      	adds	r0, r0, r7
 800722a:	6800      	ldr	r0, [r0, #0]
 800722c:	f003 faf4 	bl	800a818 <snprintf>
            send_debug_logs(guid);
 8007230:	2318      	movs	r3, #24
 8007232:	18e3      	adds	r3, r4, r3
 8007234:	19db      	adds	r3, r3, r7
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	0018      	movs	r0, r3
 800723a:	f7fb fe35 	bl	8002ea8 <send_debug_logs>
 800723e:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8007240:	e003      	b.n	800724a <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8007242:	4b07      	ldr	r3, [pc, #28]	; (8007260 <astronode_send_mgi_rr+0x150>)
 8007244:	0018      	movs	r0, r3
 8007246:	f7fb fe2f 	bl	8002ea8 <send_debug_logs>
}
 800724a:	46c0      	nop			; (mov r8, r8)
 800724c:	46bd      	mov	sp, r7
 800724e:	b06d      	add	sp, #436	; 0x1b4
 8007250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007252:	46c0      	nop			; (mov r8, r8)
 8007254:	fffffe68 	.word	0xfffffe68
 8007258:	08011b20 	.word	0x08011b20
 800725c:	08011b30 	.word	0x08011b30
 8007260:	08011b34 	.word	0x08011b34

08007264 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8007264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007266:	b0ed      	sub	sp, #436	; 0x1b4
 8007268:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800726a:	21c8      	movs	r1, #200	; 0xc8
 800726c:	2318      	movs	r3, #24
 800726e:	18cb      	adds	r3, r1, r3
 8007270:	19db      	adds	r3, r3, r7
 8007272:	0018      	movs	r0, r3
 8007274:	23c6      	movs	r3, #198	; 0xc6
 8007276:	001a      	movs	r2, r3
 8007278:	2100      	movs	r1, #0
 800727a:	f003 fb97 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 800727e:	4b4a      	ldr	r3, [pc, #296]	; (80073a8 <astronode_send_msn_rr+0x144>)
 8007280:	26cc      	movs	r6, #204	; 0xcc
 8007282:	0076      	lsls	r6, r6, #1
 8007284:	199b      	adds	r3, r3, r6
 8007286:	2218      	movs	r2, #24
 8007288:	4694      	mov	ip, r2
 800728a:	44bc      	add	ip, r7
 800728c:	4463      	add	r3, ip
 800728e:	0018      	movs	r0, r3
 8007290:	23c6      	movs	r3, #198	; 0xc6
 8007292:	001a      	movs	r2, r3
 8007294:	2100      	movs	r1, #0
 8007296:	f003 fb89 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 800729a:	21c8      	movs	r1, #200	; 0xc8
 800729c:	2318      	movs	r3, #24
 800729e:	18cb      	adds	r3, r1, r3
 80072a0:	19db      	adds	r3, r3, r7
 80072a2:	221a      	movs	r2, #26
 80072a4:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80072a6:	2318      	movs	r3, #24
 80072a8:	18fa      	adds	r2, r7, r3
 80072aa:	2318      	movs	r3, #24
 80072ac:	18cb      	adds	r3, r1, r3
 80072ae:	19db      	adds	r3, r3, r7
 80072b0:	0011      	movs	r1, r2
 80072b2:	0018      	movs	r0, r3
 80072b4:	f001 f910 	bl	80084d8 <astronode_transport_send_receive>
 80072b8:	0003      	movs	r3, r0
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d16f      	bne.n	800739e <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 80072be:	4b3a      	ldr	r3, [pc, #232]	; (80073a8 <astronode_send_msn_rr+0x144>)
 80072c0:	0032      	movs	r2, r6
 80072c2:	189b      	adds	r3, r3, r2
 80072c4:	2118      	movs	r1, #24
 80072c6:	468c      	mov	ip, r1
 80072c8:	44bc      	add	ip, r7
 80072ca:	4463      	add	r3, ip
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	2b9a      	cmp	r3, #154	; 0x9a
 80072d0:	d161      	bne.n	8007396 <astronode_send_msn_rr+0x132>
        {
 80072d2:	466b      	mov	r3, sp
 80072d4:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 80072d6:	4b34      	ldr	r3, [pc, #208]	; (80073a8 <astronode_send_msn_rr+0x144>)
 80072d8:	189b      	adds	r3, r3, r2
 80072da:	2218      	movs	r2, #24
 80072dc:	4694      	mov	ip, r2
 80072de:	44bc      	add	ip, r7
 80072e0:	4463      	add	r3, ip
 80072e2:	22c4      	movs	r2, #196	; 0xc4
 80072e4:	5a9b      	ldrh	r3, [r3, r2]
 80072e6:	001a      	movs	r2, r3
 80072e8:	3a01      	subs	r2, #1
 80072ea:	21ca      	movs	r1, #202	; 0xca
 80072ec:	0049      	lsls	r1, r1, #1
 80072ee:	2018      	movs	r0, #24
 80072f0:	1809      	adds	r1, r1, r0
 80072f2:	19c9      	adds	r1, r1, r7
 80072f4:	600a      	str	r2, [r1, #0]
 80072f6:	001c      	movs	r4, r3
 80072f8:	2200      	movs	r2, #0
 80072fa:	0015      	movs	r5, r2
 80072fc:	0020      	movs	r0, r4
 80072fe:	0029      	movs	r1, r5
 8007300:	0004      	movs	r4, r0
 8007302:	0f62      	lsrs	r2, r4, #29
 8007304:	000c      	movs	r4, r1
 8007306:	00e4      	lsls	r4, r4, #3
 8007308:	617c      	str	r4, [r7, #20]
 800730a:	697c      	ldr	r4, [r7, #20]
 800730c:	4314      	orrs	r4, r2
 800730e:	617c      	str	r4, [r7, #20]
 8007310:	0001      	movs	r1, r0
 8007312:	00c9      	lsls	r1, r1, #3
 8007314:	6139      	str	r1, [r7, #16]
 8007316:	603b      	str	r3, [r7, #0]
 8007318:	2200      	movs	r2, #0
 800731a:	607a      	str	r2, [r7, #4]
 800731c:	6838      	ldr	r0, [r7, #0]
 800731e:	6879      	ldr	r1, [r7, #4]
 8007320:	0004      	movs	r4, r0
 8007322:	0f62      	lsrs	r2, r4, #29
 8007324:	000c      	movs	r4, r1
 8007326:	00e4      	lsls	r4, r4, #3
 8007328:	60fc      	str	r4, [r7, #12]
 800732a:	68fc      	ldr	r4, [r7, #12]
 800732c:	4314      	orrs	r4, r2
 800732e:	60fc      	str	r4, [r7, #12]
 8007330:	0001      	movs	r1, r0
 8007332:	00ca      	lsls	r2, r1, #3
 8007334:	60ba      	str	r2, [r7, #8]
 8007336:	3307      	adds	r3, #7
 8007338:	08db      	lsrs	r3, r3, #3
 800733a:	00db      	lsls	r3, r3, #3
 800733c:	4669      	mov	r1, sp
 800733e:	1acb      	subs	r3, r1, r3
 8007340:	469d      	mov	sp, r3
 8007342:	466b      	mov	r3, sp
 8007344:	3300      	adds	r3, #0
 8007346:	24c8      	movs	r4, #200	; 0xc8
 8007348:	0064      	lsls	r4, r4, #1
 800734a:	2218      	movs	r2, #24
 800734c:	18a2      	adds	r2, r4, r2
 800734e:	19d1      	adds	r1, r2, r7
 8007350:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8007352:	4b16      	ldr	r3, [pc, #88]	; (80073ac <astronode_send_msn_rr+0x148>)
 8007354:	0018      	movs	r0, r3
 8007356:	f7fb fda7 	bl	8002ea8 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 800735a:	4b13      	ldr	r3, [pc, #76]	; (80073a8 <astronode_send_msn_rr+0x144>)
 800735c:	22cc      	movs	r2, #204	; 0xcc
 800735e:	0052      	lsls	r2, r2, #1
 8007360:	189b      	adds	r3, r3, r2
 8007362:	2218      	movs	r2, #24
 8007364:	4694      	mov	ip, r2
 8007366:	44bc      	add	ip, r7
 8007368:	4463      	add	r3, ip
 800736a:	22c4      	movs	r2, #196	; 0xc4
 800736c:	5a9b      	ldrh	r3, [r3, r2]
 800736e:	0019      	movs	r1, r3
 8007370:	2318      	movs	r3, #24
 8007372:	18fb      	adds	r3, r7, r3
 8007374:	3301      	adds	r3, #1
 8007376:	4a0e      	ldr	r2, [pc, #56]	; (80073b0 <astronode_send_msn_rr+0x14c>)
 8007378:	2018      	movs	r0, #24
 800737a:	1820      	adds	r0, r4, r0
 800737c:	19c0      	adds	r0, r0, r7
 800737e:	6800      	ldr	r0, [r0, #0]
 8007380:	f003 fa4a 	bl	800a818 <snprintf>
            send_debug_logs(serial_number);
 8007384:	2318      	movs	r3, #24
 8007386:	18e3      	adds	r3, r4, r3
 8007388:	19db      	adds	r3, r3, r7
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	0018      	movs	r0, r3
 800738e:	f7fb fd8b 	bl	8002ea8 <send_debug_logs>
 8007392:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007394:	e003      	b.n	800739e <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007396:	4b07      	ldr	r3, [pc, #28]	; (80073b4 <astronode_send_msn_rr+0x150>)
 8007398:	0018      	movs	r0, r3
 800739a:	f7fb fd85 	bl	8002ea8 <send_debug_logs>
}
 800739e:	46c0      	nop			; (mov r8, r8)
 80073a0:	46bd      	mov	sp, r7
 80073a2:	b06d      	add	sp, #436	; 0x1b4
 80073a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073a6:	46c0      	nop			; (mov r8, r8)
 80073a8:	fffffe68 	.word	0xfffffe68
 80073ac:	08011b50 	.word	0x08011b50
 80073b0:	08011b30 	.word	0x08011b30
 80073b4:	08011b6c 	.word	0x08011b6c

080073b8 <astronode_send_nco_rr>:

void astronode_send_nco_rr(void)
{
 80073b8:	b5b0      	push	{r4, r5, r7, lr}
 80073ba:	b0fa      	sub	sp, #488	; 0x1e8
 80073bc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80073be:	258e      	movs	r5, #142	; 0x8e
 80073c0:	006d      	lsls	r5, r5, #1
 80073c2:	197b      	adds	r3, r7, r5
 80073c4:	0018      	movs	r0, r3
 80073c6:	23c6      	movs	r3, #198	; 0xc6
 80073c8:	001a      	movs	r2, r3
 80073ca:	2100      	movs	r1, #0
 80073cc:	f003 faee 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 80073d0:	4b26      	ldr	r3, [pc, #152]	; (800746c <astronode_send_nco_rr+0xb4>)
 80073d2:	24f4      	movs	r4, #244	; 0xf4
 80073d4:	0064      	lsls	r4, r4, #1
 80073d6:	191b      	adds	r3, r3, r4
 80073d8:	19db      	adds	r3, r3, r7
 80073da:	0018      	movs	r0, r3
 80073dc:	23c6      	movs	r3, #198	; 0xc6
 80073de:	001a      	movs	r2, r3
 80073e0:	2100      	movs	r1, #0
 80073e2:	f003 fae3 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_NCO_RR;
 80073e6:	197b      	adds	r3, r7, r5
 80073e8:	2218      	movs	r2, #24
 80073ea:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80073ec:	2354      	movs	r3, #84	; 0x54
 80073ee:	18fa      	adds	r2, r7, r3
 80073f0:	197b      	adds	r3, r7, r5
 80073f2:	0011      	movs	r1, r2
 80073f4:	0018      	movs	r0, r3
 80073f6:	f001 f86f 	bl	80084d8 <astronode_transport_send_receive>
 80073fa:	0003      	movs	r3, r0
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d131      	bne.n	8007464 <astronode_send_nco_rr+0xac>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_NCO_RA)
 8007400:	4b1a      	ldr	r3, [pc, #104]	; (800746c <astronode_send_nco_rr+0xb4>)
 8007402:	0021      	movs	r1, r4
 8007404:	185b      	adds	r3, r3, r1
 8007406:	19db      	adds	r3, r3, r7
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	2b98      	cmp	r3, #152	; 0x98
 800740c:	d126      	bne.n	800745c <astronode_send_nco_rr+0xa4>
        {
            uint32_t time_to_next_pass = answer.p_payload[0]
 800740e:	4b17      	ldr	r3, [pc, #92]	; (800746c <astronode_send_nco_rr+0xb4>)
 8007410:	185b      	adds	r3, r3, r1
 8007412:	19db      	adds	r3, r3, r7
 8007414:	785b      	ldrb	r3, [r3, #1]
 8007416:	001a      	movs	r2, r3
                                        + (answer.p_payload[1] << 8)
 8007418:	4b14      	ldr	r3, [pc, #80]	; (800746c <astronode_send_nco_rr+0xb4>)
 800741a:	185b      	adds	r3, r3, r1
 800741c:	19db      	adds	r3, r3, r7
 800741e:	789b      	ldrb	r3, [r3, #2]
 8007420:	021b      	lsls	r3, r3, #8
 8007422:	18d2      	adds	r2, r2, r3
                                        + (answer.p_payload[2] << 16)
 8007424:	4b11      	ldr	r3, [pc, #68]	; (800746c <astronode_send_nco_rr+0xb4>)
 8007426:	185b      	adds	r3, r3, r1
 8007428:	19db      	adds	r3, r3, r7
 800742a:	78db      	ldrb	r3, [r3, #3]
 800742c:	041b      	lsls	r3, r3, #16
 800742e:	18d2      	adds	r2, r2, r3
                                        + (answer.p_payload[3] << 24);
 8007430:	4b0e      	ldr	r3, [pc, #56]	; (800746c <astronode_send_nco_rr+0xb4>)
 8007432:	185b      	adds	r3, r3, r1
 8007434:	19db      	adds	r3, r3, r7
 8007436:	791b      	ldrb	r3, [r3, #4]
 8007438:	061b      	lsls	r3, r3, #24
 800743a:	18d3      	adds	r3, r2, r3
            uint32_t time_to_next_pass = answer.p_payload[0]
 800743c:	22f2      	movs	r2, #242	; 0xf2
 800743e:	0052      	lsls	r2, r2, #1
 8007440:	18b9      	adds	r1, r7, r2
 8007442:	600b      	str	r3, [r1, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Next opportunity for communication with the Astrocast Network: %lds.", time_to_next_pass);
 8007444:	18bb      	adds	r3, r7, r2
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	4909      	ldr	r1, [pc, #36]	; (8007470 <astronode_send_nco_rr+0xb8>)
 800744a:	1d3b      	adds	r3, r7, #4
 800744c:	0018      	movs	r0, r3
 800744e:	f003 fa17 	bl	800a880 <sprintf>
            send_debug_logs(str);
 8007452:	1d3b      	adds	r3, r7, #4
 8007454:	0018      	movs	r0, r3
 8007456:	f7fb fd27 	bl	8002ea8 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to read satellite constellation ephemeris data.");
        }
    }
}
 800745a:	e003      	b.n	8007464 <astronode_send_nco_rr+0xac>
            send_debug_logs("Failed to read satellite constellation ephemeris data.");
 800745c:	4b05      	ldr	r3, [pc, #20]	; (8007474 <astronode_send_nco_rr+0xbc>)
 800745e:	0018      	movs	r0, r3
 8007460:	f7fb fd22 	bl	8002ea8 <send_debug_logs>
}
 8007464:	46c0      	nop			; (mov r8, r8)
 8007466:	46bd      	mov	sp, r7
 8007468:	b07a      	add	sp, #488	; 0x1e8
 800746a:	bdb0      	pop	{r4, r5, r7, pc}
 800746c:	fffffe6c 	.word	0xfffffe6c
 8007470:	08011b94 	.word	0x08011b94
 8007474:	08011bdc 	.word	0x08011bdc

08007478 <astronode_send_evt_rr>:

void astronode_send_evt_rr(void)
{
 8007478:	b5b0      	push	{r4, r5, r7, lr}
 800747a:	b0e4      	sub	sp, #400	; 0x190
 800747c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800747e:	24c8      	movs	r4, #200	; 0xc8
 8007480:	193b      	adds	r3, r7, r4
 8007482:	0018      	movs	r0, r3
 8007484:	23c6      	movs	r3, #198	; 0xc6
 8007486:	001a      	movs	r2, r3
 8007488:	2100      	movs	r1, #0
 800748a:	f003 fa8f 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 800748e:	4b31      	ldr	r3, [pc, #196]	; (8007554 <astronode_send_evt_rr+0xdc>)
 8007490:	25c8      	movs	r5, #200	; 0xc8
 8007492:	006d      	lsls	r5, r5, #1
 8007494:	195b      	adds	r3, r3, r5
 8007496:	19db      	adds	r3, r3, r7
 8007498:	0018      	movs	r0, r3
 800749a:	23c6      	movs	r3, #198	; 0xc6
 800749c:	001a      	movs	r2, r3
 800749e:	2100      	movs	r1, #0
 80074a0:	f003 fa84 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 80074a4:	193b      	adds	r3, r7, r4
 80074a6:	2265      	movs	r2, #101	; 0x65
 80074a8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80074aa:	003a      	movs	r2, r7
 80074ac:	193b      	adds	r3, r7, r4
 80074ae:	0011      	movs	r1, r2
 80074b0:	0018      	movs	r0, r3
 80074b2:	f001 f811 	bl	80084d8 <astronode_transport_send_receive>
 80074b6:	0003      	movs	r3, r0
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d147      	bne.n	800754c <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 80074bc:	4b25      	ldr	r3, [pc, #148]	; (8007554 <astronode_send_evt_rr+0xdc>)
 80074be:	195b      	adds	r3, r3, r5
 80074c0:	19db      	adds	r3, r3, r7
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	2be5      	cmp	r3, #229	; 0xe5
 80074c6:	d141      	bne.n	800754c <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 80074c8:	4b22      	ldr	r3, [pc, #136]	; (8007554 <astronode_send_evt_rr+0xdc>)
 80074ca:	195b      	adds	r3, r3, r5
 80074cc:	19db      	adds	r3, r3, r7
 80074ce:	785b      	ldrb	r3, [r3, #1]
 80074d0:	001a      	movs	r2, r3
 80074d2:	2301      	movs	r3, #1
 80074d4:	4013      	ands	r3, r2
 80074d6:	d006      	beq.n	80074e6 <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 80074d8:	4b1f      	ldr	r3, [pc, #124]	; (8007558 <astronode_send_evt_rr+0xe0>)
 80074da:	2201      	movs	r2, #1
 80074dc:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 80074de:	4b1f      	ldr	r3, [pc, #124]	; (800755c <astronode_send_evt_rr+0xe4>)
 80074e0:	0018      	movs	r0, r3
 80074e2:	f7fb fce1 	bl	8002ea8 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 80074e6:	4b1b      	ldr	r3, [pc, #108]	; (8007554 <astronode_send_evt_rr+0xdc>)
 80074e8:	22c8      	movs	r2, #200	; 0xc8
 80074ea:	0052      	lsls	r2, r2, #1
 80074ec:	189b      	adds	r3, r3, r2
 80074ee:	19db      	adds	r3, r3, r7
 80074f0:	785b      	ldrb	r3, [r3, #1]
 80074f2:	001a      	movs	r2, r3
 80074f4:	2302      	movs	r3, #2
 80074f6:	4013      	ands	r3, r2
 80074f8:	d006      	beq.n	8007508 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 80074fa:	4b19      	ldr	r3, [pc, #100]	; (8007560 <astronode_send_evt_rr+0xe8>)
 80074fc:	2201      	movs	r2, #1
 80074fe:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8007500:	4b18      	ldr	r3, [pc, #96]	; (8007564 <astronode_send_evt_rr+0xec>)
 8007502:	0018      	movs	r0, r3
 8007504:	f7fb fcd0 	bl	8002ea8 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 8007508:	4b12      	ldr	r3, [pc, #72]	; (8007554 <astronode_send_evt_rr+0xdc>)
 800750a:	22c8      	movs	r2, #200	; 0xc8
 800750c:	0052      	lsls	r2, r2, #1
 800750e:	189b      	adds	r3, r3, r2
 8007510:	19db      	adds	r3, r3, r7
 8007512:	785b      	ldrb	r3, [r3, #1]
 8007514:	001a      	movs	r2, r3
 8007516:	2304      	movs	r3, #4
 8007518:	4013      	ands	r3, r2
 800751a:	d006      	beq.n	800752a <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 800751c:	4b12      	ldr	r3, [pc, #72]	; (8007568 <astronode_send_evt_rr+0xf0>)
 800751e:	2201      	movs	r2, #1
 8007520:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8007522:	4b12      	ldr	r3, [pc, #72]	; (800756c <astronode_send_evt_rr+0xf4>)
 8007524:	0018      	movs	r0, r3
 8007526:	f7fb fcbf 	bl	8002ea8 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 800752a:	4b0a      	ldr	r3, [pc, #40]	; (8007554 <astronode_send_evt_rr+0xdc>)
 800752c:	22c8      	movs	r2, #200	; 0xc8
 800752e:	0052      	lsls	r2, r2, #1
 8007530:	189b      	adds	r3, r3, r2
 8007532:	19db      	adds	r3, r3, r7
 8007534:	785b      	ldrb	r3, [r3, #1]
 8007536:	001a      	movs	r2, r3
 8007538:	2308      	movs	r3, #8
 800753a:	4013      	ands	r3, r2
 800753c:	d006      	beq.n	800754c <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 800753e:	4b0c      	ldr	r3, [pc, #48]	; (8007570 <astronode_send_evt_rr+0xf8>)
 8007540:	2201      	movs	r2, #1
 8007542:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8007544:	4b0b      	ldr	r3, [pc, #44]	; (8007574 <astronode_send_evt_rr+0xfc>)
 8007546:	0018      	movs	r0, r3
 8007548:	f7fb fcae 	bl	8002ea8 <send_debug_logs>
            }

        }
    }
}
 800754c:	46c0      	nop			; (mov r8, r8)
 800754e:	46bd      	mov	sp, r7
 8007550:	b064      	add	sp, #400	; 0x190
 8007552:	bdb0      	pop	{r4, r5, r7, pc}
 8007554:	fffffe70 	.word	0xfffffe70
 8007558:	20000d60 	.word	0x20000d60
 800755c:	08011c14 	.word	0x08011c14
 8007560:	20000d61 	.word	0x20000d61
 8007564:	08011c38 	.word	0x08011c38
 8007568:	20000d62 	.word	0x20000d62
 800756c:	08011c50 	.word	0x08011c50
 8007570:	20000d63 	.word	0x20000d63
 8007574:	08011c64 	.word	0x08011c64

08007578 <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8007578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800757a:	b0e7      	sub	sp, #412	; 0x19c
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 8007582:	24d0      	movs	r4, #208	; 0xd0
 8007584:	193b      	adds	r3, r7, r4
 8007586:	0018      	movs	r0, r3
 8007588:	23c6      	movs	r3, #198	; 0xc6
 800758a:	001a      	movs	r2, r3
 800758c:	2100      	movs	r1, #0
 800758e:	f003 fa0d 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8007592:	4b56      	ldr	r3, [pc, #344]	; (80076ec <astronode_send_geo_wr+0x174>)
 8007594:	26cc      	movs	r6, #204	; 0xcc
 8007596:	0076      	lsls	r6, r6, #1
 8007598:	199b      	adds	r3, r3, r6
 800759a:	19db      	adds	r3, r3, r7
 800759c:	0018      	movs	r0, r3
 800759e:	23c6      	movs	r3, #198	; 0xc6
 80075a0:	001a      	movs	r2, r3
 80075a2:	2100      	movs	r1, #0
 80075a4:	f003 fa02 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 80075a8:	193b      	adds	r3, r7, r4
 80075aa:	2235      	movs	r2, #53	; 0x35
 80075ac:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 80075ae:	193b      	adds	r3, r7, r4
 80075b0:	22c4      	movs	r2, #196	; 0xc4
 80075b2:	5a9b      	ldrh	r3, [r3, r2]
 80075b4:	1c5a      	adds	r2, r3, #1
 80075b6:	b290      	uxth	r0, r2
 80075b8:	193a      	adds	r2, r7, r4
 80075ba:	21c4      	movs	r1, #196	; 0xc4
 80075bc:	5250      	strh	r0, [r2, r1]
 80075be:	0019      	movs	r1, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	b2da      	uxtb	r2, r3
 80075c4:	193b      	adds	r3, r7, r4
 80075c6:	185b      	adds	r3, r3, r1
 80075c8:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	1218      	asrs	r0, r3, #8
 80075ce:	0025      	movs	r5, r4
 80075d0:	197b      	adds	r3, r7, r5
 80075d2:	22c4      	movs	r2, #196	; 0xc4
 80075d4:	5a9b      	ldrh	r3, [r3, r2]
 80075d6:	1c5a      	adds	r2, r3, #1
 80075d8:	b294      	uxth	r4, r2
 80075da:	197a      	adds	r2, r7, r5
 80075dc:	21c4      	movs	r1, #196	; 0xc4
 80075de:	5254      	strh	r4, [r2, r1]
 80075e0:	0019      	movs	r1, r3
 80075e2:	b2c2      	uxtb	r2, r0
 80075e4:	002c      	movs	r4, r5
 80075e6:	193b      	adds	r3, r7, r4
 80075e8:	185b      	adds	r3, r3, r1
 80075ea:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	1418      	asrs	r0, r3, #16
 80075f0:	0025      	movs	r5, r4
 80075f2:	197b      	adds	r3, r7, r5
 80075f4:	22c4      	movs	r2, #196	; 0xc4
 80075f6:	5a9b      	ldrh	r3, [r3, r2]
 80075f8:	1c5a      	adds	r2, r3, #1
 80075fa:	b294      	uxth	r4, r2
 80075fc:	197a      	adds	r2, r7, r5
 80075fe:	21c4      	movs	r1, #196	; 0xc4
 8007600:	5254      	strh	r4, [r2, r1]
 8007602:	0019      	movs	r1, r3
 8007604:	b2c2      	uxtb	r2, r0
 8007606:	002c      	movs	r4, r5
 8007608:	193b      	adds	r3, r7, r4
 800760a:	185b      	adds	r3, r3, r1
 800760c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	1618      	asrs	r0, r3, #24
 8007612:	0025      	movs	r5, r4
 8007614:	197b      	adds	r3, r7, r5
 8007616:	22c4      	movs	r2, #196	; 0xc4
 8007618:	5a9b      	ldrh	r3, [r3, r2]
 800761a:	1c5a      	adds	r2, r3, #1
 800761c:	b294      	uxth	r4, r2
 800761e:	197a      	adds	r2, r7, r5
 8007620:	21c4      	movs	r1, #196	; 0xc4
 8007622:	5254      	strh	r4, [r2, r1]
 8007624:	0019      	movs	r1, r3
 8007626:	b2c2      	uxtb	r2, r0
 8007628:	002c      	movs	r4, r5
 800762a:	193b      	adds	r3, r7, r4
 800762c:	185b      	adds	r3, r3, r1
 800762e:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 8007630:	193b      	adds	r3, r7, r4
 8007632:	22c4      	movs	r2, #196	; 0xc4
 8007634:	5a9b      	ldrh	r3, [r3, r2]
 8007636:	1c5a      	adds	r2, r3, #1
 8007638:	b290      	uxth	r0, r2
 800763a:	193a      	adds	r2, r7, r4
 800763c:	21c4      	movs	r1, #196	; 0xc4
 800763e:	5250      	strh	r0, [r2, r1]
 8007640:	0019      	movs	r1, r3
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	b2da      	uxtb	r2, r3
 8007646:	193b      	adds	r3, r7, r4
 8007648:	185b      	adds	r3, r3, r1
 800764a:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	1218      	asrs	r0, r3, #8
 8007650:	0025      	movs	r5, r4
 8007652:	197b      	adds	r3, r7, r5
 8007654:	22c4      	movs	r2, #196	; 0xc4
 8007656:	5a9b      	ldrh	r3, [r3, r2]
 8007658:	1c5a      	adds	r2, r3, #1
 800765a:	b294      	uxth	r4, r2
 800765c:	197a      	adds	r2, r7, r5
 800765e:	21c4      	movs	r1, #196	; 0xc4
 8007660:	5254      	strh	r4, [r2, r1]
 8007662:	0019      	movs	r1, r3
 8007664:	b2c2      	uxtb	r2, r0
 8007666:	002c      	movs	r4, r5
 8007668:	193b      	adds	r3, r7, r4
 800766a:	185b      	adds	r3, r3, r1
 800766c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	1418      	asrs	r0, r3, #16
 8007672:	0025      	movs	r5, r4
 8007674:	197b      	adds	r3, r7, r5
 8007676:	22c4      	movs	r2, #196	; 0xc4
 8007678:	5a9b      	ldrh	r3, [r3, r2]
 800767a:	1c5a      	adds	r2, r3, #1
 800767c:	b294      	uxth	r4, r2
 800767e:	197a      	adds	r2, r7, r5
 8007680:	21c4      	movs	r1, #196	; 0xc4
 8007682:	5254      	strh	r4, [r2, r1]
 8007684:	0019      	movs	r1, r3
 8007686:	b2c2      	uxtb	r2, r0
 8007688:	002c      	movs	r4, r5
 800768a:	193b      	adds	r3, r7, r4
 800768c:	185b      	adds	r3, r3, r1
 800768e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	1618      	asrs	r0, r3, #24
 8007694:	0025      	movs	r5, r4
 8007696:	197b      	adds	r3, r7, r5
 8007698:	22c4      	movs	r2, #196	; 0xc4
 800769a:	5a9b      	ldrh	r3, [r3, r2]
 800769c:	1c5a      	adds	r2, r3, #1
 800769e:	b294      	uxth	r4, r2
 80076a0:	197a      	adds	r2, r7, r5
 80076a2:	21c4      	movs	r1, #196	; 0xc4
 80076a4:	5254      	strh	r4, [r2, r1]
 80076a6:	0019      	movs	r1, r3
 80076a8:	b2c2      	uxtb	r2, r0
 80076aa:	0028      	movs	r0, r5
 80076ac:	183b      	adds	r3, r7, r0
 80076ae:	185b      	adds	r3, r3, r1
 80076b0:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80076b2:	2308      	movs	r3, #8
 80076b4:	18fa      	adds	r2, r7, r3
 80076b6:	183b      	adds	r3, r7, r0
 80076b8:	0011      	movs	r1, r2
 80076ba:	0018      	movs	r0, r3
 80076bc:	f000 ff0c 	bl	80084d8 <astronode_transport_send_receive>
 80076c0:	0003      	movs	r3, r0
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d10e      	bne.n	80076e4 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 80076c6:	4b09      	ldr	r3, [pc, #36]	; (80076ec <astronode_send_geo_wr+0x174>)
 80076c8:	199b      	adds	r3, r3, r6
 80076ca:	19db      	adds	r3, r3, r7
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	2bb5      	cmp	r3, #181	; 0xb5
 80076d0:	d104      	bne.n	80076dc <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 80076d2:	4b07      	ldr	r3, [pc, #28]	; (80076f0 <astronode_send_geo_wr+0x178>)
 80076d4:	0018      	movs	r0, r3
 80076d6:	f7fb fbe7 	bl	8002ea8 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 80076da:	e003      	b.n	80076e4 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 80076dc:	4b05      	ldr	r3, [pc, #20]	; (80076f4 <astronode_send_geo_wr+0x17c>)
 80076de:	0018      	movs	r0, r3
 80076e0:	f7fb fbe2 	bl	8002ea8 <send_debug_logs>
}
 80076e4:	46c0      	nop			; (mov r8, r8)
 80076e6:	46bd      	mov	sp, r7
 80076e8:	b067      	add	sp, #412	; 0x19c
 80076ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076ec:	fffffe70 	.word	0xfffffe70
 80076f0:	08011c78 	.word	0x08011c78
 80076f4:	08011ca4 	.word	0x08011ca4

080076f8 <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 80076f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076fa:	b0fb      	sub	sp, #492	; 0x1ec
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6039      	str	r1, [r7, #0]
 8007700:	0011      	movs	r1, r2
 8007702:	4b4a      	ldr	r3, [pc, #296]	; (800782c <astronode_send_pld_er+0x134>)
 8007704:	26f4      	movs	r6, #244	; 0xf4
 8007706:	0076      	lsls	r6, r6, #1
 8007708:	199b      	adds	r3, r3, r6
 800770a:	19db      	adds	r3, r3, r7
 800770c:	1c02      	adds	r2, r0, #0
 800770e:	801a      	strh	r2, [r3, #0]
 8007710:	4b47      	ldr	r3, [pc, #284]	; (8007830 <astronode_send_pld_er+0x138>)
 8007712:	199b      	adds	r3, r3, r6
 8007714:	19db      	adds	r3, r3, r7
 8007716:	1c0a      	adds	r2, r1, #0
 8007718:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 800771a:	2490      	movs	r4, #144	; 0x90
 800771c:	0064      	lsls	r4, r4, #1
 800771e:	193b      	adds	r3, r7, r4
 8007720:	0018      	movs	r0, r3
 8007722:	23c6      	movs	r3, #198	; 0xc6
 8007724:	001a      	movs	r2, r3
 8007726:	2100      	movs	r1, #0
 8007728:	f003 f940 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 800772c:	4b41      	ldr	r3, [pc, #260]	; (8007834 <astronode_send_pld_er+0x13c>)
 800772e:	199b      	adds	r3, r3, r6
 8007730:	19db      	adds	r3, r3, r7
 8007732:	0018      	movs	r0, r3
 8007734:	23c6      	movs	r3, #198	; 0xc6
 8007736:	001a      	movs	r2, r3
 8007738:	2100      	movs	r1, #0
 800773a:	f003 f937 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 800773e:	193b      	adds	r3, r7, r4
 8007740:	2225      	movs	r2, #37	; 0x25
 8007742:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 8007744:	193b      	adds	r3, r7, r4
 8007746:	22c4      	movs	r2, #196	; 0xc4
 8007748:	5a9b      	ldrh	r3, [r3, r2]
 800774a:	1c5a      	adds	r2, r3, #1
 800774c:	b290      	uxth	r0, r2
 800774e:	193a      	adds	r2, r7, r4
 8007750:	21c4      	movs	r1, #196	; 0xc4
 8007752:	5250      	strh	r0, [r2, r1]
 8007754:	0019      	movs	r1, r3
 8007756:	4b35      	ldr	r3, [pc, #212]	; (800782c <astronode_send_pld_er+0x134>)
 8007758:	199b      	adds	r3, r3, r6
 800775a:	19db      	adds	r3, r3, r7
 800775c:	881b      	ldrh	r3, [r3, #0]
 800775e:	b2da      	uxtb	r2, r3
 8007760:	193b      	adds	r3, r7, r4
 8007762:	185b      	adds	r3, r3, r1
 8007764:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 8007766:	4b31      	ldr	r3, [pc, #196]	; (800782c <astronode_send_pld_er+0x134>)
 8007768:	199b      	adds	r3, r3, r6
 800776a:	19db      	adds	r3, r3, r7
 800776c:	881b      	ldrh	r3, [r3, #0]
 800776e:	0a1b      	lsrs	r3, r3, #8
 8007770:	b298      	uxth	r0, r3
 8007772:	0025      	movs	r5, r4
 8007774:	197b      	adds	r3, r7, r5
 8007776:	22c4      	movs	r2, #196	; 0xc4
 8007778:	5a9b      	ldrh	r3, [r3, r2]
 800777a:	1c5a      	adds	r2, r3, #1
 800777c:	b294      	uxth	r4, r2
 800777e:	197a      	adds	r2, r7, r5
 8007780:	21c4      	movs	r1, #196	; 0xc4
 8007782:	5254      	strh	r4, [r2, r1]
 8007784:	0019      	movs	r1, r3
 8007786:	b2c2      	uxtb	r2, r0
 8007788:	002c      	movs	r4, r5
 800778a:	193b      	adds	r3, r7, r4
 800778c:	185b      	adds	r3, r3, r1
 800778e:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8007790:	193b      	adds	r3, r7, r4
 8007792:	22c4      	movs	r2, #196	; 0xc4
 8007794:	5a9b      	ldrh	r3, [r3, r2]
 8007796:	001a      	movs	r2, r3
 8007798:	193b      	adds	r3, r7, r4
 800779a:	189b      	adds	r3, r3, r2
 800779c:	1c58      	adds	r0, r3, #1
 800779e:	4b24      	ldr	r3, [pc, #144]	; (8007830 <astronode_send_pld_er+0x138>)
 80077a0:	199b      	adds	r3, r3, r6
 80077a2:	19db      	adds	r3, r3, r7
 80077a4:	881a      	ldrh	r2, [r3, #0]
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	0019      	movs	r1, r3
 80077aa:	f003 f9e4 	bl	800ab76 <memcpy>
    request.payload_len = 2 + payload_length;
 80077ae:	4b20      	ldr	r3, [pc, #128]	; (8007830 <astronode_send_pld_er+0x138>)
 80077b0:	199b      	adds	r3, r3, r6
 80077b2:	19db      	adds	r3, r3, r7
 80077b4:	881b      	ldrh	r3, [r3, #0]
 80077b6:	3302      	adds	r3, #2
 80077b8:	b299      	uxth	r1, r3
 80077ba:	193b      	adds	r3, r7, r4
 80077bc:	22c4      	movs	r2, #196	; 0xc4
 80077be:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 80077c0:	2358      	movs	r3, #88	; 0x58
 80077c2:	18fa      	adds	r2, r7, r3
 80077c4:	193b      	adds	r3, r7, r4
 80077c6:	0011      	movs	r1, r2
 80077c8:	0018      	movs	r0, r3
 80077ca:	f000 fe85 	bl	80084d8 <astronode_transport_send_receive>
 80077ce:	0003      	movs	r3, r0
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d125      	bne.n	8007820 <astronode_send_pld_er+0x128>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 80077d4:	4b17      	ldr	r3, [pc, #92]	; (8007834 <astronode_send_pld_er+0x13c>)
 80077d6:	199b      	adds	r3, r3, r6
 80077d8:	19db      	adds	r3, r3, r7
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	2ba5      	cmp	r3, #165	; 0xa5
 80077de:	d10f      	bne.n	8007800 <astronode_send_pld_er+0x108>
        {
        	sprintf ( s , "Astro payload %d queued." , payload_id ) ;
 80077e0:	4b12      	ldr	r3, [pc, #72]	; (800782c <astronode_send_pld_er+0x134>)
 80077e2:	199b      	adds	r3, r3, r6
 80077e4:	19db      	adds	r3, r3, r7
 80077e6:	881a      	ldrh	r2, [r3, #0]
 80077e8:	4913      	ldr	r1, [pc, #76]	; (8007838 <astronode_send_pld_er+0x140>)
 80077ea:	2408      	movs	r4, #8
 80077ec:	193b      	adds	r3, r7, r4
 80077ee:	0018      	movs	r0, r3
 80077f0:	f003 f846 	bl	800a880 <sprintf>
            send_debug_logs ( s ) ;
 80077f4:	193b      	adds	r3, r7, r4
 80077f6:	0018      	movs	r0, r3
 80077f8:	f7fb fb56 	bl	8002ea8 <send_debug_logs>
            return true ;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e010      	b.n	8007822 <astronode_send_pld_er+0x12a>
        }
        else
        {
            sprintf ( s , "Astro payload %d not queued." , payload_id ) ;
 8007800:	4b0a      	ldr	r3, [pc, #40]	; (800782c <astronode_send_pld_er+0x134>)
 8007802:	22f4      	movs	r2, #244	; 0xf4
 8007804:	0052      	lsls	r2, r2, #1
 8007806:	189b      	adds	r3, r3, r2
 8007808:	19db      	adds	r3, r3, r7
 800780a:	881a      	ldrh	r2, [r3, #0]
 800780c:	490b      	ldr	r1, [pc, #44]	; (800783c <astronode_send_pld_er+0x144>)
 800780e:	2408      	movs	r4, #8
 8007810:	193b      	adds	r3, r7, r4
 8007812:	0018      	movs	r0, r3
 8007814:	f003 f834 	bl	800a880 <sprintf>
            send_debug_logs ( s ) ;
 8007818:	193b      	adds	r3, r7, r4
 800781a:	0018      	movs	r0, r3
 800781c:	f7fb fb44 	bl	8002ea8 <send_debug_logs>
        }
    }
    return false ;
 8007820:	2300      	movs	r3, #0
}
 8007822:	0018      	movs	r0, r3
 8007824:	46bd      	mov	sp, r7
 8007826:	b07b      	add	sp, #492	; 0x1ec
 8007828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800782a:	46c0      	nop			; (mov r8, r8)
 800782c:	fffffe1e 	.word	0xfffffe1e
 8007830:	fffffe1c 	.word	0xfffffe1c
 8007834:	fffffe70 	.word	0xfffffe70
 8007838:	08011d1c 	.word	0x08011d1c
 800783c:	08011d38 	.word	0x08011d38

08007840 <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 8007840:	b5b0      	push	{r4, r5, r7, lr}
 8007842:	b0e4      	sub	sp, #400	; 0x190
 8007844:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007846:	24c8      	movs	r4, #200	; 0xc8
 8007848:	193b      	adds	r3, r7, r4
 800784a:	0018      	movs	r0, r3
 800784c:	23c6      	movs	r3, #198	; 0xc6
 800784e:	001a      	movs	r2, r3
 8007850:	2100      	movs	r1, #0
 8007852:	f003 f8ab 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8007856:	4b15      	ldr	r3, [pc, #84]	; (80078ac <astronode_send_pld_fr+0x6c>)
 8007858:	25c8      	movs	r5, #200	; 0xc8
 800785a:	006d      	lsls	r5, r5, #1
 800785c:	195b      	adds	r3, r3, r5
 800785e:	19db      	adds	r3, r3, r7
 8007860:	0018      	movs	r0, r3
 8007862:	23c6      	movs	r3, #198	; 0xc6
 8007864:	001a      	movs	r2, r3
 8007866:	2100      	movs	r1, #0
 8007868:	f003 f8a0 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 800786c:	193b      	adds	r3, r7, r4
 800786e:	2227      	movs	r2, #39	; 0x27
 8007870:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007872:	003a      	movs	r2, r7
 8007874:	193b      	adds	r3, r7, r4
 8007876:	0011      	movs	r1, r2
 8007878:	0018      	movs	r0, r3
 800787a:	f000 fe2d 	bl	80084d8 <astronode_transport_send_receive>
 800787e:	0003      	movs	r3, r0
 8007880:	2b01      	cmp	r3, #1
 8007882:	d10e      	bne.n	80078a2 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8007884:	4b09      	ldr	r3, [pc, #36]	; (80078ac <astronode_send_pld_fr+0x6c>)
 8007886:	195b      	adds	r3, r3, r5
 8007888:	19db      	adds	r3, r3, r7
 800788a:	781b      	ldrb	r3, [r3, #0]
 800788c:	2ba7      	cmp	r3, #167	; 0xa7
 800788e:	d104      	bne.n	800789a <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("Entire payload queue has been cleared.");
 8007890:	4b07      	ldr	r3, [pc, #28]	; (80078b0 <astronode_send_pld_fr+0x70>)
 8007892:	0018      	movs	r0, r3
 8007894:	f7fb fb08 	bl	8002ea8 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to clear the payload queue.");
        }
    }
}
 8007898:	e003      	b.n	80078a2 <astronode_send_pld_fr+0x62>
            send_debug_logs("Failed to clear the payload queue.");
 800789a:	4b06      	ldr	r3, [pc, #24]	; (80078b4 <astronode_send_pld_fr+0x74>)
 800789c:	0018      	movs	r0, r3
 800789e:	f7fb fb03 	bl	8002ea8 <send_debug_logs>
}
 80078a2:	46c0      	nop			; (mov r8, r8)
 80078a4:	46bd      	mov	sp, r7
 80078a6:	b064      	add	sp, #400	; 0x190
 80078a8:	bdb0      	pop	{r4, r5, r7, pc}
 80078aa:	46c0      	nop			; (mov r8, r8)
 80078ac:	fffffe70 	.word	0xfffffe70
 80078b0:	08011d58 	.word	0x08011d58
 80078b4:	08011d80 	.word	0x08011d80

080078b8 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 80078b8:	b5b0      	push	{r4, r5, r7, lr}
 80078ba:	b0e4      	sub	sp, #400	; 0x190
 80078bc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80078be:	24c8      	movs	r4, #200	; 0xc8
 80078c0:	193b      	adds	r3, r7, r4
 80078c2:	0018      	movs	r0, r3
 80078c4:	23c6      	movs	r3, #198	; 0xc6
 80078c6:	001a      	movs	r2, r3
 80078c8:	2100      	movs	r1, #0
 80078ca:	f003 f86f 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 80078ce:	4b16      	ldr	r3, [pc, #88]	; (8007928 <astronode_send_res_cr+0x70>)
 80078d0:	25c8      	movs	r5, #200	; 0xc8
 80078d2:	006d      	lsls	r5, r5, #1
 80078d4:	195b      	adds	r3, r3, r5
 80078d6:	19db      	adds	r3, r3, r7
 80078d8:	0018      	movs	r0, r3
 80078da:	23c6      	movs	r3, #198	; 0xc6
 80078dc:	001a      	movs	r2, r3
 80078de:	2100      	movs	r1, #0
 80078e0:	f003 f864 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 80078e4:	193b      	adds	r3, r7, r4
 80078e6:	2255      	movs	r2, #85	; 0x55
 80078e8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80078ea:	003a      	movs	r2, r7
 80078ec:	193b      	adds	r3, r7, r4
 80078ee:	0011      	movs	r1, r2
 80078f0:	0018      	movs	r0, r3
 80078f2:	f000 fdf1 	bl	80084d8 <astronode_transport_send_receive>
 80078f6:	0003      	movs	r3, r0
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d111      	bne.n	8007920 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 80078fc:	4b0a      	ldr	r3, [pc, #40]	; (8007928 <astronode_send_res_cr+0x70>)
 80078fe:	195b      	adds	r3, r3, r5
 8007900:	19db      	adds	r3, r3, r7
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	2bd5      	cmp	r3, #213	; 0xd5
 8007906:	d107      	bne.n	8007918 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 8007908:	4b08      	ldr	r3, [pc, #32]	; (800792c <astronode_send_res_cr+0x74>)
 800790a:	2200      	movs	r2, #0
 800790c:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The reset has been cleared.");
 800790e:	4b08      	ldr	r3, [pc, #32]	; (8007930 <astronode_send_res_cr+0x78>)
 8007910:	0018      	movs	r0, r3
 8007912:	f7fb fac9 	bl	8002ea8 <send_debug_logs>
        else
        {
            send_debug_logs("No reset to clear.");
        }
    }
}
 8007916:	e003      	b.n	8007920 <astronode_send_res_cr+0x68>
            send_debug_logs("No reset to clear.");
 8007918:	4b06      	ldr	r3, [pc, #24]	; (8007934 <astronode_send_res_cr+0x7c>)
 800791a:	0018      	movs	r0, r3
 800791c:	f7fb fac4 	bl	8002ea8 <send_debug_logs>
}
 8007920:	46c0      	nop			; (mov r8, r8)
 8007922:	46bd      	mov	sp, r7
 8007924:	b064      	add	sp, #400	; 0x190
 8007926:	bdb0      	pop	{r4, r5, r7, pc}
 8007928:	fffffe70 	.word	0xfffffe70
 800792c:	20000d61 	.word	0x20000d61
 8007930:	08011da4 	.word	0x08011da4
 8007934:	08011dc0 	.word	0x08011dc0

08007938 <astronode_send_rtc_rr>:

void astronode_send_rtc_rr(void)
{
 8007938:	b5b0      	push	{r4, r5, r7, lr}
 800793a:	b0fa      	sub	sp, #488	; 0x1e8
 800793c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800793e:	258e      	movs	r5, #142	; 0x8e
 8007940:	006d      	lsls	r5, r5, #1
 8007942:	197b      	adds	r3, r7, r5
 8007944:	0018      	movs	r0, r3
 8007946:	23c6      	movs	r3, #198	; 0xc6
 8007948:	001a      	movs	r2, r3
 800794a:	2100      	movs	r1, #0
 800794c:	f003 f82e 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8007950:	4b26      	ldr	r3, [pc, #152]	; (80079ec <astronode_send_rtc_rr+0xb4>)
 8007952:	24f4      	movs	r4, #244	; 0xf4
 8007954:	0064      	lsls	r4, r4, #1
 8007956:	191b      	adds	r3, r3, r4
 8007958:	19db      	adds	r3, r3, r7
 800795a:	0018      	movs	r0, r3
 800795c:	23c6      	movs	r3, #198	; 0xc6
 800795e:	001a      	movs	r2, r3
 8007960:	2100      	movs	r1, #0
 8007962:	f003 f823 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR;
 8007966:	197b      	adds	r3, r7, r5
 8007968:	2217      	movs	r2, #23
 800796a:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800796c:	2354      	movs	r3, #84	; 0x54
 800796e:	18fa      	adds	r2, r7, r3
 8007970:	197b      	adds	r3, r7, r5
 8007972:	0011      	movs	r1, r2
 8007974:	0018      	movs	r0, r3
 8007976:	f000 fdaf 	bl	80084d8 <astronode_transport_send_receive>
 800797a:	0003      	movs	r3, r0
 800797c:	2b01      	cmp	r3, #1
 800797e:	d131      	bne.n	80079e4 <astronode_send_rtc_rr+0xac>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RTC_RA)
 8007980:	4b1a      	ldr	r3, [pc, #104]	; (80079ec <astronode_send_rtc_rr+0xb4>)
 8007982:	0021      	movs	r1, r4
 8007984:	185b      	adds	r3, r3, r1
 8007986:	19db      	adds	r3, r3, r7
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	2b97      	cmp	r3, #151	; 0x97
 800798c:	d126      	bne.n	80079dc <astronode_send_rtc_rr+0xa4>
        {
            uint32_t rtc_time = answer.p_payload[0]
 800798e:	4b17      	ldr	r3, [pc, #92]	; (80079ec <astronode_send_rtc_rr+0xb4>)
 8007990:	185b      	adds	r3, r3, r1
 8007992:	19db      	adds	r3, r3, r7
 8007994:	785b      	ldrb	r3, [r3, #1]
 8007996:	001a      	movs	r2, r3
                                        + (answer.p_payload[1] << 8)
 8007998:	4b14      	ldr	r3, [pc, #80]	; (80079ec <astronode_send_rtc_rr+0xb4>)
 800799a:	185b      	adds	r3, r3, r1
 800799c:	19db      	adds	r3, r3, r7
 800799e:	789b      	ldrb	r3, [r3, #2]
 80079a0:	021b      	lsls	r3, r3, #8
 80079a2:	18d2      	adds	r2, r2, r3
                                        + (answer.p_payload[2] << 16)
 80079a4:	4b11      	ldr	r3, [pc, #68]	; (80079ec <astronode_send_rtc_rr+0xb4>)
 80079a6:	185b      	adds	r3, r3, r1
 80079a8:	19db      	adds	r3, r3, r7
 80079aa:	78db      	ldrb	r3, [r3, #3]
 80079ac:	041b      	lsls	r3, r3, #16
 80079ae:	18d2      	adds	r2, r2, r3
                                        + (answer.p_payload[3] << 24);
 80079b0:	4b0e      	ldr	r3, [pc, #56]	; (80079ec <astronode_send_rtc_rr+0xb4>)
 80079b2:	185b      	adds	r3, r3, r1
 80079b4:	19db      	adds	r3, r3, r7
 80079b6:	791b      	ldrb	r3, [r3, #4]
 80079b8:	061b      	lsls	r3, r3, #24
 80079ba:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 80079bc:	22f2      	movs	r2, #242	; 0xf2
 80079be:	0052      	lsls	r2, r2, #1
 80079c0:	18b9      	adds	r1, r7, r2
 80079c2:	600b      	str	r3, [r1, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 80079c4:	18bb      	adds	r3, r7, r2
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	4909      	ldr	r1, [pc, #36]	; (80079f0 <astronode_send_rtc_rr+0xb8>)
 80079ca:	1d3b      	adds	r3, r7, #4
 80079cc:	0018      	movs	r0, r3
 80079ce:	f002 ff57 	bl	800a880 <sprintf>
            send_debug_logs(str);
 80079d2:	1d3b      	adds	r3, r7, #4
 80079d4:	0018      	movs	r0, r3
 80079d6:	f7fb fa67 	bl	8002ea8 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to read rtc time.");
        }
    }
}
 80079da:	e003      	b.n	80079e4 <astronode_send_rtc_rr+0xac>
            send_debug_logs("Failed to read rtc time.");
 80079dc:	4b05      	ldr	r3, [pc, #20]	; (80079f4 <astronode_send_rtc_rr+0xbc>)
 80079de:	0018      	movs	r0, r3
 80079e0:	f7fb fa62 	bl	8002ea8 <send_debug_logs>
}
 80079e4:	46c0      	nop			; (mov r8, r8)
 80079e6:	46bd      	mov	sp, r7
 80079e8:	b07a      	add	sp, #488	; 0x1e8
 80079ea:	bdb0      	pop	{r4, r5, r7, pc}
 80079ec:	fffffe6c 	.word	0xfffffe6c
 80079f0:	08011dd4 	.word	0x08011dd4
 80079f4:	08011e14 	.word	0x08011e14

080079f8 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 80079f8:	b5b0      	push	{r4, r5, r7, lr}
 80079fa:	b0f8      	sub	sp, #480	; 0x1e0
 80079fc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80079fe:	258c      	movs	r5, #140	; 0x8c
 8007a00:	006d      	lsls	r5, r5, #1
 8007a02:	197b      	adds	r3, r7, r5
 8007a04:	0018      	movs	r0, r3
 8007a06:	23c6      	movs	r3, #198	; 0xc6
 8007a08:	001a      	movs	r2, r3
 8007a0a:	2100      	movs	r1, #0
 8007a0c:	f002 ffce 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8007a10:	4b21      	ldr	r3, [pc, #132]	; (8007a98 <astronode_send_sak_rr+0xa0>)
 8007a12:	24f0      	movs	r4, #240	; 0xf0
 8007a14:	0064      	lsls	r4, r4, #1
 8007a16:	191b      	adds	r3, r3, r4
 8007a18:	19db      	adds	r3, r3, r7
 8007a1a:	0018      	movs	r0, r3
 8007a1c:	23c6      	movs	r3, #198	; 0xc6
 8007a1e:	001a      	movs	r2, r3
 8007a20:	2100      	movs	r1, #0
 8007a22:	f002 ffc3 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 8007a26:	197b      	adds	r3, r7, r5
 8007a28:	2245      	movs	r2, #69	; 0x45
 8007a2a:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007a2c:	2350      	movs	r3, #80	; 0x50
 8007a2e:	18fa      	adds	r2, r7, r3
 8007a30:	197b      	adds	r3, r7, r5
 8007a32:	0011      	movs	r1, r2
 8007a34:	0018      	movs	r0, r3
 8007a36:	f000 fd4f 	bl	80084d8 <astronode_transport_send_receive>
 8007a3a:	0003      	movs	r3, r0
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d126      	bne.n	8007a8e <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8007a40:	4b15      	ldr	r3, [pc, #84]	; (8007a98 <astronode_send_sak_rr+0xa0>)
 8007a42:	191b      	adds	r3, r3, r4
 8007a44:	19db      	adds	r3, r3, r7
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	2bc5      	cmp	r3, #197	; 0xc5
 8007a4a:	d11c      	bne.n	8007a86 <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8007a4c:	4b12      	ldr	r3, [pc, #72]	; (8007a98 <astronode_send_sak_rr+0xa0>)
 8007a4e:	191b      	adds	r3, r3, r4
 8007a50:	19db      	adds	r3, r3, r7
 8007a52:	785b      	ldrb	r3, [r3, #1]
 8007a54:	b299      	uxth	r1, r3
 8007a56:	4b10      	ldr	r3, [pc, #64]	; (8007a98 <astronode_send_sak_rr+0xa0>)
 8007a58:	191b      	adds	r3, r3, r4
 8007a5a:	19db      	adds	r3, r3, r7
 8007a5c:	789b      	ldrb	r3, [r3, #2]
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	021b      	lsls	r3, r3, #8
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	20ef      	movs	r0, #239	; 0xef
 8007a66:	0040      	lsls	r0, r0, #1
 8007a68:	183b      	adds	r3, r7, r0
 8007a6a:	188a      	adds	r2, r1, r2
 8007a6c:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8007a6e:	183b      	adds	r3, r7, r0
 8007a70:	881a      	ldrh	r2, [r3, #0]
 8007a72:	490a      	ldr	r1, [pc, #40]	; (8007a9c <astronode_send_sak_rr+0xa4>)
 8007a74:	003b      	movs	r3, r7
 8007a76:	0018      	movs	r0, r3
 8007a78:	f002 ff02 	bl	800a880 <sprintf>
            send_debug_logs(str);
 8007a7c:	003b      	movs	r3, r7
 8007a7e:	0018      	movs	r0, r3
 8007a80:	f7fb fa12 	bl	8002ea8 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8007a84:	e003      	b.n	8007a8e <astronode_send_sak_rr+0x96>
            send_debug_logs("No acknowledgment available.");
 8007a86:	4b06      	ldr	r3, [pc, #24]	; (8007aa0 <astronode_send_sak_rr+0xa8>)
 8007a88:	0018      	movs	r0, r3
 8007a8a:	f7fb fa0d 	bl	8002ea8 <send_debug_logs>
}
 8007a8e:	46c0      	nop			; (mov r8, r8)
 8007a90:	46bd      	mov	sp, r7
 8007a92:	b078      	add	sp, #480	; 0x1e0
 8007a94:	bdb0      	pop	{r4, r5, r7, pc}
 8007a96:	46c0      	nop			; (mov r8, r8)
 8007a98:	fffffe70 	.word	0xfffffe70
 8007a9c:	08011e30 	.word	0x08011e30
 8007aa0:	08011e5c 	.word	0x08011e5c

08007aa4 <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8007aa4:	b5b0      	push	{r4, r5, r7, lr}
 8007aa6:	b0e4      	sub	sp, #400	; 0x190
 8007aa8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007aaa:	24c8      	movs	r4, #200	; 0xc8
 8007aac:	193b      	adds	r3, r7, r4
 8007aae:	0018      	movs	r0, r3
 8007ab0:	23c6      	movs	r3, #198	; 0xc6
 8007ab2:	001a      	movs	r2, r3
 8007ab4:	2100      	movs	r1, #0
 8007ab6:	f002 ff79 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8007aba:	4b16      	ldr	r3, [pc, #88]	; (8007b14 <astronode_send_sak_cr+0x70>)
 8007abc:	25c8      	movs	r5, #200	; 0xc8
 8007abe:	006d      	lsls	r5, r5, #1
 8007ac0:	195b      	adds	r3, r3, r5
 8007ac2:	19db      	adds	r3, r3, r7
 8007ac4:	0018      	movs	r0, r3
 8007ac6:	23c6      	movs	r3, #198	; 0xc6
 8007ac8:	001a      	movs	r2, r3
 8007aca:	2100      	movs	r1, #0
 8007acc:	f002 ff6e 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8007ad0:	193b      	adds	r3, r7, r4
 8007ad2:	2246      	movs	r2, #70	; 0x46
 8007ad4:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007ad6:	003a      	movs	r2, r7
 8007ad8:	193b      	adds	r3, r7, r4
 8007ada:	0011      	movs	r1, r2
 8007adc:	0018      	movs	r0, r3
 8007ade:	f000 fcfb 	bl	80084d8 <astronode_transport_send_receive>
 8007ae2:	0003      	movs	r3, r0
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d111      	bne.n	8007b0c <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8007ae8:	4b0a      	ldr	r3, [pc, #40]	; (8007b14 <astronode_send_sak_cr+0x70>)
 8007aea:	195b      	adds	r3, r3, r5
 8007aec:	19db      	adds	r3, r3, r7
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	2bc6      	cmp	r3, #198	; 0xc6
 8007af2:	d107      	bne.n	8007b04 <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 8007af4:	4b08      	ldr	r3, [pc, #32]	; (8007b18 <astronode_send_sak_cr+0x74>)
 8007af6:	2200      	movs	r2, #0
 8007af8:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8007afa:	4b08      	ldr	r3, [pc, #32]	; (8007b1c <astronode_send_sak_cr+0x78>)
 8007afc:	0018      	movs	r0, r3
 8007afe:	f7fb f9d3 	bl	8002ea8 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8007b02:	e003      	b.n	8007b0c <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 8007b04:	4b06      	ldr	r3, [pc, #24]	; (8007b20 <astronode_send_sak_cr+0x7c>)
 8007b06:	0018      	movs	r0, r3
 8007b08:	f7fb f9ce 	bl	8002ea8 <send_debug_logs>
}
 8007b0c:	46c0      	nop			; (mov r8, r8)
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	b064      	add	sp, #400	; 0x190
 8007b12:	bdb0      	pop	{r4, r5, r7, pc}
 8007b14:	fffffe70 	.word	0xfffffe70
 8007b18:	20000d60 	.word	0x20000d60
 8007b1c:	08011e7c 	.word	0x08011e7c
 8007b20:	08011e5c 	.word	0x08011e5c

08007b24 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8007b24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b26:	b0ed      	sub	sp, #436	; 0x1b4
 8007b28:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007b2a:	21c8      	movs	r1, #200	; 0xc8
 8007b2c:	2318      	movs	r3, #24
 8007b2e:	18cb      	adds	r3, r1, r3
 8007b30:	19db      	adds	r3, r3, r7
 8007b32:	0018      	movs	r0, r3
 8007b34:	23c6      	movs	r3, #198	; 0xc6
 8007b36:	001a      	movs	r2, r3
 8007b38:	2100      	movs	r1, #0
 8007b3a:	f002 ff37 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8007b3e:	4b4a      	ldr	r3, [pc, #296]	; (8007c68 <astronode_send_mpn_rr+0x144>)
 8007b40:	26cc      	movs	r6, #204	; 0xcc
 8007b42:	0076      	lsls	r6, r6, #1
 8007b44:	199b      	adds	r3, r3, r6
 8007b46:	2218      	movs	r2, #24
 8007b48:	4694      	mov	ip, r2
 8007b4a:	44bc      	add	ip, r7
 8007b4c:	4463      	add	r3, ip
 8007b4e:	0018      	movs	r0, r3
 8007b50:	23c6      	movs	r3, #198	; 0xc6
 8007b52:	001a      	movs	r2, r3
 8007b54:	2100      	movs	r1, #0
 8007b56:	f002 ff29 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8007b5a:	21c8      	movs	r1, #200	; 0xc8
 8007b5c:	2318      	movs	r3, #24
 8007b5e:	18cb      	adds	r3, r1, r3
 8007b60:	19db      	adds	r3, r3, r7
 8007b62:	221b      	movs	r2, #27
 8007b64:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007b66:	2318      	movs	r3, #24
 8007b68:	18fa      	adds	r2, r7, r3
 8007b6a:	2318      	movs	r3, #24
 8007b6c:	18cb      	adds	r3, r1, r3
 8007b6e:	19db      	adds	r3, r3, r7
 8007b70:	0011      	movs	r1, r2
 8007b72:	0018      	movs	r0, r3
 8007b74:	f000 fcb0 	bl	80084d8 <astronode_transport_send_receive>
 8007b78:	0003      	movs	r3, r0
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d16f      	bne.n	8007c5e <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8007b7e:	4b3a      	ldr	r3, [pc, #232]	; (8007c68 <astronode_send_mpn_rr+0x144>)
 8007b80:	0032      	movs	r2, r6
 8007b82:	189b      	adds	r3, r3, r2
 8007b84:	2118      	movs	r1, #24
 8007b86:	468c      	mov	ip, r1
 8007b88:	44bc      	add	ip, r7
 8007b8a:	4463      	add	r3, ip
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	2b9b      	cmp	r3, #155	; 0x9b
 8007b90:	d161      	bne.n	8007c56 <astronode_send_mpn_rr+0x132>
        {
 8007b92:	466b      	mov	r3, sp
 8007b94:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8007b96:	4b34      	ldr	r3, [pc, #208]	; (8007c68 <astronode_send_mpn_rr+0x144>)
 8007b98:	189b      	adds	r3, r3, r2
 8007b9a:	2218      	movs	r2, #24
 8007b9c:	4694      	mov	ip, r2
 8007b9e:	44bc      	add	ip, r7
 8007ba0:	4463      	add	r3, ip
 8007ba2:	22c4      	movs	r2, #196	; 0xc4
 8007ba4:	5a9b      	ldrh	r3, [r3, r2]
 8007ba6:	001a      	movs	r2, r3
 8007ba8:	3a01      	subs	r2, #1
 8007baa:	21ca      	movs	r1, #202	; 0xca
 8007bac:	0049      	lsls	r1, r1, #1
 8007bae:	2018      	movs	r0, #24
 8007bb0:	1809      	adds	r1, r1, r0
 8007bb2:	19c9      	adds	r1, r1, r7
 8007bb4:	600a      	str	r2, [r1, #0]
 8007bb6:	001c      	movs	r4, r3
 8007bb8:	2200      	movs	r2, #0
 8007bba:	0015      	movs	r5, r2
 8007bbc:	0020      	movs	r0, r4
 8007bbe:	0029      	movs	r1, r5
 8007bc0:	0004      	movs	r4, r0
 8007bc2:	0f62      	lsrs	r2, r4, #29
 8007bc4:	000c      	movs	r4, r1
 8007bc6:	00e4      	lsls	r4, r4, #3
 8007bc8:	617c      	str	r4, [r7, #20]
 8007bca:	697c      	ldr	r4, [r7, #20]
 8007bcc:	4314      	orrs	r4, r2
 8007bce:	617c      	str	r4, [r7, #20]
 8007bd0:	0001      	movs	r1, r0
 8007bd2:	00c9      	lsls	r1, r1, #3
 8007bd4:	6139      	str	r1, [r7, #16]
 8007bd6:	603b      	str	r3, [r7, #0]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	607a      	str	r2, [r7, #4]
 8007bdc:	6838      	ldr	r0, [r7, #0]
 8007bde:	6879      	ldr	r1, [r7, #4]
 8007be0:	0004      	movs	r4, r0
 8007be2:	0f62      	lsrs	r2, r4, #29
 8007be4:	000c      	movs	r4, r1
 8007be6:	00e4      	lsls	r4, r4, #3
 8007be8:	60fc      	str	r4, [r7, #12]
 8007bea:	68fc      	ldr	r4, [r7, #12]
 8007bec:	4314      	orrs	r4, r2
 8007bee:	60fc      	str	r4, [r7, #12]
 8007bf0:	0001      	movs	r1, r0
 8007bf2:	00ca      	lsls	r2, r1, #3
 8007bf4:	60ba      	str	r2, [r7, #8]
 8007bf6:	3307      	adds	r3, #7
 8007bf8:	08db      	lsrs	r3, r3, #3
 8007bfa:	00db      	lsls	r3, r3, #3
 8007bfc:	4669      	mov	r1, sp
 8007bfe:	1acb      	subs	r3, r1, r3
 8007c00:	469d      	mov	sp, r3
 8007c02:	466b      	mov	r3, sp
 8007c04:	3300      	adds	r3, #0
 8007c06:	24c8      	movs	r4, #200	; 0xc8
 8007c08:	0064      	lsls	r4, r4, #1
 8007c0a:	2218      	movs	r2, #24
 8007c0c:	18a2      	adds	r2, r4, r2
 8007c0e:	19d1      	adds	r1, r2, r7
 8007c10:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8007c12:	4b16      	ldr	r3, [pc, #88]	; (8007c6c <astronode_send_mpn_rr+0x148>)
 8007c14:	0018      	movs	r0, r3
 8007c16:	f7fb f947 	bl	8002ea8 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8007c1a:	4b13      	ldr	r3, [pc, #76]	; (8007c68 <astronode_send_mpn_rr+0x144>)
 8007c1c:	22cc      	movs	r2, #204	; 0xcc
 8007c1e:	0052      	lsls	r2, r2, #1
 8007c20:	189b      	adds	r3, r3, r2
 8007c22:	2218      	movs	r2, #24
 8007c24:	4694      	mov	ip, r2
 8007c26:	44bc      	add	ip, r7
 8007c28:	4463      	add	r3, ip
 8007c2a:	22c4      	movs	r2, #196	; 0xc4
 8007c2c:	5a9b      	ldrh	r3, [r3, r2]
 8007c2e:	0019      	movs	r1, r3
 8007c30:	2318      	movs	r3, #24
 8007c32:	18fb      	adds	r3, r7, r3
 8007c34:	3301      	adds	r3, #1
 8007c36:	4a0e      	ldr	r2, [pc, #56]	; (8007c70 <astronode_send_mpn_rr+0x14c>)
 8007c38:	2018      	movs	r0, #24
 8007c3a:	1820      	adds	r0, r4, r0
 8007c3c:	19c0      	adds	r0, r0, r7
 8007c3e:	6800      	ldr	r0, [r0, #0]
 8007c40:	f002 fdea 	bl	800a818 <snprintf>
            send_debug_logs(product_number);
 8007c44:	2318      	movs	r3, #24
 8007c46:	18e3      	adds	r3, r4, r3
 8007c48:	19db      	adds	r3, r3, r7
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	0018      	movs	r0, r3
 8007c4e:	f7fb f92b 	bl	8002ea8 <send_debug_logs>
 8007c52:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007c54:	e003      	b.n	8007c5e <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007c56:	4b07      	ldr	r3, [pc, #28]	; (8007c74 <astronode_send_mpn_rr+0x150>)
 8007c58:	0018      	movs	r0, r3
 8007c5a:	f7fb f925 	bl	8002ea8 <send_debug_logs>
}
 8007c5e:	46c0      	nop			; (mov r8, r8)
 8007c60:	46bd      	mov	sp, r7
 8007c62:	b06d      	add	sp, #436	; 0x1b4
 8007c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c66:	46c0      	nop			; (mov r8, r8)
 8007c68:	fffffe68 	.word	0xfffffe68
 8007c6c:	08011f4c 	.word	0x08011f4c
 8007c70:	08011b30 	.word	0x08011b30
 8007c74:	08011b6c 	.word	0x08011b6c

08007c78 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8007c78:	b5b0      	push	{r4, r5, r7, lr}
 8007c7a:	b0e4      	sub	sp, #400	; 0x190
 8007c7c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007c7e:	24c8      	movs	r4, #200	; 0xc8
 8007c80:	193b      	adds	r3, r7, r4
 8007c82:	0018      	movs	r0, r3
 8007c84:	23c6      	movs	r3, #198	; 0xc6
 8007c86:	001a      	movs	r2, r3
 8007c88:	2100      	movs	r1, #0
 8007c8a:	f002 fe8f 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8007c8e:	4b16      	ldr	r3, [pc, #88]	; (8007ce8 <astronode_send_cmd_cr+0x70>)
 8007c90:	25c8      	movs	r5, #200	; 0xc8
 8007c92:	006d      	lsls	r5, r5, #1
 8007c94:	195b      	adds	r3, r3, r5
 8007c96:	19db      	adds	r3, r3, r7
 8007c98:	0018      	movs	r0, r3
 8007c9a:	23c6      	movs	r3, #198	; 0xc6
 8007c9c:	001a      	movs	r2, r3
 8007c9e:	2100      	movs	r1, #0
 8007ca0:	f002 fe84 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8007ca4:	193b      	adds	r3, r7, r4
 8007ca6:	2248      	movs	r2, #72	; 0x48
 8007ca8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007caa:	003a      	movs	r2, r7
 8007cac:	193b      	adds	r3, r7, r4
 8007cae:	0011      	movs	r1, r2
 8007cb0:	0018      	movs	r0, r3
 8007cb2:	f000 fc11 	bl	80084d8 <astronode_transport_send_receive>
 8007cb6:	0003      	movs	r3, r0
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d111      	bne.n	8007ce0 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8007cbc:	4b0a      	ldr	r3, [pc, #40]	; (8007ce8 <astronode_send_cmd_cr+0x70>)
 8007cbe:	195b      	adds	r3, r3, r5
 8007cc0:	19db      	adds	r3, r3, r7
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	2bc8      	cmp	r3, #200	; 0xc8
 8007cc6:	d107      	bne.n	8007cd8 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8007cc8:	4b08      	ldr	r3, [pc, #32]	; (8007cec <astronode_send_cmd_cr+0x74>)
 8007cca:	2200      	movs	r2, #0
 8007ccc:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8007cce:	4b08      	ldr	r3, [pc, #32]	; (8007cf0 <astronode_send_cmd_cr+0x78>)
 8007cd0:	0018      	movs	r0, r3
 8007cd2:	f7fb f8e9 	bl	8002ea8 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8007cd6:	e003      	b.n	8007ce0 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8007cd8:	4b06      	ldr	r3, [pc, #24]	; (8007cf4 <astronode_send_cmd_cr+0x7c>)
 8007cda:	0018      	movs	r0, r3
 8007cdc:	f7fb f8e4 	bl	8002ea8 <send_debug_logs>
}
 8007ce0:	46c0      	nop			; (mov r8, r8)
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	b064      	add	sp, #400	; 0x190
 8007ce6:	bdb0      	pop	{r4, r5, r7, pc}
 8007ce8:	fffffe70 	.word	0xfffffe70
 8007cec:	20000d62 	.word	0x20000d62
 8007cf0:	0801239c 	.word	0x0801239c
 8007cf4:	080123c0 	.word	0x080123c0

08007cf8 <astronode_send_cmd_rr>:

void astronode_send_cmd_rr(void)
{
 8007cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cfa:	4cac      	ldr	r4, [pc, #688]	; (8007fac <astronode_send_cmd_rr+0x2b4>)
 8007cfc:	44a5      	add	sp, r4
 8007cfe:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007d00:	218c      	movs	r1, #140	; 0x8c
 8007d02:	0049      	lsls	r1, r1, #1
 8007d04:	2318      	movs	r3, #24
 8007d06:	18cb      	adds	r3, r1, r3
 8007d08:	19db      	adds	r3, r3, r7
 8007d0a:	0018      	movs	r0, r3
 8007d0c:	23c6      	movs	r3, #198	; 0xc6
 8007d0e:	001a      	movs	r2, r3
 8007d10:	2100      	movs	r1, #0
 8007d12:	f002 fe4b 	bl	800a9ac <memset>
    astronode_app_msg_t answer = {0};
 8007d16:	4ba6      	ldr	r3, [pc, #664]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007d18:	26f8      	movs	r6, #248	; 0xf8
 8007d1a:	0076      	lsls	r6, r6, #1
 8007d1c:	199b      	adds	r3, r3, r6
 8007d1e:	2218      	movs	r2, #24
 8007d20:	4694      	mov	ip, r2
 8007d22:	44bc      	add	ip, r7
 8007d24:	4463      	add	r3, ip
 8007d26:	0018      	movs	r0, r3
 8007d28:	23c6      	movs	r3, #198	; 0xc6
 8007d2a:	001a      	movs	r2, r3
 8007d2c:	2100      	movs	r1, #0
 8007d2e:	f002 fe3d 	bl	800a9ac <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8007d32:	218c      	movs	r1, #140	; 0x8c
 8007d34:	0049      	lsls	r1, r1, #1
 8007d36:	2318      	movs	r3, #24
 8007d38:	18cb      	adds	r3, r1, r3
 8007d3a:	19db      	adds	r3, r3, r7
 8007d3c:	2247      	movs	r2, #71	; 0x47
 8007d3e:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007d40:	2350      	movs	r3, #80	; 0x50
 8007d42:	2218      	movs	r2, #24
 8007d44:	189b      	adds	r3, r3, r2
 8007d46:	19da      	adds	r2, r3, r7
 8007d48:	2318      	movs	r3, #24
 8007d4a:	18cb      	adds	r3, r1, r3
 8007d4c:	19db      	adds	r3, r3, r7
 8007d4e:	0011      	movs	r1, r2
 8007d50:	0018      	movs	r0, r3
 8007d52:	f000 fbc1 	bl	80084d8 <astronode_transport_send_receive>
 8007d56:	0003      	movs	r3, r0
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d000      	beq.n	8007d5e <astronode_send_cmd_rr+0x66>
 8007d5c:	e121      	b.n	8007fa2 <astronode_send_cmd_rr+0x2aa>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8007d5e:	4b94      	ldr	r3, [pc, #592]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007d60:	199b      	adds	r3, r3, r6
 8007d62:	2218      	movs	r2, #24
 8007d64:	4694      	mov	ip, r2
 8007d66:	44bc      	add	ip, r7
 8007d68:	4463      	add	r3, ip
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	2bc7      	cmp	r3, #199	; 0xc7
 8007d6e:	d000      	beq.n	8007d72 <astronode_send_cmd_rr+0x7a>
 8007d70:	e113      	b.n	8007f9a <astronode_send_cmd_rr+0x2a2>
        {
 8007d72:	466b      	mov	r3, sp
 8007d74:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8007d76:	4b8f      	ldr	r3, [pc, #572]	; (8007fb4 <astronode_send_cmd_rr+0x2bc>)
 8007d78:	0018      	movs	r0, r3
 8007d7a:	f7fb f895 	bl	8002ea8 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8007d7e:	4b8c      	ldr	r3, [pc, #560]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007d80:	21f8      	movs	r1, #248	; 0xf8
 8007d82:	0049      	lsls	r1, r1, #1
 8007d84:	185b      	adds	r3, r3, r1
 8007d86:	2218      	movs	r2, #24
 8007d88:	4694      	mov	ip, r2
 8007d8a:	44bc      	add	ip, r7
 8007d8c:	4463      	add	r3, ip
 8007d8e:	785b      	ldrb	r3, [r3, #1]
 8007d90:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8007d92:	4b87      	ldr	r3, [pc, #540]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007d94:	185b      	adds	r3, r3, r1
 8007d96:	2018      	movs	r0, #24
 8007d98:	4684      	mov	ip, r0
 8007d9a:	44bc      	add	ip, r7
 8007d9c:	4463      	add	r3, ip
 8007d9e:	789b      	ldrb	r3, [r3, #2]
 8007da0:	021b      	lsls	r3, r3, #8
 8007da2:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8007da4:	4b82      	ldr	r3, [pc, #520]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007da6:	185b      	adds	r3, r3, r1
 8007da8:	2018      	movs	r0, #24
 8007daa:	4684      	mov	ip, r0
 8007dac:	44bc      	add	ip, r7
 8007dae:	4463      	add	r3, ip
 8007db0:	78db      	ldrb	r3, [r3, #3]
 8007db2:	041b      	lsls	r3, r3, #16
 8007db4:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8007db6:	4b7e      	ldr	r3, [pc, #504]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007db8:	185b      	adds	r3, r3, r1
 8007dba:	2118      	movs	r1, #24
 8007dbc:	468c      	mov	ip, r1
 8007dbe:	44bc      	add	ip, r7
 8007dc0:	4463      	add	r3, ip
 8007dc2:	791b      	ldrb	r3, [r3, #4]
 8007dc4:	061b      	lsls	r3, r3, #24
 8007dc6:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8007dc8:	22f4      	movs	r2, #244	; 0xf4
 8007dca:	0052      	lsls	r2, r2, #1
 8007dcc:	2118      	movs	r1, #24
 8007dce:	1851      	adds	r1, r2, r1
 8007dd0:	19c8      	adds	r0, r1, r7
 8007dd2:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8007dd4:	2318      	movs	r3, #24
 8007dd6:	18d3      	adds	r3, r2, r3
 8007dd8:	19db      	adds	r3, r3, r7
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	4976      	ldr	r1, [pc, #472]	; (8007fb8 <astronode_send_cmd_rr+0x2c0>)
 8007dde:	2318      	movs	r3, #24
 8007de0:	18fb      	adds	r3, r7, r3
 8007de2:	0018      	movs	r0, r3
 8007de4:	f002 fd4c 	bl	800a880 <sprintf>
            send_debug_logs(str);
 8007de8:	2318      	movs	r3, #24
 8007dea:	18fb      	adds	r3, r7, r3
 8007dec:	0018      	movs	r0, r3
 8007dee:	f7fb f85b 	bl	8002ea8 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8007df2:	4b6f      	ldr	r3, [pc, #444]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007df4:	21f8      	movs	r1, #248	; 0xf8
 8007df6:	0049      	lsls	r1, r1, #1
 8007df8:	185b      	adds	r3, r3, r1
 8007dfa:	2218      	movs	r2, #24
 8007dfc:	4694      	mov	ip, r2
 8007dfe:	44bc      	add	ip, r7
 8007e00:	4463      	add	r3, ip
 8007e02:	22c4      	movs	r2, #196	; 0xc4
 8007e04:	5a9b      	ldrh	r3, [r3, r2]
 8007e06:	2b2c      	cmp	r3, #44	; 0x2c
 8007e08:	d00e      	beq.n	8007e28 <astronode_send_cmd_rr+0x130>
 8007e0a:	4b69      	ldr	r3, [pc, #420]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007e0c:	185b      	adds	r3, r3, r1
 8007e0e:	2218      	movs	r2, #24
 8007e10:	4694      	mov	ip, r2
 8007e12:	44bc      	add	ip, r7
 8007e14:	4463      	add	r3, ip
 8007e16:	22c4      	movs	r2, #196	; 0xc4
 8007e18:	5a9b      	ldrh	r3, [r3, r2]
 8007e1a:	2b0c      	cmp	r3, #12
 8007e1c:	d004      	beq.n	8007e28 <astronode_send_cmd_rr+0x130>
            {
                send_debug_logs("Command size error");
 8007e1e:	4b67      	ldr	r3, [pc, #412]	; (8007fbc <astronode_send_cmd_rr+0x2c4>)
 8007e20:	0018      	movs	r0, r3
 8007e22:	f7fb f841 	bl	8002ea8 <send_debug_logs>
                return;
 8007e26:	e0b6      	b.n	8007f96 <astronode_send_cmd_rr+0x29e>
            }

            char command_content[answer.payload_len];
 8007e28:	4b61      	ldr	r3, [pc, #388]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007e2a:	22f8      	movs	r2, #248	; 0xf8
 8007e2c:	0052      	lsls	r2, r2, #1
 8007e2e:	189b      	adds	r3, r3, r2
 8007e30:	2218      	movs	r2, #24
 8007e32:	4694      	mov	ip, r2
 8007e34:	44bc      	add	ip, r7
 8007e36:	4463      	add	r3, ip
 8007e38:	22c4      	movs	r2, #196	; 0xc4
 8007e3a:	5a9b      	ldrh	r3, [r3, r2]
 8007e3c:	001a      	movs	r2, r3
 8007e3e:	3a01      	subs	r2, #1
 8007e40:	21f2      	movs	r1, #242	; 0xf2
 8007e42:	0049      	lsls	r1, r1, #1
 8007e44:	2018      	movs	r0, #24
 8007e46:	1809      	adds	r1, r1, r0
 8007e48:	19c9      	adds	r1, r1, r7
 8007e4a:	600a      	str	r2, [r1, #0]
 8007e4c:	001c      	movs	r4, r3
 8007e4e:	2200      	movs	r2, #0
 8007e50:	0015      	movs	r5, r2
 8007e52:	0020      	movs	r0, r4
 8007e54:	0029      	movs	r1, r5
 8007e56:	0004      	movs	r4, r0
 8007e58:	0f62      	lsrs	r2, r4, #29
 8007e5a:	000c      	movs	r4, r1
 8007e5c:	00e4      	lsls	r4, r4, #3
 8007e5e:	617c      	str	r4, [r7, #20]
 8007e60:	697c      	ldr	r4, [r7, #20]
 8007e62:	4314      	orrs	r4, r2
 8007e64:	617c      	str	r4, [r7, #20]
 8007e66:	0001      	movs	r1, r0
 8007e68:	00c9      	lsls	r1, r1, #3
 8007e6a:	6139      	str	r1, [r7, #16]
 8007e6c:	603b      	str	r3, [r7, #0]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	607a      	str	r2, [r7, #4]
 8007e72:	6838      	ldr	r0, [r7, #0]
 8007e74:	6879      	ldr	r1, [r7, #4]
 8007e76:	0004      	movs	r4, r0
 8007e78:	0f62      	lsrs	r2, r4, #29
 8007e7a:	000c      	movs	r4, r1
 8007e7c:	00e4      	lsls	r4, r4, #3
 8007e7e:	60fc      	str	r4, [r7, #12]
 8007e80:	68fc      	ldr	r4, [r7, #12]
 8007e82:	4314      	orrs	r4, r2
 8007e84:	60fc      	str	r4, [r7, #12]
 8007e86:	0001      	movs	r1, r0
 8007e88:	00ca      	lsls	r2, r1, #3
 8007e8a:	60ba      	str	r2, [r7, #8]
 8007e8c:	3307      	adds	r3, #7
 8007e8e:	08db      	lsrs	r3, r3, #3
 8007e90:	00db      	lsls	r3, r3, #3
 8007e92:	4669      	mov	r1, sp
 8007e94:	1acb      	subs	r3, r1, r3
 8007e96:	469d      	mov	sp, r3
 8007e98:	466b      	mov	r3, sp
 8007e9a:	3300      	adds	r3, #0
 8007e9c:	20f0      	movs	r0, #240	; 0xf0
 8007e9e:	0040      	lsls	r0, r0, #1
 8007ea0:	2218      	movs	r2, #24
 8007ea2:	1882      	adds	r2, r0, r2
 8007ea4:	19d1      	adds	r1, r2, r7
 8007ea6:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8007ea8:	4b41      	ldr	r3, [pc, #260]	; (8007fb0 <astronode_send_cmd_rr+0x2b8>)
 8007eaa:	22f8      	movs	r2, #248	; 0xf8
 8007eac:	0052      	lsls	r2, r2, #1
 8007eae:	189b      	adds	r3, r3, r2
 8007eb0:	2218      	movs	r2, #24
 8007eb2:	4694      	mov	ip, r2
 8007eb4:	44bc      	add	ip, r7
 8007eb6:	4463      	add	r3, ip
 8007eb8:	22c4      	movs	r2, #196	; 0xc4
 8007eba:	5a9b      	ldrh	r3, [r3, r2]
 8007ebc:	3b03      	subs	r3, #3
 8007ebe:	0019      	movs	r1, r3
 8007ec0:	2350      	movs	r3, #80	; 0x50
 8007ec2:	2218      	movs	r2, #24
 8007ec4:	189b      	adds	r3, r3, r2
 8007ec6:	19db      	adds	r3, r3, r7
 8007ec8:	3305      	adds	r3, #5
 8007eca:	4a3d      	ldr	r2, [pc, #244]	; (8007fc0 <astronode_send_cmd_rr+0x2c8>)
 8007ecc:	2418      	movs	r4, #24
 8007ece:	1900      	adds	r0, r0, r4
 8007ed0:	19c0      	adds	r0, r0, r7
 8007ed2:	6800      	ldr	r0, [r0, #0]
 8007ed4:	f002 fca0 	bl	800a818 <snprintf>
 8007ed8:	0002      	movs	r2, r0
 8007eda:	23ef      	movs	r3, #239	; 0xef
 8007edc:	005b      	lsls	r3, r3, #1
 8007ede:	2118      	movs	r1, #24
 8007ee0:	185b      	adds	r3, r3, r1
 8007ee2:	19db      	adds	r3, r3, r7
 8007ee4:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8007ee6:	23f0      	movs	r3, #240	; 0xf0
 8007ee8:	33ff      	adds	r3, #255	; 0xff
 8007eea:	2218      	movs	r2, #24
 8007eec:	189b      	adds	r3, r3, r2
 8007eee:	19db      	adds	r3, r3, r7
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	701a      	strb	r2, [r3, #0]
 8007ef4:	e024      	b.n	8007f40 <astronode_send_cmd_rr+0x248>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8007ef6:	23f0      	movs	r3, #240	; 0xf0
 8007ef8:	33ff      	adds	r3, #255	; 0xff
 8007efa:	2218      	movs	r2, #24
 8007efc:	189b      	adds	r3, r3, r2
 8007efe:	19db      	adds	r3, r3, r7
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	22f0      	movs	r2, #240	; 0xf0
 8007f04:	0052      	lsls	r2, r2, #1
 8007f06:	2118      	movs	r1, #24
 8007f08:	1852      	adds	r2, r2, r1
 8007f0a:	19d2      	adds	r2, r2, r7
 8007f0c:	6812      	ldr	r2, [r2, #0]
 8007f0e:	5cd3      	ldrb	r3, [r2, r3]
 8007f10:	1c5a      	adds	r2, r3, #1
 8007f12:	4b2c      	ldr	r3, [pc, #176]	; (8007fc4 <astronode_send_cmd_rr+0x2cc>)
 8007f14:	18d3      	adds	r3, r2, r3
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	001a      	movs	r2, r3
 8007f1a:	2397      	movs	r3, #151	; 0x97
 8007f1c:	4013      	ands	r3, r2
 8007f1e:	d104      	bne.n	8007f2a <astronode_send_cmd_rr+0x232>
                {
                    send_debug_logs("Command contains non printable characters");
 8007f20:	4b29      	ldr	r3, [pc, #164]	; (8007fc8 <astronode_send_cmd_rr+0x2d0>)
 8007f22:	0018      	movs	r0, r3
 8007f24:	f7fa ffc0 	bl	8002ea8 <send_debug_logs>
                    return;
 8007f28:	e035      	b.n	8007f96 <astronode_send_cmd_rr+0x29e>
            for (uint8_t index = 0; index < command_content_size; index++)
 8007f2a:	21f0      	movs	r1, #240	; 0xf0
 8007f2c:	31ff      	adds	r1, #255	; 0xff
 8007f2e:	2318      	movs	r3, #24
 8007f30:	18cb      	adds	r3, r1, r3
 8007f32:	19db      	adds	r3, r3, r7
 8007f34:	781a      	ldrb	r2, [r3, #0]
 8007f36:	2318      	movs	r3, #24
 8007f38:	18cb      	adds	r3, r1, r3
 8007f3a:	19db      	adds	r3, r3, r7
 8007f3c:	3201      	adds	r2, #1
 8007f3e:	701a      	strb	r2, [r3, #0]
 8007f40:	23f0      	movs	r3, #240	; 0xf0
 8007f42:	33ff      	adds	r3, #255	; 0xff
 8007f44:	2218      	movs	r2, #24
 8007f46:	189b      	adds	r3, r3, r2
 8007f48:	19db      	adds	r3, r3, r7
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	22ef      	movs	r2, #239	; 0xef
 8007f50:	0052      	lsls	r2, r2, #1
 8007f52:	2118      	movs	r1, #24
 8007f54:	1852      	adds	r2, r2, r1
 8007f56:	19d2      	adds	r2, r2, r7
 8007f58:	8812      	ldrh	r2, [r2, #0]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d8cb      	bhi.n	8007ef6 <astronode_send_cmd_rr+0x1fe>
                }
            }
            send_debug_logs("Command content is: ");
 8007f5e:	4b1b      	ldr	r3, [pc, #108]	; (8007fcc <astronode_send_cmd_rr+0x2d4>)
 8007f60:	0018      	movs	r0, r3
 8007f62:	f7fa ffa1 	bl	8002ea8 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8007f66:	2350      	movs	r3, #80	; 0x50
 8007f68:	2218      	movs	r2, #24
 8007f6a:	189b      	adds	r3, r3, r2
 8007f6c:	19db      	adds	r3, r3, r7
 8007f6e:	1d5a      	adds	r2, r3, #5
 8007f70:	4917      	ldr	r1, [pc, #92]	; (8007fd0 <astronode_send_cmd_rr+0x2d8>)
 8007f72:	24f0      	movs	r4, #240	; 0xf0
 8007f74:	0064      	lsls	r4, r4, #1
 8007f76:	2318      	movs	r3, #24
 8007f78:	18e3      	adds	r3, r4, r3
 8007f7a:	19db      	adds	r3, r3, r7
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	0018      	movs	r0, r3
 8007f80:	f002 fc7e 	bl	800a880 <sprintf>
            send_debug_logs(command_content);
 8007f84:	2318      	movs	r3, #24
 8007f86:	18e3      	adds	r3, r4, r3
 8007f88:	19db      	adds	r3, r3, r7
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	0018      	movs	r0, r3
 8007f8e:	f7fa ff8b 	bl	8002ea8 <send_debug_logs>
 8007f92:	46b5      	mov	sp, r6
 8007f94:	e005      	b.n	8007fa2 <astronode_send_cmd_rr+0x2aa>
                return;
 8007f96:	46b5      	mov	sp, r6
 8007f98:	e003      	b.n	8007fa2 <astronode_send_cmd_rr+0x2aa>
        }
        else
        {
            send_debug_logs("No command available.");
 8007f9a:	4b0e      	ldr	r3, [pc, #56]	; (8007fd4 <astronode_send_cmd_rr+0x2dc>)
 8007f9c:	0018      	movs	r0, r3
 8007f9e:	f7fa ff83 	bl	8002ea8 <send_debug_logs>
        }
    }
}
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	2383      	movs	r3, #131	; 0x83
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	449d      	add	sp, r3
 8007faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fac:	fffffdf4 	.word	0xfffffdf4
 8007fb0:	fffffe60 	.word	0xfffffe60
 8007fb4:	080123d8 	.word	0x080123d8
 8007fb8:	080123f4 	.word	0x080123f4
 8007fbc:	08012444 	.word	0x08012444
 8007fc0:	08011b30 	.word	0x08011b30
 8007fc4:	08012e28 	.word	0x08012e28
 8007fc8:	08012458 	.word	0x08012458
 8007fcc:	08012484 	.word	0x08012484
 8007fd0:	0801249c 	.word	0x0801249c
 8007fd4:	080124a0 	.word	0x080124a0

08007fd8 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8007fdc:	4b02      	ldr	r3, [pc, #8]	; (8007fe8 <is_sak_available+0x10>)
 8007fde:	781b      	ldrb	r3, [r3, #0]
}
 8007fe0:	0018      	movs	r0, r3
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	46c0      	nop			; (mov r8, r8)
 8007fe8:	20000d60 	.word	0x20000d60

08007fec <is_astronode_reset>:

bool is_astronode_reset()
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8007ff0:	4b02      	ldr	r3, [pc, #8]	; (8007ffc <is_astronode_reset+0x10>)
 8007ff2:	781b      	ldrb	r3, [r3, #0]
}
 8007ff4:	0018      	movs	r0, r3
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
 8007ffa:	46c0      	nop			; (mov r8, r8)
 8007ffc:	20000d61 	.word	0x20000d61

08008000 <is_command_available>:

bool is_command_available()
{
 8008000:	b580      	push	{r7, lr}
 8008002:	af00      	add	r7, sp, #0
    return g_is_command_available;
 8008004:	4b02      	ldr	r3, [pc, #8]	; (8008010 <is_command_available+0x10>)
 8008006:	781b      	ldrb	r3, [r3, #0]
}
 8008008:	0018      	movs	r0, r3
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
 800800e:	46c0      	nop			; (mov r8, r8)
 8008010:	20000d62 	.word	0x20000d62

08008014 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b082      	sub	sp, #8
 8008018:	af00      	add	r7, sp, #0
 800801a:	0002      	movs	r2, r0
 800801c:	6039      	str	r1, [r7, #0]
 800801e:	1dfb      	adds	r3, r7, #7
 8008020:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 8008022:	1dfb      	adds	r3, r7, #7
 8008024:	781b      	ldrb	r3, [r3, #0]
 8008026:	2b2f      	cmp	r3, #47	; 0x2f
 8008028:	d90b      	bls.n	8008042 <ascii_to_value+0x2e>
 800802a:	1dfb      	adds	r3, r7, #7
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	2b39      	cmp	r3, #57	; 0x39
 8008030:	d807      	bhi.n	8008042 <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 8008032:	1dfb      	adds	r3, r7, #7
 8008034:	781b      	ldrb	r3, [r3, #0]
 8008036:	3b30      	subs	r3, #48	; 0x30
 8008038:	b2da      	uxtb	r2, r3
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	701a      	strb	r2, [r3, #0]
        return true;
 800803e:	2301      	movs	r3, #1
 8008040:	e010      	b.n	8008064 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8008042:	1dfb      	adds	r3, r7, #7
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	2b40      	cmp	r3, #64	; 0x40
 8008048:	d90b      	bls.n	8008062 <ascii_to_value+0x4e>
 800804a:	1dfb      	adds	r3, r7, #7
 800804c:	781b      	ldrb	r3, [r3, #0]
 800804e:	2b46      	cmp	r3, #70	; 0x46
 8008050:	d807      	bhi.n	8008062 <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8008052:	1dfb      	adds	r3, r7, #7
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	3b37      	subs	r3, #55	; 0x37
 8008058:	b2da      	uxtb	r2, r3
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	701a      	strb	r2, [r3, #0]
        return true;
 800805e:	2301      	movs	r3, #1
 8008060:	e000      	b.n	8008064 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8008062:	2300      	movs	r3, #0
    }
}
 8008064:	0018      	movs	r0, r3
 8008066:	46bd      	mov	sp, r7
 8008068:	b002      	add	sp, #8
 800806a:	bd80      	pop	{r7, pc}

0800806c <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 800806c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800806e:	b085      	sub	sp, #20
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8008076:	250e      	movs	r5, #14
 8008078:	197b      	adds	r3, r7, r5
 800807a:	2200      	movs	r2, #0
 800807c:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 800807e:	197b      	adds	r3, r7, r5
 8008080:	881b      	ldrh	r3, [r3, #0]
 8008082:	197a      	adds	r2, r7, r5
 8008084:	1c59      	adds	r1, r3, #1
 8008086:	8011      	strh	r1, [r2, #0]
 8008088:	001a      	movs	r2, r3
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	189b      	adds	r3, r3, r2
 800808e:	2202      	movs	r2, #2
 8008090:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	260a      	movs	r6, #10
 8008096:	19bc      	adds	r4, r7, r6
 8008098:	4a44      	ldr	r2, [pc, #272]	; (80081ac <astronode_create_request_transport+0x140>)
 800809a:	2101      	movs	r1, #1
 800809c:	0018      	movs	r0, r3
 800809e:	f000 fa7d 	bl	800859c <calculate_crc>
 80080a2:	0003      	movs	r3, r0
 80080a4:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	1c58      	adds	r0, r3, #1
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	22c4      	movs	r2, #196	; 0xc4
 80080ae:	5a99      	ldrh	r1, [r3, r2]
 80080b0:	19bc      	adds	r4, r7, r6
 80080b2:	19bb      	adds	r3, r7, r6
 80080b4:	881b      	ldrh	r3, [r3, #0]
 80080b6:	001a      	movs	r2, r3
 80080b8:	f000 fa70 	bl	800859c <calculate_crc>
 80080bc:	0003      	movs	r3, r0
 80080be:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 80080c0:	19bb      	adds	r3, r7, r6
 80080c2:	881b      	ldrh	r3, [r3, #0]
 80080c4:	021b      	lsls	r3, r3, #8
 80080c6:	b21a      	sxth	r2, r3
 80080c8:	0031      	movs	r1, r6
 80080ca:	19bb      	adds	r3, r7, r6
 80080cc:	881b      	ldrh	r3, [r3, #0]
 80080ce:	0a1b      	lsrs	r3, r3, #8
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	b21b      	sxth	r3, r3
 80080d4:	4313      	orrs	r3, r2
 80080d6:	b21a      	sxth	r2, r3
 80080d8:	187b      	adds	r3, r7, r1
 80080da:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	7818      	ldrb	r0, [r3, #0]
 80080e0:	197b      	adds	r3, r7, r5
 80080e2:	881b      	ldrh	r3, [r3, #0]
 80080e4:	683a      	ldr	r2, [r7, #0]
 80080e6:	18d3      	adds	r3, r2, r3
 80080e8:	0019      	movs	r1, r3
 80080ea:	f000 fbeb 	bl	80088c4 <uint8_to_ascii_buffer>
    index += 2;
 80080ee:	197b      	adds	r3, r7, r5
 80080f0:	197a      	adds	r2, r7, r5
 80080f2:	8812      	ldrh	r2, [r2, #0]
 80080f4:	3202      	adds	r2, #2
 80080f6:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80080f8:	230c      	movs	r3, #12
 80080fa:	18fb      	adds	r3, r7, r3
 80080fc:	2200      	movs	r2, #0
 80080fe:	801a      	strh	r2, [r3, #0]
 8008100:	e017      	b.n	8008132 <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8008102:	240c      	movs	r4, #12
 8008104:	193b      	adds	r3, r7, r4
 8008106:	881b      	ldrh	r3, [r3, #0]
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	18d3      	adds	r3, r2, r3
 800810c:	7858      	ldrb	r0, [r3, #1]
 800810e:	250e      	movs	r5, #14
 8008110:	197b      	adds	r3, r7, r5
 8008112:	881b      	ldrh	r3, [r3, #0]
 8008114:	683a      	ldr	r2, [r7, #0]
 8008116:	18d3      	adds	r3, r2, r3
 8008118:	0019      	movs	r1, r3
 800811a:	f000 fbd3 	bl	80088c4 <uint8_to_ascii_buffer>
        index += 2;
 800811e:	197b      	adds	r3, r7, r5
 8008120:	197a      	adds	r2, r7, r5
 8008122:	8812      	ldrh	r2, [r2, #0]
 8008124:	3202      	adds	r2, #2
 8008126:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008128:	193b      	adds	r3, r7, r4
 800812a:	881a      	ldrh	r2, [r3, #0]
 800812c:	193b      	adds	r3, r7, r4
 800812e:	3201      	adds	r2, #1
 8008130:	801a      	strh	r2, [r3, #0]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	22c4      	movs	r2, #196	; 0xc4
 8008136:	5a9b      	ldrh	r3, [r3, r2]
 8008138:	220c      	movs	r2, #12
 800813a:	18ba      	adds	r2, r7, r2
 800813c:	8812      	ldrh	r2, [r2, #0]
 800813e:	429a      	cmp	r2, r3
 8008140:	d3df      	bcc.n	8008102 <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8008142:	250a      	movs	r5, #10
 8008144:	197b      	adds	r3, r7, r5
 8008146:	881b      	ldrh	r3, [r3, #0]
 8008148:	0a1b      	lsrs	r3, r3, #8
 800814a:	b29b      	uxth	r3, r3
 800814c:	b2d8      	uxtb	r0, r3
 800814e:	240e      	movs	r4, #14
 8008150:	193b      	adds	r3, r7, r4
 8008152:	881b      	ldrh	r3, [r3, #0]
 8008154:	683a      	ldr	r2, [r7, #0]
 8008156:	18d3      	adds	r3, r2, r3
 8008158:	0019      	movs	r1, r3
 800815a:	f000 fbb3 	bl	80088c4 <uint8_to_ascii_buffer>
    index += 2;
 800815e:	0021      	movs	r1, r4
 8008160:	187b      	adds	r3, r7, r1
 8008162:	187a      	adds	r2, r7, r1
 8008164:	8812      	ldrh	r2, [r2, #0]
 8008166:	3202      	adds	r2, #2
 8008168:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 800816a:	197b      	adds	r3, r7, r5
 800816c:	881b      	ldrh	r3, [r3, #0]
 800816e:	b2d8      	uxtb	r0, r3
 8008170:	000c      	movs	r4, r1
 8008172:	187b      	adds	r3, r7, r1
 8008174:	881b      	ldrh	r3, [r3, #0]
 8008176:	683a      	ldr	r2, [r7, #0]
 8008178:	18d3      	adds	r3, r2, r3
 800817a:	0019      	movs	r1, r3
 800817c:	f000 fba2 	bl	80088c4 <uint8_to_ascii_buffer>
    index += 2;
 8008180:	0020      	movs	r0, r4
 8008182:	183b      	adds	r3, r7, r0
 8008184:	183a      	adds	r2, r7, r0
 8008186:	8812      	ldrh	r2, [r2, #0]
 8008188:	3202      	adds	r2, #2
 800818a:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 800818c:	183b      	adds	r3, r7, r0
 800818e:	881b      	ldrh	r3, [r3, #0]
 8008190:	183a      	adds	r2, r7, r0
 8008192:	1c59      	adds	r1, r3, #1
 8008194:	8011      	strh	r1, [r2, #0]
 8008196:	001a      	movs	r2, r3
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	189b      	adds	r3, r3, r2
 800819c:	2203      	movs	r2, #3
 800819e:	701a      	strb	r2, [r3, #0]

    return index;
 80081a0:	183b      	adds	r3, r7, r0
 80081a2:	881b      	ldrh	r3, [r3, #0]
}
 80081a4:	0018      	movs	r0, r3
 80081a6:	46bd      	mov	sp, r7
 80081a8:	b005      	add	sp, #20
 80081aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081ac:	0000ffff 	.word	0x0000ffff

080081b0 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 80081b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081b2:	b089      	sub	sp, #36	; 0x24
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	607a      	str	r2, [r7, #4]
 80081ba:	230a      	movs	r3, #10
 80081bc:	18fb      	adds	r3, r7, r3
 80081be:	1c0a      	adds	r2, r1, #0
 80081c0:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	2b02      	cmp	r3, #2
 80081c8:	d005      	beq.n	80081d6 <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 80081ca:	4bbd      	ldr	r3, [pc, #756]	; (80084c0 <astronode_decode_answer_transport+0x310>)
 80081cc:	0018      	movs	r0, r3
 80081ce:	f7fa fe6b 	bl	8002ea8 <send_debug_logs>
        return RS_FAILURE;
 80081d2:	2300      	movs	r3, #0
 80081d4:	e170      	b.n	80084b8 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 80081d6:	210a      	movs	r1, #10
 80081d8:	187b      	adds	r3, r7, r1
 80081da:	881b      	ldrh	r3, [r3, #0]
 80081dc:	2201      	movs	r2, #1
 80081de:	4013      	ands	r3, r2
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d103      	bne.n	80081ee <astronode_decode_answer_transport+0x3e>
 80081e6:	187b      	adds	r3, r7, r1
 80081e8:	881b      	ldrh	r3, [r3, #0]
 80081ea:	2b07      	cmp	r3, #7
 80081ec:	d805      	bhi.n	80081fa <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 80081ee:	4bb5      	ldr	r3, [pc, #724]	; (80084c4 <astronode_decode_answer_transport+0x314>)
 80081f0:	0018      	movs	r0, r3
 80081f2:	f7fa fe59 	bl	8002ea8 <send_debug_logs>
        return RS_FAILURE;
 80081f6:	2300      	movs	r3, #0
 80081f8:	e15e      	b.n	80084b8 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 80081fa:	230a      	movs	r3, #10
 80081fc:	18fb      	adds	r3, r7, r3
 80081fe:	881b      	ldrh	r3, [r3, #0]
 8008200:	3b08      	subs	r3, #8
 8008202:	2b00      	cmp	r3, #0
 8008204:	da00      	bge.n	8008208 <astronode_decode_answer_transport+0x58>
 8008206:	3301      	adds	r3, #1
 8008208:	105b      	asrs	r3, r3, #1
 800820a:	b299      	uxth	r1, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	22c4      	movs	r2, #196	; 0xc4
 8008210:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 8008212:	230a      	movs	r3, #10
 8008214:	18fb      	adds	r3, r7, r3
 8008216:	881b      	ldrh	r3, [r3, #0]
 8008218:	3b01      	subs	r3, #1
 800821a:	68fa      	ldr	r2, [r7, #12]
 800821c:	18d3      	adds	r3, r2, r3
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	2b03      	cmp	r3, #3
 8008222:	d005      	beq.n	8008230 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 8008224:	4ba8      	ldr	r3, [pc, #672]	; (80084c8 <astronode_decode_answer_transport+0x318>)
 8008226:	0018      	movs	r0, r3
 8008228:	f7fa fe3e 	bl	8002ea8 <send_debug_logs>
        return RS_FAILURE;
 800822c:	2300      	movs	r3, #0
 800822e:	e143      	b.n	80084b8 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 8008230:	2117      	movs	r1, #23
 8008232:	187b      	adds	r3, r7, r1
 8008234:	2200      	movs	r2, #0
 8008236:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 8008238:	2416      	movs	r4, #22
 800823a:	193b      	adds	r3, r7, r4
 800823c:	2200      	movs	r2, #0
 800823e:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	3301      	adds	r3, #1
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	187a      	adds	r2, r7, r1
 8008248:	0011      	movs	r1, r2
 800824a:	0018      	movs	r0, r3
 800824c:	f7ff fee2 	bl	8008014 <ascii_to_value>
 8008250:	0003      	movs	r3, r0
 8008252:	001a      	movs	r2, r3
 8008254:	2301      	movs	r3, #1
 8008256:	4053      	eors	r3, r2
 8008258:	b2db      	uxtb	r3, r3
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10e      	bne.n	800827c <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	3302      	adds	r3, #2
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	193a      	adds	r2, r7, r4
 8008266:	0011      	movs	r1, r2
 8008268:	0018      	movs	r0, r3
 800826a:	f7ff fed3 	bl	8008014 <ascii_to_value>
 800826e:	0003      	movs	r3, r0
 8008270:	001a      	movs	r2, r3
 8008272:	2301      	movs	r3, #1
 8008274:	4053      	eors	r3, r2
 8008276:	b2db      	uxtb	r3, r3
 8008278:	2b00      	cmp	r3, #0
 800827a:	d005      	beq.n	8008288 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800827c:	4b93      	ldr	r3, [pc, #588]	; (80084cc <astronode_decode_answer_transport+0x31c>)
 800827e:	0018      	movs	r0, r3
 8008280:	f7fa fe12 	bl	8002ea8 <send_debug_logs>
        return RS_FAILURE;
 8008284:	2300      	movs	r3, #0
 8008286:	e117      	b.n	80084b8 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8008288:	2317      	movs	r3, #23
 800828a:	18fb      	adds	r3, r7, r3
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	011b      	lsls	r3, r3, #4
 8008290:	b2da      	uxtb	r2, r3
 8008292:	2316      	movs	r3, #22
 8008294:	18fb      	adds	r3, r7, r3
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	18d3      	adds	r3, r2, r3
 800829a:	b2da      	uxtb	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80082a0:	231e      	movs	r3, #30
 80082a2:	18fb      	adds	r3, r7, r3
 80082a4:	2203      	movs	r2, #3
 80082a6:	801a      	strh	r2, [r3, #0]
 80082a8:	231c      	movs	r3, #28
 80082aa:	18fb      	adds	r3, r7, r3
 80082ac:	2200      	movs	r2, #0
 80082ae:	801a      	strh	r2, [r3, #0]
 80082b0:	e045      	b.n	800833e <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 80082b2:	241e      	movs	r4, #30
 80082b4:	193b      	adds	r3, r7, r4
 80082b6:	881b      	ldrh	r3, [r3, #0]
 80082b8:	68fa      	ldr	r2, [r7, #12]
 80082ba:	18d3      	adds	r3, r2, r3
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	2217      	movs	r2, #23
 80082c0:	18ba      	adds	r2, r7, r2
 80082c2:	0011      	movs	r1, r2
 80082c4:	0018      	movs	r0, r3
 80082c6:	f7ff fea5 	bl	8008014 <ascii_to_value>
 80082ca:	0003      	movs	r3, r0
 80082cc:	001a      	movs	r2, r3
 80082ce:	2301      	movs	r3, #1
 80082d0:	4053      	eors	r3, r2
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d112      	bne.n	80082fe <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 80082d8:	193b      	adds	r3, r7, r4
 80082da:	881b      	ldrh	r3, [r3, #0]
 80082dc:	3301      	adds	r3, #1
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	18d3      	adds	r3, r2, r3
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	2216      	movs	r2, #22
 80082e6:	18ba      	adds	r2, r7, r2
 80082e8:	0011      	movs	r1, r2
 80082ea:	0018      	movs	r0, r3
 80082ec:	f7ff fe92 	bl	8008014 <ascii_to_value>
 80082f0:	0003      	movs	r3, r0
 80082f2:	001a      	movs	r2, r3
 80082f4:	2301      	movs	r3, #1
 80082f6:	4053      	eors	r3, r2
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d005      	beq.n	800830a <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80082fe:	4b73      	ldr	r3, [pc, #460]	; (80084cc <astronode_decode_answer_transport+0x31c>)
 8008300:	0018      	movs	r0, r3
 8008302:	f7fa fdd1 	bl	8002ea8 <send_debug_logs>
            return RS_FAILURE;
 8008306:	2300      	movs	r3, #0
 8008308:	e0d6      	b.n	80084b8 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 800830a:	2317      	movs	r3, #23
 800830c:	18fb      	adds	r3, r7, r3
 800830e:	781b      	ldrb	r3, [r3, #0]
 8008310:	011b      	lsls	r3, r3, #4
 8008312:	b2d9      	uxtb	r1, r3
 8008314:	2316      	movs	r3, #22
 8008316:	18fb      	adds	r3, r7, r3
 8008318:	781a      	ldrb	r2, [r3, #0]
 800831a:	201c      	movs	r0, #28
 800831c:	183b      	adds	r3, r7, r0
 800831e:	881b      	ldrh	r3, [r3, #0]
 8008320:	1838      	adds	r0, r7, r0
 8008322:	1c5c      	adds	r4, r3, #1
 8008324:	8004      	strh	r4, [r0, #0]
 8008326:	0018      	movs	r0, r3
 8008328:	188b      	adds	r3, r1, r2
 800832a:	b2da      	uxtb	r2, r3
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	181b      	adds	r3, r3, r0
 8008330:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008332:	221e      	movs	r2, #30
 8008334:	18bb      	adds	r3, r7, r2
 8008336:	18ba      	adds	r2, r7, r2
 8008338:	8812      	ldrh	r2, [r2, #0]
 800833a:	3202      	adds	r2, #2
 800833c:	801a      	strh	r2, [r3, #0]
 800833e:	231e      	movs	r3, #30
 8008340:	18fb      	adds	r3, r7, r3
 8008342:	881a      	ldrh	r2, [r3, #0]
 8008344:	260a      	movs	r6, #10
 8008346:	19bb      	adds	r3, r7, r6
 8008348:	881b      	ldrh	r3, [r3, #0]
 800834a:	3b05      	subs	r3, #5
 800834c:	429a      	cmp	r2, r3
 800834e:	dbb0      	blt.n	80082b2 <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	251a      	movs	r5, #26
 8008354:	197c      	adds	r4, r7, r5
 8008356:	4a5e      	ldr	r2, [pc, #376]	; (80084d0 <astronode_decode_answer_transport+0x320>)
 8008358:	2101      	movs	r1, #1
 800835a:	0018      	movs	r0, r3
 800835c:	f000 f91e 	bl	800859c <calculate_crc>
 8008360:	0003      	movs	r3, r0
 8008362:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	1c58      	adds	r0, r3, #1
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	22c4      	movs	r2, #196	; 0xc4
 800836c:	5a99      	ldrh	r1, [r3, r2]
 800836e:	197c      	adds	r4, r7, r5
 8008370:	197b      	adds	r3, r7, r5
 8008372:	881b      	ldrh	r3, [r3, #0]
 8008374:	001a      	movs	r2, r3
 8008376:	f000 f911 	bl	800859c <calculate_crc>
 800837a:	0003      	movs	r3, r0
 800837c:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 800837e:	197b      	adds	r3, r7, r5
 8008380:	881b      	ldrh	r3, [r3, #0]
 8008382:	021b      	lsls	r3, r3, #8
 8008384:	b21a      	sxth	r2, r3
 8008386:	0029      	movs	r1, r5
 8008388:	197b      	adds	r3, r7, r5
 800838a:	881b      	ldrh	r3, [r3, #0]
 800838c:	0a1b      	lsrs	r3, r3, #8
 800838e:	b29b      	uxth	r3, r3
 8008390:	b21b      	sxth	r3, r3
 8008392:	4313      	orrs	r3, r2
 8008394:	b21a      	sxth	r2, r3
 8008396:	187b      	adds	r3, r7, r1
 8008398:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 800839a:	19bb      	adds	r3, r7, r6
 800839c:	881b      	ldrh	r3, [r3, #0]
 800839e:	3b05      	subs	r3, #5
 80083a0:	68fa      	ldr	r2, [r7, #12]
 80083a2:	18d3      	adds	r3, r2, r3
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	2217      	movs	r2, #23
 80083a8:	18ba      	adds	r2, r7, r2
 80083aa:	0011      	movs	r1, r2
 80083ac:	0018      	movs	r0, r3
 80083ae:	f7ff fe31 	bl	8008014 <ascii_to_value>
 80083b2:	0003      	movs	r3, r0
 80083b4:	001a      	movs	r2, r3
 80083b6:	2301      	movs	r3, #1
 80083b8:	4053      	eors	r3, r2
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d112      	bne.n	80083e6 <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 80083c0:	19bb      	adds	r3, r7, r6
 80083c2:	881b      	ldrh	r3, [r3, #0]
 80083c4:	3b04      	subs	r3, #4
 80083c6:	68fa      	ldr	r2, [r7, #12]
 80083c8:	18d3      	adds	r3, r2, r3
 80083ca:	781b      	ldrb	r3, [r3, #0]
 80083cc:	2216      	movs	r2, #22
 80083ce:	18ba      	adds	r2, r7, r2
 80083d0:	0011      	movs	r1, r2
 80083d2:	0018      	movs	r0, r3
 80083d4:	f7ff fe1e 	bl	8008014 <ascii_to_value>
 80083d8:	0003      	movs	r3, r0
 80083da:	001a      	movs	r2, r3
 80083dc:	2301      	movs	r3, #1
 80083de:	4053      	eors	r3, r2
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d005      	beq.n	80083f2 <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80083e6:	4b39      	ldr	r3, [pc, #228]	; (80084cc <astronode_decode_answer_transport+0x31c>)
 80083e8:	0018      	movs	r0, r3
 80083ea:	f7fa fd5d 	bl	8002ea8 <send_debug_logs>
        return RS_FAILURE;
 80083ee:	2300      	movs	r3, #0
 80083f0:	e062      	b.n	80084b8 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 80083f2:	2017      	movs	r0, #23
 80083f4:	183b      	adds	r3, r7, r0
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	031b      	lsls	r3, r3, #12
 80083fc:	b299      	uxth	r1, r3
 80083fe:	2416      	movs	r4, #22
 8008400:	193b      	adds	r3, r7, r4
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	b29b      	uxth	r3, r3
 8008406:	021b      	lsls	r3, r3, #8
 8008408:	b29a      	uxth	r2, r3
 800840a:	2318      	movs	r3, #24
 800840c:	18fb      	adds	r3, r7, r3
 800840e:	188a      	adds	r2, r1, r2
 8008410:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 8008412:	250a      	movs	r5, #10
 8008414:	197b      	adds	r3, r7, r5
 8008416:	881b      	ldrh	r3, [r3, #0]
 8008418:	3b03      	subs	r3, #3
 800841a:	68fa      	ldr	r2, [r7, #12]
 800841c:	18d3      	adds	r3, r2, r3
 800841e:	781b      	ldrb	r3, [r3, #0]
 8008420:	183a      	adds	r2, r7, r0
 8008422:	0011      	movs	r1, r2
 8008424:	0018      	movs	r0, r3
 8008426:	f7ff fdf5 	bl	8008014 <ascii_to_value>
 800842a:	0003      	movs	r3, r0
 800842c:	001a      	movs	r2, r3
 800842e:	2301      	movs	r3, #1
 8008430:	4053      	eors	r3, r2
 8008432:	b2db      	uxtb	r3, r3
 8008434:	2b00      	cmp	r3, #0
 8008436:	d111      	bne.n	800845c <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 8008438:	197b      	adds	r3, r7, r5
 800843a:	881b      	ldrh	r3, [r3, #0]
 800843c:	3b02      	subs	r3, #2
 800843e:	68fa      	ldr	r2, [r7, #12]
 8008440:	18d3      	adds	r3, r2, r3
 8008442:	781b      	ldrb	r3, [r3, #0]
 8008444:	193a      	adds	r2, r7, r4
 8008446:	0011      	movs	r1, r2
 8008448:	0018      	movs	r0, r3
 800844a:	f7ff fde3 	bl	8008014 <ascii_to_value>
 800844e:	0003      	movs	r3, r0
 8008450:	001a      	movs	r2, r3
 8008452:	2301      	movs	r3, #1
 8008454:	4053      	eors	r3, r2
 8008456:	b2db      	uxtb	r3, r3
 8008458:	2b00      	cmp	r3, #0
 800845a:	d005      	beq.n	8008468 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800845c:	4b1b      	ldr	r3, [pc, #108]	; (80084cc <astronode_decode_answer_transport+0x31c>)
 800845e:	0018      	movs	r0, r3
 8008460:	f7fa fd22 	bl	8002ea8 <send_debug_logs>
        return RS_FAILURE;
 8008464:	2300      	movs	r3, #0
 8008466:	e027      	b.n	80084b8 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8008468:	2317      	movs	r3, #23
 800846a:	18fb      	adds	r3, r7, r3
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	b29b      	uxth	r3, r3
 8008470:	011b      	lsls	r3, r3, #4
 8008472:	b29a      	uxth	r2, r3
 8008474:	2316      	movs	r3, #22
 8008476:	18fb      	adds	r3, r7, r3
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	b29b      	uxth	r3, r3
 800847c:	18d3      	adds	r3, r2, r3
 800847e:	b299      	uxth	r1, r3
 8008480:	2018      	movs	r0, #24
 8008482:	183b      	adds	r3, r7, r0
 8008484:	183a      	adds	r2, r7, r0
 8008486:	8812      	ldrh	r2, [r2, #0]
 8008488:	188a      	adds	r2, r1, r2
 800848a:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 800848c:	183a      	adds	r2, r7, r0
 800848e:	231a      	movs	r3, #26
 8008490:	18fb      	adds	r3, r7, r3
 8008492:	8812      	ldrh	r2, [r2, #0]
 8008494:	881b      	ldrh	r3, [r3, #0]
 8008496:	429a      	cmp	r2, r3
 8008498:	d005      	beq.n	80084a6 <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 800849a:	4b0e      	ldr	r3, [pc, #56]	; (80084d4 <astronode_decode_answer_transport+0x324>)
 800849c:	0018      	movs	r0, r3
 800849e:	f7fa fd03 	bl	8002ea8 <send_debug_logs>
        return RS_FAILURE;
 80084a2:	2300      	movs	r3, #0
 80084a4:	e008      	b.n	80084b8 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	781b      	ldrb	r3, [r3, #0]
 80084aa:	2bff      	cmp	r3, #255	; 0xff
 80084ac:	d103      	bne.n	80084b6 <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	0018      	movs	r0, r3
 80084b2:	f000 f8c3 	bl	800863c <check_for_error>
    }

    return RS_SUCCESS;
 80084b6:	2301      	movs	r3, #1
}
 80084b8:	0018      	movs	r0, r3
 80084ba:	46bd      	mov	sp, r7
 80084bc:	b009      	add	sp, #36	; 0x24
 80084be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084c0:	08012530 	.word	0x08012530
 80084c4:	08012580 	.word	0x08012580
 80084c8:	080125d0 	.word	0x080125d0
 80084cc:	08012620 	.word	0x08012620
 80084d0:	0000ffff 	.word	0x0000ffff
 80084d4:	0801266c 	.word	0x0801266c

080084d8 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 80084d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084da:	4c2b      	ldr	r4, [pc, #172]	; (8008588 <astronode_transport_send_receive+0xb0>)
 80084dc:	44a5      	add	sp, r4
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
 80084e2:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 80084e4:	4b29      	ldr	r3, [pc, #164]	; (800858c <astronode_transport_send_receive+0xb4>)
 80084e6:	25ca      	movs	r5, #202	; 0xca
 80084e8:	00ad      	lsls	r5, r5, #2
 80084ea:	195b      	adds	r3, r3, r5
 80084ec:	19db      	adds	r3, r3, r7
 80084ee:	2200      	movs	r2, #0
 80084f0:	601a      	str	r2, [r3, #0]
 80084f2:	3304      	adds	r3, #4
 80084f4:	22c4      	movs	r2, #196	; 0xc4
 80084f6:	0052      	lsls	r2, r2, #1
 80084f8:	2100      	movs	r1, #0
 80084fa:	0018      	movs	r0, r3
 80084fc:	f002 fa56 	bl	800a9ac <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8008500:	4b23      	ldr	r3, [pc, #140]	; (8008590 <astronode_transport_send_receive+0xb8>)
 8008502:	195b      	adds	r3, r3, r5
 8008504:	19db      	adds	r3, r3, r7
 8008506:	2200      	movs	r2, #0
 8008508:	601a      	str	r2, [r3, #0]
 800850a:	3304      	adds	r3, #4
 800850c:	22c4      	movs	r2, #196	; 0xc4
 800850e:	0052      	lsls	r2, r2, #1
 8008510:	2100      	movs	r1, #0
 8008512:	0018      	movs	r0, r3
 8008514:	f002 fa4a 	bl	800a9ac <memset>
    uint16_t answer_length =  0;
 8008518:	4b1e      	ldr	r3, [pc, #120]	; (8008594 <astronode_transport_send_receive+0xbc>)
 800851a:	195b      	adds	r3, r3, r5
 800851c:	19db      	adds	r3, r3, r7
 800851e:	2200      	movs	r2, #0
 8008520:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 8008522:	4e1d      	ldr	r6, [pc, #116]	; (8008598 <astronode_transport_send_receive+0xc0>)
 8008524:	19bc      	adds	r4, r7, r6
 8008526:	23cc      	movs	r3, #204	; 0xcc
 8008528:	005b      	lsls	r3, r3, #1
 800852a:	18fa      	adds	r2, r7, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	0011      	movs	r1, r2
 8008530:	0018      	movs	r0, r3
 8008532:	f7ff fd9b 	bl	800806c <astronode_create_request_transport>
 8008536:	0003      	movs	r3, r0
 8008538:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 800853a:	19bb      	adds	r3, r7, r6
 800853c:	881a      	ldrh	r2, [r3, #0]
 800853e:	23cc      	movs	r3, #204	; 0xcc
 8008540:	005b      	lsls	r3, r3, #1
 8008542:	18fb      	adds	r3, r7, r3
 8008544:	0011      	movs	r1, r2
 8008546:	0018      	movs	r0, r3
 8008548:	f7fa fcf8 	bl	8002f3c <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 800854c:	230a      	movs	r3, #10
 800854e:	18fa      	adds	r2, r7, r3
 8008550:	240c      	movs	r4, #12
 8008552:	193b      	adds	r3, r7, r4
 8008554:	0011      	movs	r1, r2
 8008556:	0018      	movs	r0, r3
 8008558:	f000 f92c 	bl	80087b4 <receive_astronode_answer>
 800855c:	0003      	movs	r3, r0
 800855e:	2b01      	cmp	r3, #1
 8008560:	d10a      	bne.n	8008578 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 8008562:	4b0c      	ldr	r3, [pc, #48]	; (8008594 <astronode_transport_send_receive+0xbc>)
 8008564:	195b      	adds	r3, r3, r5
 8008566:	19db      	adds	r3, r3, r7
 8008568:	8819      	ldrh	r1, [r3, #0]
 800856a:	683a      	ldr	r2, [r7, #0]
 800856c:	193b      	adds	r3, r7, r4
 800856e:	0018      	movs	r0, r3
 8008570:	f7ff fe1e 	bl	80081b0 <astronode_decode_answer_transport>
 8008574:	0003      	movs	r3, r0
 8008576:	e000      	b.n	800857a <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8008578:	2300      	movs	r3, #0
    }
}
 800857a:	0018      	movs	r0, r3
 800857c:	46bd      	mov	sp, r7
 800857e:	23cb      	movs	r3, #203	; 0xcb
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	449d      	add	sp, r3
 8008584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008586:	46c0      	nop			; (mov r8, r8)
 8008588:	fffffcd4 	.word	0xfffffcd4
 800858c:	fffffe70 	.word	0xfffffe70
 8008590:	fffffce4 	.word	0xfffffce4
 8008594:	fffffce2 	.word	0xfffffce2
 8008598:	00000326 	.word	0x00000326

0800859c <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 800859c:	b590      	push	{r4, r7, lr}
 800859e:	b085      	sub	sp, #20
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	0008      	movs	r0, r1
 80085a6:	0011      	movs	r1, r2
 80085a8:	1cbb      	adds	r3, r7, #2
 80085aa:	1c02      	adds	r2, r0, #0
 80085ac:	801a      	strh	r2, [r3, #0]
 80085ae:	003b      	movs	r3, r7
 80085b0:	1c0a      	adds	r2, r1, #0
 80085b2:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 80085b4:	230e      	movs	r3, #14
 80085b6:	18fb      	adds	r3, r7, r3
 80085b8:	003a      	movs	r2, r7
 80085ba:	8812      	ldrh	r2, [r2, #0]
 80085bc:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 80085be:	e02e      	b.n	800861e <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 80085c0:	240e      	movs	r4, #14
 80085c2:	193b      	adds	r3, r7, r4
 80085c4:	881b      	ldrh	r3, [r3, #0]
 80085c6:	0a1b      	lsrs	r3, r3, #8
 80085c8:	b299      	uxth	r1, r3
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	1c5a      	adds	r2, r3, #1
 80085ce:	607a      	str	r2, [r7, #4]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	b29a      	uxth	r2, r3
 80085d4:	200c      	movs	r0, #12
 80085d6:	183b      	adds	r3, r7, r0
 80085d8:	404a      	eors	r2, r1
 80085da:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 80085dc:	183b      	adds	r3, r7, r0
 80085de:	881b      	ldrh	r3, [r3, #0]
 80085e0:	091b      	lsrs	r3, r3, #4
 80085e2:	b299      	uxth	r1, r3
 80085e4:	183b      	adds	r3, r7, r0
 80085e6:	183a      	adds	r2, r7, r0
 80085e8:	8812      	ldrh	r2, [r2, #0]
 80085ea:	404a      	eors	r2, r1
 80085ec:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 80085ee:	0021      	movs	r1, r4
 80085f0:	187b      	adds	r3, r7, r1
 80085f2:	881b      	ldrh	r3, [r3, #0]
 80085f4:	021b      	lsls	r3, r3, #8
 80085f6:	b21a      	sxth	r2, r3
 80085f8:	183b      	adds	r3, r7, r0
 80085fa:	881b      	ldrh	r3, [r3, #0]
 80085fc:	031b      	lsls	r3, r3, #12
 80085fe:	b21b      	sxth	r3, r3
 8008600:	4053      	eors	r3, r2
 8008602:	b21a      	sxth	r2, r3
 8008604:	183b      	adds	r3, r7, r0
 8008606:	881b      	ldrh	r3, [r3, #0]
 8008608:	015b      	lsls	r3, r3, #5
 800860a:	b21b      	sxth	r3, r3
 800860c:	4053      	eors	r3, r2
 800860e:	b21a      	sxth	r2, r3
 8008610:	183b      	adds	r3, r7, r0
 8008612:	2000      	movs	r0, #0
 8008614:	5e1b      	ldrsh	r3, [r3, r0]
 8008616:	4053      	eors	r3, r2
 8008618:	b21a      	sxth	r2, r3
 800861a:	187b      	adds	r3, r7, r1
 800861c:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 800861e:	1cbb      	adds	r3, r7, #2
 8008620:	881b      	ldrh	r3, [r3, #0]
 8008622:	1cba      	adds	r2, r7, #2
 8008624:	1e59      	subs	r1, r3, #1
 8008626:	8011      	strh	r1, [r2, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1c9      	bne.n	80085c0 <calculate_crc+0x24>
    }
    return crc;
 800862c:	230e      	movs	r3, #14
 800862e:	18fb      	adds	r3, r7, r3
 8008630:	881b      	ldrh	r3, [r3, #0]
}
 8008632:	0018      	movs	r0, r3
 8008634:	46bd      	mov	sp, r7
 8008636:	b005      	add	sp, #20
 8008638:	bd90      	pop	{r4, r7, pc}
	...

0800863c <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	785b      	ldrb	r3, [r3, #1]
 8008648:	b299      	uxth	r1, r3
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	789b      	ldrb	r3, [r3, #2]
 800864e:	b29b      	uxth	r3, r3
 8008650:	021b      	lsls	r3, r3, #8
 8008652:	b29a      	uxth	r2, r3
 8008654:	200e      	movs	r0, #14
 8008656:	183b      	adds	r3, r7, r0
 8008658:	188a      	adds	r2, r1, r2
 800865a:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 800865c:	183b      	adds	r3, r7, r0
 800865e:	881b      	ldrh	r3, [r3, #0]
 8008660:	4a40      	ldr	r2, [pc, #256]	; (8008764 <check_for_error+0x128>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d100      	bne.n	8008668 <check_for_error+0x2c>
 8008666:	e06f      	b.n	8008748 <check_for_error+0x10c>
 8008668:	4a3e      	ldr	r2, [pc, #248]	; (8008764 <check_for_error+0x128>)
 800866a:	4293      	cmp	r3, r2
 800866c:	dd00      	ble.n	8008670 <check_for_error+0x34>
 800866e:	e070      	b.n	8008752 <check_for_error+0x116>
 8008670:	4a3d      	ldr	r2, [pc, #244]	; (8008768 <check_for_error+0x12c>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d100      	bne.n	8008678 <check_for_error+0x3c>
 8008676:	e062      	b.n	800873e <check_for_error+0x102>
 8008678:	4a3b      	ldr	r2, [pc, #236]	; (8008768 <check_for_error+0x12c>)
 800867a:	4293      	cmp	r3, r2
 800867c:	dd00      	ble.n	8008680 <check_for_error+0x44>
 800867e:	e068      	b.n	8008752 <check_for_error+0x116>
 8008680:	4a3a      	ldr	r2, [pc, #232]	; (800876c <check_for_error+0x130>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d056      	beq.n	8008734 <check_for_error+0xf8>
 8008686:	4a39      	ldr	r2, [pc, #228]	; (800876c <check_for_error+0x130>)
 8008688:	4293      	cmp	r3, r2
 800868a:	dd00      	ble.n	800868e <check_for_error+0x52>
 800868c:	e061      	b.n	8008752 <check_for_error+0x116>
 800868e:	4a38      	ldr	r2, [pc, #224]	; (8008770 <check_for_error+0x134>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d04a      	beq.n	800872a <check_for_error+0xee>
 8008694:	4a36      	ldr	r2, [pc, #216]	; (8008770 <check_for_error+0x134>)
 8008696:	4293      	cmp	r3, r2
 8008698:	dc5b      	bgt.n	8008752 <check_for_error+0x116>
 800869a:	4a36      	ldr	r2, [pc, #216]	; (8008774 <check_for_error+0x138>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d03f      	beq.n	8008720 <check_for_error+0xe4>
 80086a0:	4a34      	ldr	r2, [pc, #208]	; (8008774 <check_for_error+0x138>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	dc55      	bgt.n	8008752 <check_for_error+0x116>
 80086a6:	4a34      	ldr	r2, [pc, #208]	; (8008778 <check_for_error+0x13c>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d034      	beq.n	8008716 <check_for_error+0xda>
 80086ac:	4a32      	ldr	r2, [pc, #200]	; (8008778 <check_for_error+0x13c>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	dc4f      	bgt.n	8008752 <check_for_error+0x116>
 80086b2:	4a32      	ldr	r2, [pc, #200]	; (800877c <check_for_error+0x140>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d029      	beq.n	800870c <check_for_error+0xd0>
 80086b8:	4a30      	ldr	r2, [pc, #192]	; (800877c <check_for_error+0x140>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	dc49      	bgt.n	8008752 <check_for_error+0x116>
 80086be:	4a30      	ldr	r2, [pc, #192]	; (8008780 <check_for_error+0x144>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d01e      	beq.n	8008702 <check_for_error+0xc6>
 80086c4:	4a2e      	ldr	r2, [pc, #184]	; (8008780 <check_for_error+0x144>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	dc43      	bgt.n	8008752 <check_for_error+0x116>
 80086ca:	2222      	movs	r2, #34	; 0x22
 80086cc:	32ff      	adds	r2, #255	; 0xff
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d012      	beq.n	80086f8 <check_for_error+0xbc>
 80086d2:	2291      	movs	r2, #145	; 0x91
 80086d4:	0052      	lsls	r2, r2, #1
 80086d6:	4293      	cmp	r3, r2
 80086d8:	da3b      	bge.n	8008752 <check_for_error+0x116>
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d002      	beq.n	80086e4 <check_for_error+0xa8>
 80086de:	2b11      	cmp	r3, #17
 80086e0:	d005      	beq.n	80086ee <check_for_error+0xb2>
 80086e2:	e036      	b.n	8008752 <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 80086e4:	4b27      	ldr	r3, [pc, #156]	; (8008784 <check_for_error+0x148>)
 80086e6:	0018      	movs	r0, r3
 80086e8:	f7fa fbde 	bl	8002ea8 <send_debug_logs>
            break;
 80086ec:	e036      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 80086ee:	4b26      	ldr	r3, [pc, #152]	; (8008788 <check_for_error+0x14c>)
 80086f0:	0018      	movs	r0, r3
 80086f2:	f7fa fbd9 	bl	8002ea8 <send_debug_logs>
            break;
 80086f6:	e031      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 80086f8:	4b24      	ldr	r3, [pc, #144]	; (800878c <check_for_error+0x150>)
 80086fa:	0018      	movs	r0, r3
 80086fc:	f7fa fbd4 	bl	8002ea8 <send_debug_logs>
            break;
 8008700:	e02c      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 8008702:	4b23      	ldr	r3, [pc, #140]	; (8008790 <check_for_error+0x154>)
 8008704:	0018      	movs	r0, r3
 8008706:	f7fa fbcf 	bl	8002ea8 <send_debug_logs>
            break;
 800870a:	e027      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 800870c:	4b21      	ldr	r3, [pc, #132]	; (8008794 <check_for_error+0x158>)
 800870e:	0018      	movs	r0, r3
 8008710:	f7fa fbca 	bl	8002ea8 <send_debug_logs>
            break;
 8008714:	e022      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 8008716:	4b20      	ldr	r3, [pc, #128]	; (8008798 <check_for_error+0x15c>)
 8008718:	0018      	movs	r0, r3
 800871a:	f7fa fbc5 	bl	8002ea8 <send_debug_logs>
            break;
 800871e:	e01d      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 8008720:	4b1e      	ldr	r3, [pc, #120]	; (800879c <check_for_error+0x160>)
 8008722:	0018      	movs	r0, r3
 8008724:	f7fa fbc0 	bl	8002ea8 <send_debug_logs>
            break;
 8008728:	e018      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 800872a:	4b1d      	ldr	r3, [pc, #116]	; (80087a0 <check_for_error+0x164>)
 800872c:	0018      	movs	r0, r3
 800872e:	f7fa fbbb 	bl	8002ea8 <send_debug_logs>
            break;
 8008732:	e013      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 8008734:	4b1b      	ldr	r3, [pc, #108]	; (80087a4 <check_for_error+0x168>)
 8008736:	0018      	movs	r0, r3
 8008738:	f7fa fbb6 	bl	8002ea8 <send_debug_logs>
            break;
 800873c:	e00e      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 800873e:	4b1a      	ldr	r3, [pc, #104]	; (80087a8 <check_for_error+0x16c>)
 8008740:	0018      	movs	r0, r3
 8008742:	f7fa fbb1 	bl	8002ea8 <send_debug_logs>
            break;
 8008746:	e009      	b.n	800875c <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 8008748:	4b18      	ldr	r3, [pc, #96]	; (80087ac <check_for_error+0x170>)
 800874a:	0018      	movs	r0, r3
 800874c:	f7fa fbac 	bl	8002ea8 <send_debug_logs>
            break;
 8008750:	e004      	b.n	800875c <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 8008752:	4b17      	ldr	r3, [pc, #92]	; (80087b0 <check_for_error+0x174>)
 8008754:	0018      	movs	r0, r3
 8008756:	f7fa fba7 	bl	8002ea8 <send_debug_logs>
            break;
 800875a:	46c0      	nop			; (mov r8, r8)
    }
}
 800875c:	46c0      	nop			; (mov r8, r8)
 800875e:	46bd      	mov	sp, r7
 8008760:	b004      	add	sp, #16
 8008762:	bd80      	pop	{r7, pc}
 8008764:	00004601 	.word	0x00004601
 8008768:	00004501 	.word	0x00004501
 800876c:	00003501 	.word	0x00003501
 8008770:	00002601 	.word	0x00002601
 8008774:	00002511 	.word	0x00002511
 8008778:	00002501 	.word	0x00002501
 800877c:	00000611 	.word	0x00000611
 8008780:	00000601 	.word	0x00000601
 8008784:	080126b0 	.word	0x080126b0
 8008788:	080126fc 	.word	0x080126fc
 800878c:	08012760 	.word	0x08012760
 8008790:	08012798 	.word	0x08012798
 8008794:	0801283c 	.word	0x0801283c
 8008798:	080128a4 	.word	0x080128a4
 800879c:	08012904 	.word	0x08012904
 80087a0:	08012990 	.word	0x08012990
 80087a4:	080129f0 	.word	0x080129f0
 80087a8:	08012a9c 	.word	0x08012a9c
 80087ac:	08012ae8 	.word	0x08012ae8
 80087b0:	08012b30 	.word	0x08012b30

080087b4 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 80087b4:	b5b0      	push	{r4, r5, r7, lr}
 80087b6:	b086      	sub	sp, #24
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 80087be:	230f      	movs	r3, #15
 80087c0:	18fb      	adds	r3, r7, r3
 80087c2:	2200      	movs	r2, #0
 80087c4:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 80087c6:	2316      	movs	r3, #22
 80087c8:	18fb      	adds	r3, r7, r3
 80087ca:	2200      	movs	r2, #0
 80087cc:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 80087ce:	f7fa fbf9 	bl	8002fc4 <get_systick>
 80087d2:	0003      	movs	r3, r0
 80087d4:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 80087d6:	2315      	movs	r3, #21
 80087d8:	18fb      	adds	r3, r7, r3
 80087da:	2200      	movs	r2, #0
 80087dc:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 80087de:	e054      	b.n	800888a <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 80087e0:	4a34      	ldr	r2, [pc, #208]	; (80088b4 <receive_astronode_answer+0x100>)
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	0011      	movs	r1, r2
 80087e6:	0018      	movs	r0, r3
 80087e8:	f7fa fbf4 	bl	8002fd4 <is_systick_timeout_over>
 80087ec:	1e03      	subs	r3, r0, #0
 80087ee:	d005      	beq.n	80087fc <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 80087f0:	4b31      	ldr	r3, [pc, #196]	; (80088b8 <receive_astronode_answer+0x104>)
 80087f2:	0018      	movs	r0, r3
 80087f4:	f7fa fb58 	bl	8002ea8 <send_debug_logs>
            return RS_FAILURE;
 80087f8:	2300      	movs	r3, #0
 80087fa:	e057      	b.n	80088ac <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 80087fc:	250f      	movs	r5, #15
 80087fe:	197b      	adds	r3, r7, r5
 8008800:	0018      	movs	r0, r3
 8008802:	f7fa fbb9 	bl	8002f78 <is_astronode_character_received>
 8008806:	0003      	movs	r3, r0
 8008808:	0019      	movs	r1, r3
 800880a:	2016      	movs	r0, #22
 800880c:	183b      	adds	r3, r7, r0
 800880e:	183a      	adds	r2, r7, r0
 8008810:	8812      	ldrh	r2, [r2, #0]
 8008812:	801a      	strh	r2, [r3, #0]
 8008814:	2415      	movs	r4, #21
 8008816:	193b      	adds	r3, r7, r4
 8008818:	193a      	adds	r2, r7, r4
 800881a:	7812      	ldrb	r2, [r2, #0]
 800881c:	701a      	strb	r2, [r3, #0]
 800881e:	2900      	cmp	r1, #0
 8008820:	d033      	beq.n	800888a <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 8008822:	197b      	adds	r3, r7, r5
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	2b02      	cmp	r3, #2
 8008828:	d105      	bne.n	8008836 <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 800882a:	193b      	adds	r3, r7, r4
 800882c:	2200      	movs	r2, #0
 800882e:	701a      	strb	r2, [r3, #0]
                length = 0;
 8008830:	183b      	adds	r3, r7, r0
 8008832:	2200      	movs	r2, #0
 8008834:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 8008836:	2116      	movs	r1, #22
 8008838:	187b      	adds	r3, r7, r1
 800883a:	881b      	ldrh	r3, [r3, #0]
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	18d3      	adds	r3, r2, r3
 8008840:	220f      	movs	r2, #15
 8008842:	18ba      	adds	r2, r7, r2
 8008844:	7812      	ldrb	r2, [r2, #0]
 8008846:	701a      	strb	r2, [r3, #0]
            length++;
 8008848:	187b      	adds	r3, r7, r1
 800884a:	881a      	ldrh	r2, [r3, #0]
 800884c:	187b      	adds	r3, r7, r1
 800884e:	3201      	adds	r2, #1
 8008850:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 8008852:	187b      	adds	r3, r7, r1
 8008854:	881b      	ldrh	r3, [r3, #0]
 8008856:	2bb2      	cmp	r3, #178	; 0xb2
 8008858:	d905      	bls.n	8008866 <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 800885a:	4b18      	ldr	r3, [pc, #96]	; (80088bc <receive_astronode_answer+0x108>)
 800885c:	0018      	movs	r0, r3
 800885e:	f7fa fb23 	bl	8002ea8 <send_debug_logs>
                return RS_FAILURE;
 8008862:	2300      	movs	r3, #0
 8008864:	e022      	b.n	80088ac <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 8008866:	230f      	movs	r3, #15
 8008868:	18fb      	adds	r3, r7, r3
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	2b03      	cmp	r3, #3
 800886e:	d10c      	bne.n	800888a <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8008870:	2216      	movs	r2, #22
 8008872:	18bb      	adds	r3, r7, r2
 8008874:	881b      	ldrh	r3, [r3, #0]
 8008876:	2b01      	cmp	r3, #1
 8008878:	d907      	bls.n	800888a <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	18ba      	adds	r2, r7, r2
 800887e:	8812      	ldrh	r2, [r2, #0]
 8008880:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 8008882:	2315      	movs	r3, #21
 8008884:	18fb      	adds	r3, r7, r3
 8008886:	2201      	movs	r2, #1
 8008888:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 800888a:	2315      	movs	r3, #21
 800888c:	18fb      	adds	r3, r7, r3
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	2201      	movs	r2, #1
 8008892:	4053      	eors	r3, r2
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1a2      	bne.n	80087e0 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 800889a:	4b09      	ldr	r3, [pc, #36]	; (80088c0 <receive_astronode_answer+0x10c>)
 800889c:	0018      	movs	r0, r3
 800889e:	f7fa fb03 	bl	8002ea8 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	0018      	movs	r0, r3
 80088a6:	f7fa faff 	bl	8002ea8 <send_debug_logs>

    return RS_SUCCESS;
 80088aa:	2301      	movs	r3, #1
}
 80088ac:	0018      	movs	r0, r3
 80088ae:	46bd      	mov	sp, r7
 80088b0:	b006      	add	sp, #24
 80088b2:	bdb0      	pop	{r4, r5, r7, pc}
 80088b4:	000005dc 	.word	0x000005dc
 80088b8:	08012b54 	.word	0x08012b54
 80088bc:	08012b78 	.word	0x08012b78
 80088c0:	08012bc4 	.word	0x08012bc4

080088c4 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b082      	sub	sp, #8
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	0002      	movs	r2, r0
 80088cc:	6039      	str	r1, [r7, #0]
 80088ce:	1dfb      	adds	r3, r7, #7
 80088d0:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 80088d2:	1dfb      	adds	r3, r7, #7
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	091b      	lsrs	r3, r3, #4
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	001a      	movs	r2, r3
 80088dc:	4b08      	ldr	r3, [pc, #32]	; (8008900 <uint8_to_ascii_buffer+0x3c>)
 80088de:	5c9a      	ldrb	r2, [r3, r2]
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 80088e4:	1dfb      	adds	r3, r7, #7
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	220f      	movs	r2, #15
 80088ea:	401a      	ands	r2, r3
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	3301      	adds	r3, #1
 80088f0:	4903      	ldr	r1, [pc, #12]	; (8008900 <uint8_to_ascii_buffer+0x3c>)
 80088f2:	5c8a      	ldrb	r2, [r1, r2]
 80088f4:	701a      	strb	r2, [r3, #0]
}
 80088f6:	46c0      	nop			; (mov r8, r8)
 80088f8:	46bd      	mov	sp, r7
 80088fa:	b002      	add	sp, #8
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	46c0      	nop			; (mov r8, r8)
 8008900:	08012dc4 	.word	0x08012dc4

08008904 <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ( void )
{
 8008904:	b590      	push	{r4, r7, lr}
 8008906:	b087      	sub	sp, #28
 8008908:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 800890a:	1dfb      	adds	r3, r7, #7
 800890c:	2200      	movs	r2, #0
 800890e:	701a      	strb	r2, [r3, #0]
	tim_seconds = 0 ;
 8008910:	4b24      	ldr	r3, [pc, #144]	; (80089a4 <my_astro_init+0xa0>)
 8008912:	2200      	movs	r2, #0
 8008914:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( MY_TIMER ) ;
 8008916:	4b24      	ldr	r3, [pc, #144]	; (80089a8 <my_astro_init+0xa4>)
 8008918:	0018      	movs	r0, r3
 800891a:	f7fd f87d 	bl	8005a18 <HAL_TIM_Base_Start_IT>
	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 800891e:	e01a      	b.n	8008956 <my_astro_init+0x52>
	{
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false ) ;
 8008920:	1dfc      	adds	r4, r7, #7
 8008922:	2300      	movs	r3, #0
 8008924:	9303      	str	r3, [sp, #12]
 8008926:	2301      	movs	r3, #1
 8008928:	9302      	str	r3, [sp, #8]
 800892a:	2301      	movs	r3, #1
 800892c:	9301      	str	r3, [sp, #4]
 800892e:	2301      	movs	r3, #1
 8008930:	9300      	str	r3, [sp, #0]
 8008932:	2300      	movs	r3, #0
 8008934:	2201      	movs	r2, #1
 8008936:	2101      	movs	r1, #1
 8008938:	2001      	movs	r0, #1
 800893a:	f7fe fb3d 	bl	8006fb8 <astronode_send_cfg_wr>
 800893e:	0003      	movs	r3, r0
 8008940:	7023      	strb	r3, [r4, #0]
		my_astro_off () ;
 8008942:	f7fa fb6b 	bl	800301c <my_astro_off>
		HAL_Delay ( 3000 ) ;
 8008946:	4b19      	ldr	r3, [pc, #100]	; (80089ac <my_astro_init+0xa8>)
 8008948:	0018      	movs	r0, r3
 800894a:	f7fa ff89 	bl	8003860 <HAL_Delay>
		my_astro_on () ;
 800894e:	f7fa fb57 	bl	8003000 <my_astro_on>
		reset_astronode () ;
 8008952:	f7fa fad9 	bl	8002f08 <reset_astronode>
	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 8008956:	4b13      	ldr	r3, [pc, #76]	; (80089a4 <my_astro_init+0xa0>)
 8008958:	881b      	ldrh	r3, [r3, #0]
 800895a:	2b3b      	cmp	r3, #59	; 0x3b
 800895c:	d806      	bhi.n	800896c <my_astro_init+0x68>
 800895e:	1dfb      	adds	r3, r7, #7
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	2201      	movs	r2, #1
 8008964:	4053      	eors	r3, r2
 8008966:	b2db      	uxtb	r3, r3
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1d9      	bne.n	8008920 <my_astro_init+0x1c>
	}
	tim_seconds = 0 ;
 800896c:	4b0d      	ldr	r3, [pc, #52]	; (80089a4 <my_astro_init+0xa0>)
 800896e:	2200      	movs	r2, #0
 8008970:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT ( MY_TIMER ) ;
 8008972:	4b0d      	ldr	r3, [pc, #52]	; (80089a8 <my_astro_init+0xa4>)
 8008974:	0018      	movs	r0, r3
 8008976:	f7fd f8ab 	bl	8005ad0 <HAL_TIM_Base_Stop_IT>
	if ( cfg_wr )
 800897a:	1dfb      	adds	r3, r7, #7
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d00b      	beq.n	800899a <my_astro_init+0x96>
	{
		astronode_send_cfg_sr () ;
 8008982:	f7fe fae1 	bl	8006f48 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 8008986:	f7ff f8cd 	bl	8007b24 <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 800898a:	f7fe fc6b 	bl	8007264 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 800898e:	f7fe fbbf 	bl	8007110 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 8008992:	f7fe ff55 	bl	8007840 <astronode_send_pld_fr>
		return true ;
 8008996:	2301      	movs	r3, #1
 8008998:	e000      	b.n	800899c <my_astro_init+0x98>
	}
	else
	{
		return false ;
 800899a:	2300      	movs	r3, #0
	}
}
 800899c:	0018      	movs	r0, r3
 800899e:	46bd      	mov	sp, r7
 80089a0:	b003      	add	sp, #12
 80089a2:	bd90      	pop	{r4, r7, pc}
 80089a4:	20000bf2 	.word	0x20000bf2
 80089a8:	20000784 	.word	0x20000784
 80089ac:	00000bb8 	.word	0x00000bb8

080089b0 <my_astro_add_payload_2_queue>:
bool my_astro_add_payload_2_queue ( char* payload )
{
 80089b0:	b590      	push	{r4, r7, lr}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
	uint16_t id = 0 ;
 80089b8:	240e      	movs	r4, #14
 80089ba:	193b      	adds	r3, r7, r4
 80089bc:	2200      	movs	r2, #0
 80089be:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	0018      	movs	r0, r3
 80089c4:	f7f7 fb9e 	bl	8000104 <strlen>
 80089c8:	0003      	movs	r3, r0
 80089ca:	60bb      	str	r3, [r7, #8]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	2ba0      	cmp	r3, #160	; 0xa0
 80089d0:	d80b      	bhi.n	80089ea <my_astro_add_payload_2_queue+0x3a>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	b29a      	uxth	r2, r3
 80089d6:	6879      	ldr	r1, [r7, #4]
 80089d8:	193b      	adds	r3, r7, r4
 80089da:	881b      	ldrh	r3, [r3, #0]
 80089dc:	0018      	movs	r0, r3
 80089de:	f7fe fe8b 	bl	80076f8 <astronode_send_pld_er>
 80089e2:	1e03      	subs	r3, r0, #0
 80089e4:	d005      	beq.n	80089f2 <my_astro_add_payload_2_queue+0x42>
		{
			return true ;
 80089e6:	2301      	movs	r3, #1
 80089e8:	e004      	b.n	80089f4 <my_astro_add_payload_2_queue+0x44>
		}
	}
	else
	{
		send_debug_logs ( "ERROR: Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 80089ea:	4b04      	ldr	r3, [pc, #16]	; (80089fc <my_astro_add_payload_2_queue+0x4c>)
 80089ec:	0018      	movs	r0, r3
 80089ee:	f7fa fa5b 	bl	8002ea8 <send_debug_logs>
	}
	return false ;
 80089f2:	2300      	movs	r3, #0
}
 80089f4:	0018      	movs	r0, r3
 80089f6:	46bd      	mov	sp, r7
 80089f8:	b005      	add	sp, #20
 80089fa:	bd90      	pop	{r4, r7, pc}
 80089fc:	08012bf0 	.word	0x08012bf0

08008a00 <my_astro_read_evt_reg>:
bool my_astro_read_evt_reg ( void )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astro: evt pin is high." ) ;
 8008a04:	4b15      	ldr	r3, [pc, #84]	; (8008a5c <my_astro_read_evt_reg+0x5c>)
 8008a06:	0018      	movs	r0, r3
 8008a08:	f7fa fa4e 	bl	8002ea8 <send_debug_logs>
	astronode_send_evt_rr () ;
 8008a0c:	f7fe fd34 	bl	8007478 <astronode_send_evt_rr>
	if (is_sak_available () )
 8008a10:	f7ff fae2 	bl	8007fd8 <is_sak_available>
 8008a14:	1e03      	subs	r3, r0, #0
 8008a16:	d007      	beq.n	8008a28 <my_astro_read_evt_reg+0x28>
	{
	  astronode_send_sak_rr () ;
 8008a18:	f7fe ffee 	bl	80079f8 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 8008a1c:	f7ff f842 	bl	8007aa4 <astronode_send_sak_cr>
	  send_debug_logs ( "my_astro: message has been acknowledged." ) ;
 8008a20:	4b0f      	ldr	r3, [pc, #60]	; (8008a60 <my_astro_read_evt_reg+0x60>)
 8008a22:	0018      	movs	r0, r3
 8008a24:	f7fa fa40 	bl	8002ea8 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8008a28:	f7ff fae0 	bl	8007fec <is_astronode_reset>
 8008a2c:	1e03      	subs	r3, r0, #0
 8008a2e:	d005      	beq.n	8008a3c <my_astro_read_evt_reg+0x3c>
	{
	  send_debug_logs ( "my_astro: terminal has been reset." ) ;
 8008a30:	4b0c      	ldr	r3, [pc, #48]	; (8008a64 <my_astro_read_evt_reg+0x64>)
 8008a32:	0018      	movs	r0, r3
 8008a34:	f7fa fa38 	bl	8002ea8 <send_debug_logs>
	  astronode_send_res_cr () ;
 8008a38:	f7fe ff3e 	bl	80078b8 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 8008a3c:	f7ff fae0 	bl	8008000 <is_command_available>
 8008a40:	1e03      	subs	r3, r0, #0
 8008a42:	d007      	beq.n	8008a54 <my_astro_read_evt_reg+0x54>
	{
	  send_debug_logs ( "my_astro: unicast command is available" ) ;
 8008a44:	4b08      	ldr	r3, [pc, #32]	; (8008a68 <my_astro_read_evt_reg+0x68>)
 8008a46:	0018      	movs	r0, r3
 8008a48:	f7fa fa2e 	bl	8002ea8 <send_debug_logs>
	  astronode_send_cmd_rr () ;
 8008a4c:	f7ff f954 	bl	8007cf8 <astronode_send_cmd_rr>
	  astronode_send_cmd_cr () ;
 8008a50:	f7ff f912 	bl	8007c78 <astronode_send_cmd_cr>
	}
	return true ;
 8008a54:	2301      	movs	r3, #1
}
 8008a56:	0018      	movs	r0, r3
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}
 8008a5c:	08012c34 	.word	0x08012c34
 8008a60:	08012c50 	.word	0x08012c50
 8008a64:	08012c7c 	.word	0x08012c7c
 8008a68:	08012ca0 	.word	0x08012ca0

08008a6c <my_astro_log>:
bool my_astro_log ( void )
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	af00      	add	r7, sp, #0
	astronode_send_rtc_rr ();
 8008a70:	f7fe ff62 	bl	8007938 <astronode_send_rtc_rr>
	astronode_send_nco_rr () ;
 8008a74:	f7fe fca0 	bl	80073b8 <astronode_send_nco_rr>
	//astronode_send_lcd_rr () ;
	//astronode_send_end_rr () ;
	//astronode_send_per_rr () ;
	return true ;
 8008a78:	2301      	movs	r3, #1
}
 8008a7a:	0018      	movs	r0, r3
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <my_astro_write_coordinates>:

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 8008a8a:	683a      	ldr	r2, [r7, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	0011      	movs	r1, r2
 8008a90:	0018      	movs	r0, r3
 8008a92:	f7fe fd71 	bl	8007578 <astronode_send_geo_wr>
}
 8008a96:	46c0      	nop			; (mov r8, r8)
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	b002      	add	sp, #8
 8008a9c:	bd80      	pop	{r7, pc}
	...

08008aa0 <set_my_rtc_from_nmea_rmc>:
*/

extern RTC_HandleTypeDef hrtc ;

void set_my_rtc_from_nmea_rmc ( const char* m )
{
 8008aa0:	b5b0      	push	{r4, r5, r7, lr}
 8008aa2:	b088      	sub	sp, #32
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime;
	  RTC_DateTypeDef sDate;

	  get_my_nmea_rmc_date_yy ( m , &sDate.Year ) ;
 8008aa8:	2508      	movs	r5, #8
 8008aaa:	197b      	adds	r3, r7, r5
 8008aac:	1cda      	adds	r2, r3, #3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	0011      	movs	r1, r2
 8008ab2:	0018      	movs	r0, r3
 8008ab4:	f000 fb56 	bl	8009164 <get_my_nmea_rmc_date_yy>
	  get_my_nmea_rmc_date_mm ( m , &sDate.Month ) ;
 8008ab8:	197b      	adds	r3, r7, r5
 8008aba:	1c5a      	adds	r2, r3, #1
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	0011      	movs	r1, r2
 8008ac0:	0018      	movs	r0, r3
 8008ac2:	f000 fb89 	bl	80091d8 <get_my_nmea_rmc_date_mm>
	  get_my_nmea_rmc_date_dd ( m , &sDate.Date ) ;
 8008ac6:	197b      	adds	r3, r7, r5
 8008ac8:	1c9a      	adds	r2, r3, #2
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	0011      	movs	r1, r2
 8008ace:	0018      	movs	r0, r3
 8008ad0:	f000 fbbc 	bl	800924c <get_my_nmea_rmc_date_dd>
	  get_my_nmea_rmc_utc_hh ( m , &sTime.Hours ) ;
 8008ad4:	240c      	movs	r4, #12
 8008ad6:	193a      	adds	r2, r7, r4
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	0011      	movs	r1, r2
 8008adc:	0018      	movs	r0, r3
 8008ade:	f000 fbef 	bl	80092c0 <get_my_nmea_rmc_utc_hh>
	  get_my_nmea_rmc_utc_mm ( m , &sTime.Minutes ) ;
 8008ae2:	193b      	adds	r3, r7, r4
 8008ae4:	1c5a      	adds	r2, r3, #1
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	0011      	movs	r1, r2
 8008aea:	0018      	movs	r0, r3
 8008aec:	f000 fc22 	bl	8009334 <get_my_nmea_rmc_utc_mm>
	  get_my_nmea_rmc_utc_ss ( m , &sTime.Seconds ) ;
 8008af0:	193b      	adds	r3, r7, r4
 8008af2:	1c9a      	adds	r2, r3, #2
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	0011      	movs	r1, r2
 8008af8:	0018      	movs	r0, r3
 8008afa:	f000 fc55 	bl	80093a8 <get_my_nmea_rmc_utc_ss>
	  get_my_nmea_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 8008afe:	193b      	adds	r3, r7, r4
 8008b00:	1d1a      	adds	r2, r3, #4
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	0011      	movs	r1, r2
 8008b06:	0018      	movs	r0, r3
 8008b08:	f000 fc88 	bl	800941c <get_my_nmea_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8008b0c:	193b      	adds	r3, r7, r4
 8008b0e:	2200      	movs	r2, #0
 8008b10:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8008b12:	193b      	adds	r3, r7, r4
 8008b14:	2200      	movs	r2, #0
 8008b16:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 8008b18:	4b0b      	ldr	r3, [pc, #44]	; (8008b48 <set_my_rtc_from_nmea_rmc+0xa8>)
 8008b1a:	0018      	movs	r0, r3
 8008b1c:	f7fc febb 	bl	8005896 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8008b20:	1939      	adds	r1, r7, r4
 8008b22:	4b09      	ldr	r3, [pc, #36]	; (8008b48 <set_my_rtc_from_nmea_rmc+0xa8>)
 8008b24:	2200      	movs	r2, #0
 8008b26:	0018      	movs	r0, r3
 8008b28:	f7fc fab8 	bl	800509c <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8008b2c:	1979      	adds	r1, r7, r5
 8008b2e:	4b06      	ldr	r3, [pc, #24]	; (8008b48 <set_my_rtc_from_nmea_rmc+0xa8>)
 8008b30:	2200      	movs	r2, #0
 8008b32:	0018      	movs	r0, r3
 8008b34:	f7fc fbb6 	bl	80052a4 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8008b38:	4b03      	ldr	r3, [pc, #12]	; (8008b48 <set_my_rtc_from_nmea_rmc+0xa8>)
 8008b3a:	0018      	movs	r0, r3
 8008b3c:	f7fc fedf 	bl	80058fe <HAL_RTCEx_DisableBypassShadow>
}
 8008b40:	46c0      	nop			; (mov r8, r8)
 8008b42:	46bd      	mov	sp, r7
 8008b44:	b008      	add	sp, #32
 8008b46:	bdb0      	pop	{r4, r5, r7, pc}
 8008b48:	20000758 	.word	0x20000758

08008b4c <get_my_rtc_time>:
void get_my_rtc_time ( char* dt )
{
 8008b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b4e:	b08d      	sub	sp, #52	; 0x34
 8008b50:	af04      	add	r7, sp, #16
 8008b52:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8008b54:	2508      	movs	r5, #8
 8008b56:	1979      	adds	r1, r7, r5
 8008b58:	4b16      	ldr	r3, [pc, #88]	; (8008bb4 <get_my_rtc_time+0x68>)
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	0018      	movs	r0, r3
 8008b5e:	f7fc fb45 	bl	80051ec <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 8008b62:	241c      	movs	r4, #28
 8008b64:	1939      	adds	r1, r7, r4
 8008b66:	4b13      	ldr	r3, [pc, #76]	; (8008bb4 <get_my_rtc_time+0x68>)
 8008b68:	2200      	movs	r2, #0
 8008b6a:	0018      	movs	r0, r3
 8008b6c:	f7fc fc2c 	bl	80053c8 <HAL_RTC_GetDate>

	sprintf ( dt , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds) ;
 8008b70:	0021      	movs	r1, r4
 8008b72:	187b      	adds	r3, r7, r1
 8008b74:	78db      	ldrb	r3, [r3, #3]
 8008b76:	22fa      	movs	r2, #250	; 0xfa
 8008b78:	00d2      	lsls	r2, r2, #3
 8008b7a:	189a      	adds	r2, r3, r2
 8008b7c:	187b      	adds	r3, r7, r1
 8008b7e:	785b      	ldrb	r3, [r3, #1]
 8008b80:	469c      	mov	ip, r3
 8008b82:	187b      	adds	r3, r7, r1
 8008b84:	789b      	ldrb	r3, [r3, #2]
 8008b86:	001c      	movs	r4, r3
 8008b88:	0029      	movs	r1, r5
 8008b8a:	187b      	adds	r3, r7, r1
 8008b8c:	781b      	ldrb	r3, [r3, #0]
 8008b8e:	001d      	movs	r5, r3
 8008b90:	187b      	adds	r3, r7, r1
 8008b92:	785b      	ldrb	r3, [r3, #1]
 8008b94:	001e      	movs	r6, r3
 8008b96:	187b      	adds	r3, r7, r1
 8008b98:	789b      	ldrb	r3, [r3, #2]
 8008b9a:	4907      	ldr	r1, [pc, #28]	; (8008bb8 <get_my_rtc_time+0x6c>)
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	9303      	str	r3, [sp, #12]
 8008ba0:	9602      	str	r6, [sp, #8]
 8008ba2:	9501      	str	r5, [sp, #4]
 8008ba4:	9400      	str	r4, [sp, #0]
 8008ba6:	4663      	mov	r3, ip
 8008ba8:	f001 fe6a 	bl	800a880 <sprintf>
}
 8008bac:	46c0      	nop			; (mov r8, r8)
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	b009      	add	sp, #36	; 0x24
 8008bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bb4:	20000758 	.word	0x20000758
 8008bb8:	08012cc8 	.word	0x08012cc8

08008bbc <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b084      	sub	sp, #16
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2100      	movs	r1, #0
 8008bc8:	0018      	movs	r0, r3
 8008bca:	f001 fcbd 	bl	800a548 <strtod>
 8008bce:	0002      	movs	r2, r0
 8008bd0:	000b      	movs	r3, r1
 8008bd2:	60ba      	str	r2, [r7, #8]
 8008bd4:	60fb      	str	r3, [r7, #12]
    return d ;
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
}
 8008bda:	0010      	movs	r0, r2
 8008bdc:	0019      	movs	r1, r3
 8008bde:	46bd      	mov	sp, r7
 8008be0:	b004      	add	sp, #16
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	0008      	movs	r0, r1
 8008bee:	0011      	movs	r1, r2
 8008bf0:	1cfb      	adds	r3, r7, #3
 8008bf2:	1c02      	adds	r2, r0, #0
 8008bf4:	701a      	strb	r2, [r3, #0]
 8008bf6:	1cbb      	adds	r3, r7, #2
 8008bf8:	1c0a      	adds	r2, r1, #0
 8008bfa:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8008bfc:	230f      	movs	r3, #15
 8008bfe:	18fb      	adds	r3, r7, r3
 8008c00:	2200      	movs	r2, #0
 8008c02:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8008c04:	230e      	movs	r3, #14
 8008c06:	18fb      	adds	r3, r7, r3
 8008c08:	2200      	movs	r2, #0
 8008c0a:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8008c0c:	e01c      	b.n	8008c48 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8008c0e:	230f      	movs	r3, #15
 8008c10:	18fb      	adds	r3, r7, r3
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	18d3      	adds	r3, r2, r3
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	1cfa      	adds	r2, r7, #3
 8008c1c:	7812      	ldrb	r2, [r2, #0]
 8008c1e:	429a      	cmp	r2, r3
 8008c20:	d105      	bne.n	8008c2e <my_find_char_position+0x4a>
			p++ ;
 8008c22:	210e      	movs	r1, #14
 8008c24:	187b      	adds	r3, r7, r1
 8008c26:	781a      	ldrb	r2, [r3, #0]
 8008c28:	187b      	adds	r3, r7, r1
 8008c2a:	3201      	adds	r2, #1
 8008c2c:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8008c2e:	230e      	movs	r3, #14
 8008c30:	18fa      	adds	r2, r7, r3
 8008c32:	1cbb      	adds	r3, r7, #2
 8008c34:	7812      	ldrb	r2, [r2, #0]
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d00e      	beq.n	8008c5a <my_find_char_position+0x76>
			break ;
		i++ ;
 8008c3c:	210f      	movs	r1, #15
 8008c3e:	187b      	adds	r3, r7, r1
 8008c40:	781a      	ldrb	r2, [r3, #0]
 8008c42:	187b      	adds	r3, r7, r1
 8008c44:	3201      	adds	r2, #1
 8008c46:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8008c48:	230f      	movs	r3, #15
 8008c4a:	18fb      	adds	r3, r7, r3
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	18d3      	adds	r3, r2, r3
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d1da      	bne.n	8008c0e <my_find_char_position+0x2a>
 8008c58:	e000      	b.n	8008c5c <my_find_char_position+0x78>
			break ;
 8008c5a:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8008c5c:	230f      	movs	r3, #15
 8008c5e:	18fb      	adds	r3, r7, r3
 8008c60:	781b      	ldrb	r3, [r3, #0]
}
 8008c62:	0018      	movs	r0, r3
 8008c64:	46bd      	mov	sp, r7
 8008c66:	b004      	add	sp, #16
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 8008c6a:	b580      	push	{r7, lr}
 8008c6c:	b084      	sub	sp, #16
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	60f8      	str	r0, [r7, #12]
 8008c72:	60b9      	str	r1, [r7, #8]
 8008c74:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	2b24      	cmp	r3, #36	; 0x24
 8008c7c:	d117      	bne.n	8008cae <my_nmea_message+0x44>
    {
        *i = 0 ;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	1c5a      	adds	r2, r3, #1
 8008c8a:	b2d1      	uxtb	r1, r2
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	7011      	strb	r1, [r2, #0]
 8008c90:	001a      	movs	r2, r3
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	189b      	adds	r3, r3, r2
 8008c96:	68fa      	ldr	r2, [r7, #12]
 8008c98:	7812      	ldrb	r2, [r2, #0]
 8008c9a:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	781b      	ldrb	r3, [r3, #0]
 8008ca0:	001a      	movs	r2, r3
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	189b      	adds	r3, r3, r2
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	701a      	strb	r2, [r3, #0]
        return 0 ;
 8008caa:	2300      	movs	r3, #0
 8008cac:	e045      	b.n	8008d3a <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	2b1f      	cmp	r3, #31
 8008cb4:	d907      	bls.n	8008cc6 <my_nmea_message+0x5c>
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	2b7e      	cmp	r3, #126	; 0x7e
 8008cbc:	d803      	bhi.n	8008cc6 <my_nmea_message+0x5c>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d103      	bne.n	8008cce <my_nmea_message+0x64>
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	2b0d      	cmp	r3, #13
 8008ccc:	d114      	bne.n	8008cf8 <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	1c5a      	adds	r2, r3, #1
 8008cd4:	b2d1      	uxtb	r1, r2
 8008cd6:	687a      	ldr	r2, [r7, #4]
 8008cd8:	7011      	strb	r1, [r2, #0]
 8008cda:	001a      	movs	r2, r3
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	189b      	adds	r3, r3, r2
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	7812      	ldrb	r2, [r2, #0]
 8008ce4:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	001a      	movs	r2, r3
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	189b      	adds	r3, r3, r2
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	701a      	strb	r2, [r3, #0]
        return 1 ;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	e020      	b.n	8008d3a <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	2b0a      	cmp	r3, #10
 8008cfe:	d11a      	bne.n	8008d36 <my_nmea_message+0xcc>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d916      	bls.n	8008d36 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	781b      	ldrb	r3, [r3, #0]
 8008d0c:	3b01      	subs	r3, #1
 8008d0e:	b2da      	uxtb	r2, r3
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	701a      	strb	r2, [r3, #0]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	781b      	ldrb	r3, [r3, #0]
 8008d18:	001a      	movs	r2, r3
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	189b      	adds	r3, r3, r2
 8008d1e:	781b      	ldrb	r3, [r3, #0]
 8008d20:	2b0d      	cmp	r3, #13
 8008d22:	d108      	bne.n	8008d36 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	781b      	ldrb	r3, [r3, #0]
 8008d28:	001a      	movs	r2, r3
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	189b      	adds	r3, r3, r2
 8008d2e:	2200      	movs	r2, #0
 8008d30:	701a      	strb	r2, [r3, #0]
            return 2 ;
 8008d32:	2302      	movs	r3, #2
 8008d34:	e001      	b.n	8008d3a <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 8008d36:	2301      	movs	r3, #1
 8008d38:	425b      	negs	r3, r3
}
 8008d3a:	0018      	movs	r0, r3
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	b004      	add	sp, #16
 8008d40:	bd80      	pop	{r7, pc}

08008d42 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 8008d42:	b580      	push	{r7, lr}
 8008d44:	b082      	sub	sp, #8
 8008d46:	af00      	add	r7, sp, #0
 8008d48:	6078      	str	r0, [r7, #4]
	return m[9] ;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	3309      	adds	r3, #9
 8008d4e:	781b      	ldrb	r3, [r3, #0]
}
 8008d50:	0018      	movs	r0, r3
 8008d52:	46bd      	mov	sp, r7
 8008d54:	b002      	add	sp, #8
 8008d56:	bd80      	pop	{r7, pc}

08008d58 <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 8008d58:	b5b0      	push	{r4, r5, r7, lr}
 8008d5a:	b086      	sub	sp, #24
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	220f      	movs	r2, #15
 8008d64:	212c      	movs	r1, #44	; 0x2c
 8008d66:	0018      	movs	r0, r3
 8008d68:	f7ff ff3c 	bl	8008be4 <my_find_char_position>
 8008d6c:	0003      	movs	r3, r0
 8008d6e:	001a      	movs	r2, r3
 8008d70:	2517      	movs	r5, #23
 8008d72:	197b      	adds	r3, r7, r5
 8008d74:	3201      	adds	r2, #1
 8008d76:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2210      	movs	r2, #16
 8008d7c:	212c      	movs	r1, #44	; 0x2c
 8008d7e:	0018      	movs	r0, r3
 8008d80:	f7ff ff30 	bl	8008be4 <my_find_char_position>
 8008d84:	0003      	movs	r3, r0
 8008d86:	0019      	movs	r1, r3
 8008d88:	2416      	movs	r4, #22
 8008d8a:	193b      	adds	r3, r7, r4
 8008d8c:	197a      	adds	r2, r7, r5
 8008d8e:	7812      	ldrb	r2, [r2, #0]
 8008d90:	1a8a      	subs	r2, r1, r2
 8008d92:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 8008d94:	193b      	adds	r3, r7, r4
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	3301      	adds	r3, #1
 8008d9a:	0018      	movs	r0, r3
 8008d9c:	f000 fb72 	bl	8009484 <malloc>
 8008da0:	0003      	movs	r3, r0
 8008da2:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 8008da4:	197b      	adds	r3, r7, r5
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	18d1      	adds	r1, r2, r3
 8008dac:	193b      	adds	r3, r7, r4
 8008dae:	781a      	ldrb	r2, [r3, #0]
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	0018      	movs	r0, r3
 8008db4:	f001 fe13 	bl	800a9de <strncpy>
	pdop_s[pdop_length] = '\0';
 8008db8:	193b      	adds	r3, r7, r4
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	693a      	ldr	r2, [r7, #16]
 8008dbe:	18d3      	adds	r3, r2, r3
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	0018      	movs	r0, r3
 8008dc8:	f7ff fef8 	bl	8008bbc <my_string2double_conv>
 8008dcc:	0002      	movs	r2, r0
 8008dce:	000b      	movs	r3, r1
 8008dd0:	60ba      	str	r2, [r7, #8]
 8008dd2:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	0018      	movs	r0, r3
 8008dd8:	f000 fb5e 	bl	8009498 <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	68fb      	ldr	r3, [r7, #12]
}
 8008de0:	0010      	movs	r0, r2
 8008de2:	0019      	movs	r1, r3
 8008de4:	46bd      	mov	sp, r7
 8008de6:	b006      	add	sp, #24
 8008de8:	bdb0      	pop	{r4, r5, r7, pc}

08008dea <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 8008dea:	b590      	push	{r4, r7, lr}
 8008dec:	b085      	sub	sp, #20
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 8008df2:	230f      	movs	r3, #15
 8008df4:	18fb      	adds	r3, r7, r3
 8008df6:	2200      	movs	r2, #0
 8008df8:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 8008dfa:	230e      	movs	r3, #14
 8008dfc:	18fb      	adds	r3, r7, r3
 8008dfe:	2201      	movs	r2, #1
 8008e00:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8008e02:	e00f      	b.n	8008e24 <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 8008e04:	220e      	movs	r2, #14
 8008e06:	18bb      	adds	r3, r7, r2
 8008e08:	781b      	ldrb	r3, [r3, #0]
 8008e0a:	18ba      	adds	r2, r7, r2
 8008e0c:	1c59      	adds	r1, r3, #1
 8008e0e:	7011      	strb	r1, [r2, #0]
 8008e10:	001a      	movs	r2, r3
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	189b      	adds	r3, r3, r2
 8008e16:	7819      	ldrb	r1, [r3, #0]
 8008e18:	220f      	movs	r2, #15
 8008e1a:	18bb      	adds	r3, r7, r2
 8008e1c:	18ba      	adds	r2, r7, r2
 8008e1e:	7812      	ldrb	r2, [r2, #0]
 8008e20:	404a      	eors	r2, r1
 8008e22:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 8008e24:	210e      	movs	r1, #14
 8008e26:	187b      	adds	r3, r7, r1
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	18d3      	adds	r3, r2, r3
 8008e2e:	781b      	ldrb	r3, [r3, #0]
 8008e30:	2b2a      	cmp	r3, #42	; 0x2a
 8008e32:	d00a      	beq.n	8008e4a <is_my_nmea_checksum_ok+0x60>
 8008e34:	187b      	adds	r3, r7, r1
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	18d3      	adds	r3, r2, r3
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d003      	beq.n	8008e4a <is_my_nmea_checksum_ok+0x60>
 8008e42:	187b      	adds	r3, r7, r1
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d1dc      	bne.n	8008e04 <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 8008e4a:	230f      	movs	r3, #15
 8008e4c:	18fb      	adds	r3, r7, r3
 8008e4e:	781c      	ldrb	r4, [r3, #0]
 8008e50:	210e      	movs	r1, #14
 8008e52:	187b      	adds	r3, r7, r1
 8008e54:	187a      	adds	r2, r7, r1
 8008e56:	7812      	ldrb	r2, [r2, #0]
 8008e58:	3201      	adds	r2, #1
 8008e5a:	701a      	strb	r2, [r3, #0]
 8008e5c:	187b      	adds	r3, r7, r1
 8008e5e:	781b      	ldrb	r3, [r3, #0]
 8008e60:	687a      	ldr	r2, [r7, #4]
 8008e62:	18d3      	adds	r3, r2, r3
 8008e64:	2210      	movs	r2, #16
 8008e66:	2100      	movs	r1, #0
 8008e68:	0018      	movs	r0, r3
 8008e6a:	f001 fc05 	bl	800a678 <strtol>
 8008e6e:	0003      	movs	r3, r0
 8008e70:	1ae3      	subs	r3, r4, r3
 8008e72:	425a      	negs	r2, r3
 8008e74:	4153      	adcs	r3, r2
 8008e76:	b2db      	uxtb	r3, r3
}
 8008e78:	0018      	movs	r0, r3
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	b005      	add	sp, #20
 8008e7e:	bd90      	pop	{r4, r7, pc}

08008e80 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 8008e80:	b5b0      	push	{r4, r5, r7, lr}
 8008e82:	b086      	sub	sp, #24
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	000a      	movs	r2, r1
 8008e8a:	1cfb      	adds	r3, r7, #3
 8008e8c:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 8008e8e:	2308      	movs	r3, #8
 8008e90:	18fa      	adds	r2, r7, r3
 8008e92:	492f      	ldr	r1, [pc, #188]	; (8008f50 <nmea2decimal+0xd0>)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	0018      	movs	r0, r3
 8008e98:	f001 fd12 	bl	800a8c0 <sscanf>
    min = deg / 100 ;
 8008e9c:	68b8      	ldr	r0, [r7, #8]
 8008e9e:	68f9      	ldr	r1, [r7, #12]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	4b2c      	ldr	r3, [pc, #176]	; (8008f54 <nmea2decimal+0xd4>)
 8008ea4:	f7f7 ffe8 	bl	8000e78 <__aeabi_ddiv>
 8008ea8:	0002      	movs	r2, r0
 8008eaa:	000b      	movs	r3, r1
 8008eac:	613a      	str	r2, [r7, #16]
 8008eae:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 8008eb0:	6938      	ldr	r0, [r7, #16]
 8008eb2:	6979      	ldr	r1, [r7, #20]
 8008eb4:	f7f9 fa3c 	bl	8002330 <__aeabi_d2iz>
 8008eb8:	0003      	movs	r3, r0
 8008eba:	0018      	movs	r0, r3
 8008ebc:	f7f9 fa6e 	bl	800239c <__aeabi_i2d>
 8008ec0:	0002      	movs	r2, r0
 8008ec2:	000b      	movs	r3, r1
 8008ec4:	60ba      	str	r2, [r7, #8]
 8008ec6:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 8008ec8:	68ba      	ldr	r2, [r7, #8]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	6938      	ldr	r0, [r7, #16]
 8008ece:	6979      	ldr	r1, [r7, #20]
 8008ed0:	f7f8 fe8e 	bl	8001bf0 <__aeabi_dsub>
 8008ed4:	0002      	movs	r2, r0
 8008ed6:	000b      	movs	r3, r1
 8008ed8:	0010      	movs	r0, r2
 8008eda:	0019      	movs	r1, r3
 8008edc:	2200      	movs	r2, #0
 8008ede:	4b1e      	ldr	r3, [pc, #120]	; (8008f58 <nmea2decimal+0xd8>)
 8008ee0:	f7f8 fbc4 	bl	800166c <__aeabi_dmul>
 8008ee4:	0002      	movs	r2, r0
 8008ee6:	000b      	movs	r3, r1
 8008ee8:	613a      	str	r2, [r7, #16]
 8008eea:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 8008eec:	2200      	movs	r2, #0
 8008eee:	4b1b      	ldr	r3, [pc, #108]	; (8008f5c <nmea2decimal+0xdc>)
 8008ef0:	6938      	ldr	r0, [r7, #16]
 8008ef2:	6979      	ldr	r1, [r7, #20]
 8008ef4:	f7f7 ffc0 	bl	8000e78 <__aeabi_ddiv>
 8008ef8:	0002      	movs	r2, r0
 8008efa:	000b      	movs	r3, r1
 8008efc:	613a      	str	r2, [r7, #16]
 8008efe:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 8008f00:	1cfb      	adds	r3, r7, #3
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	2b53      	cmp	r3, #83	; 0x53
 8008f06:	d003      	beq.n	8008f10 <nmea2decimal+0x90>
 8008f08:	1cfb      	adds	r3, r7, #3
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	2b57      	cmp	r3, #87	; 0x57
 8008f0e:	d10e      	bne.n	8008f2e <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 8008f10:	68b8      	ldr	r0, [r7, #8]
 8008f12:	68f9      	ldr	r1, [r7, #12]
 8008f14:	693a      	ldr	r2, [r7, #16]
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	f7f7 fc4e 	bl	80007b8 <__aeabi_dadd>
 8008f1c:	0002      	movs	r2, r0
 8008f1e:	000b      	movs	r3, r1
 8008f20:	0011      	movs	r1, r2
 8008f22:	000c      	movs	r4, r1
 8008f24:	2180      	movs	r1, #128	; 0x80
 8008f26:	0609      	lsls	r1, r1, #24
 8008f28:	4059      	eors	r1, r3
 8008f2a:	000d      	movs	r5, r1
 8008f2c:	e009      	b.n	8008f42 <nmea2decimal+0xc2>
    else
    	return deg + min ;
 8008f2e:	68b8      	ldr	r0, [r7, #8]
 8008f30:	68f9      	ldr	r1, [r7, #12]
 8008f32:	693a      	ldr	r2, [r7, #16]
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	f7f7 fc3f 	bl	80007b8 <__aeabi_dadd>
 8008f3a:	0002      	movs	r2, r0
 8008f3c:	000b      	movs	r3, r1
 8008f3e:	0014      	movs	r4, r2
 8008f40:	001d      	movs	r5, r3
}
 8008f42:	0022      	movs	r2, r4
 8008f44:	002b      	movs	r3, r5
 8008f46:	0010      	movs	r0, r2
 8008f48:	0019      	movs	r1, r3
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	b006      	add	sp, #24
 8008f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8008f50:	08012ce8 	.word	0x08012ce8
 8008f54:	40590000 	.word	0x40590000
 8008f58:	40240000 	.word	0x40240000
 8008f5c:	40180000 	.word	0x40180000

08008f60 <get_my_nmea_gngll_coordinates>:

void get_my_nmea_gngll_coordinates ( const char* m , char* latitude_s , char* longitude_s , int32_t* latitude_astro_geo_wr , int32_t* longitude_astro_geo_wr )
{
 8008f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f62:	b091      	sub	sp, #68	; 0x44
 8008f64:	af02      	add	r7, sp, #8
 8008f66:	60f8      	str	r0, [r7, #12]
 8008f68:	60b9      	str	r1, [r7, #8]
 8008f6a:	607a      	str	r2, [r7, #4]
 8008f6c:	603b      	str	r3, [r7, #0]
	char direction ;

	//Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2201      	movs	r2, #1
 8008f72:	212c      	movs	r1, #44	; 0x2c
 8008f74:	0018      	movs	r0, r3
 8008f76:	f7ff fe35 	bl	8008be4 <my_find_char_position>
 8008f7a:	0003      	movs	r3, r0
 8008f7c:	001a      	movs	r2, r3
 8008f7e:	2537      	movs	r5, #55	; 0x37
 8008f80:	197b      	adds	r3, r7, r5
 8008f82:	3201      	adds	r2, #1
 8008f84:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2202      	movs	r2, #2
 8008f8a:	212c      	movs	r1, #44	; 0x2c
 8008f8c:	0018      	movs	r0, r3
 8008f8e:	f7ff fe29 	bl	8008be4 <my_find_char_position>
 8008f92:	0003      	movs	r3, r0
 8008f94:	0019      	movs	r1, r3
 8008f96:	2436      	movs	r4, #54	; 0x36
 8008f98:	193b      	adds	r3, r7, r4
 8008f9a:	197a      	adds	r2, r7, r5
 8008f9c:	7812      	ldrb	r2, [r2, #0]
 8008f9e:	1a8a      	subs	r2, r1, r2
 8008fa0:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8008fa2:	193b      	adds	r3, r7, r4
 8008fa4:	781b      	ldrb	r3, [r3, #0]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	0018      	movs	r0, r3
 8008faa:	f000 fa6b 	bl	8009484 <malloc>
 8008fae:	0003      	movs	r3, r0
 8008fb0:	633b      	str	r3, [r7, #48]	; 0x30
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 8008fb2:	197b      	adds	r3, r7, r5
 8008fb4:	781b      	ldrb	r3, [r3, #0]
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	18d1      	adds	r1, r2, r3
 8008fba:	193b      	adds	r3, r7, r4
 8008fbc:	781a      	ldrb	r2, [r3, #0]
 8008fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fc0:	0018      	movs	r0, r3
 8008fc2:	f001 fd0c 	bl	800a9de <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 8008fc6:	193b      	adds	r3, r7, r4
 8008fc8:	781b      	ldrb	r3, [r3, #0]
 8008fca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fcc:	18d3      	adds	r3, r2, r3
 8008fce:	2200      	movs	r2, #0
 8008fd0:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 8008fd2:	197b      	adds	r3, r7, r5
 8008fd4:	781a      	ldrb	r2, [r3, #0]
 8008fd6:	193b      	adds	r3, r7, r4
 8008fd8:	781b      	ldrb	r3, [r3, #0]
 8008fda:	18d3      	adds	r3, r2, r3
 8008fdc:	3301      	adds	r3, #1
 8008fde:	68fa      	ldr	r2, [r7, #12]
 8008fe0:	18d2      	adds	r2, r2, r3
 8008fe2:	262f      	movs	r6, #47	; 0x2f
 8008fe4:	19bb      	adds	r3, r7, r6
 8008fe6:	7812      	ldrb	r2, [r2, #0]
 8008fe8:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 8008fea:	19bb      	adds	r3, r7, r6
 8008fec:	781a      	ldrb	r2, [r3, #0]
 8008fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ff0:	0011      	movs	r1, r2
 8008ff2:	0018      	movs	r0, r3
 8008ff4:	f7ff ff44 	bl	8008e80 <nmea2decimal>
 8008ff8:	0002      	movs	r2, r0
 8008ffa:	000b      	movs	r3, r1
 8008ffc:	623a      	str	r2, [r7, #32]
 8008ffe:	627b      	str	r3, [r7, #36]	; 0x24
	free ( latitude_s_temp ) ;
 8009000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009002:	0018      	movs	r0, r3
 8009004:	f000 fa48 	bl	8009498 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 8009008:	2200      	movs	r2, #0
 800900a:	4b53      	ldr	r3, [pc, #332]	; (8009158 <get_my_nmea_gngll_coordinates+0x1f8>)
 800900c:	6a38      	ldr	r0, [r7, #32]
 800900e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009010:	f7f8 fb2c 	bl	800166c <__aeabi_dmul>
 8009014:	0002      	movs	r2, r0
 8009016:	000b      	movs	r3, r1
 8009018:	0010      	movs	r0, r2
 800901a:	0019      	movs	r1, r3
 800901c:	f008 f9fc 	bl	8011418 <round>
 8009020:	2200      	movs	r2, #0
 8009022:	4b4d      	ldr	r3, [pc, #308]	; (8009158 <get_my_nmea_gngll_coordinates+0x1f8>)
 8009024:	f7f7 ff28 	bl	8000e78 <__aeabi_ddiv>
 8009028:	0002      	movs	r2, r0
 800902a:	000b      	movs	r3, r1
 800902c:	623a      	str	r2, [r7, #32]
 800902e:	627b      	str	r3, [r7, #36]	; 0x24
	snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
 8009030:	494a      	ldr	r1, [pc, #296]	; (800915c <get_my_nmea_gngll_coordinates+0x1fc>)
 8009032:	68b8      	ldr	r0, [r7, #8]
 8009034:	6a3a      	ldr	r2, [r7, #32]
 8009036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009038:	9200      	str	r2, [sp, #0]
 800903a:	9301      	str	r3, [sp, #4]
 800903c:	000a      	movs	r2, r1
 800903e:	210c      	movs	r1, #12
 8009040:	f001 fbea 	bl	800a818 <snprintf>
	*latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 8009044:	2200      	movs	r2, #0
 8009046:	4b46      	ldr	r3, [pc, #280]	; (8009160 <get_my_nmea_gngll_coordinates+0x200>)
 8009048:	6a38      	ldr	r0, [r7, #32]
 800904a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800904c:	f7f8 fb0e 	bl	800166c <__aeabi_dmul>
 8009050:	0002      	movs	r2, r0
 8009052:	000b      	movs	r3, r1
 8009054:	0010      	movs	r0, r2
 8009056:	0019      	movs	r1, r3
 8009058:	f7f9 f96a 	bl	8002330 <__aeabi_d2iz>
 800905c:	0002      	movs	r2, r0
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	601a      	str	r2, [r3, #0]

	//Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2203      	movs	r2, #3
 8009066:	212c      	movs	r1, #44	; 0x2c
 8009068:	0018      	movs	r0, r3
 800906a:	f7ff fdbb 	bl	8008be4 <my_find_char_position>
 800906e:	0003      	movs	r3, r0
 8009070:	001a      	movs	r2, r3
 8009072:	197b      	adds	r3, r7, r5
 8009074:	3201      	adds	r2, #1
 8009076:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2204      	movs	r2, #4
 800907c:	212c      	movs	r1, #44	; 0x2c
 800907e:	0018      	movs	r0, r3
 8009080:	f7ff fdb0 	bl	8008be4 <my_find_char_position>
 8009084:	0003      	movs	r3, r0
 8009086:	0019      	movs	r1, r3
 8009088:	193b      	adds	r3, r7, r4
 800908a:	197a      	adds	r2, r7, r5
 800908c:	7812      	ldrb	r2, [r2, #0]
 800908e:	1a8a      	subs	r2, r1, r2
 8009090:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 8009092:	193b      	adds	r3, r7, r4
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	3301      	adds	r3, #1
 8009098:	0018      	movs	r0, r3
 800909a:	f000 f9f3 	bl	8009484 <malloc>
 800909e:	0003      	movs	r3, r0
 80090a0:	61fb      	str	r3, [r7, #28]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 80090a2:	197b      	adds	r3, r7, r5
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	68fa      	ldr	r2, [r7, #12]
 80090a8:	18d1      	adds	r1, r2, r3
 80090aa:	193b      	adds	r3, r7, r4
 80090ac:	781a      	ldrb	r2, [r3, #0]
 80090ae:	69fb      	ldr	r3, [r7, #28]
 80090b0:	0018      	movs	r0, r3
 80090b2:	f001 fc94 	bl	800a9de <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 80090b6:	193b      	adds	r3, r7, r4
 80090b8:	781b      	ldrb	r3, [r3, #0]
 80090ba:	69fa      	ldr	r2, [r7, #28]
 80090bc:	18d3      	adds	r3, r2, r3
 80090be:	2200      	movs	r2, #0
 80090c0:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 80090c2:	197b      	adds	r3, r7, r5
 80090c4:	781a      	ldrb	r2, [r3, #0]
 80090c6:	193b      	adds	r3, r7, r4
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	18d3      	adds	r3, r2, r3
 80090cc:	3301      	adds	r3, #1
 80090ce:	68fa      	ldr	r2, [r7, #12]
 80090d0:	18d2      	adds	r2, r2, r3
 80090d2:	19bb      	adds	r3, r7, r6
 80090d4:	7812      	ldrb	r2, [r2, #0]
 80090d6:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 80090d8:	19bb      	adds	r3, r7, r6
 80090da:	781a      	ldrb	r2, [r3, #0]
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	0011      	movs	r1, r2
 80090e0:	0018      	movs	r0, r3
 80090e2:	f7ff fecd 	bl	8008e80 <nmea2decimal>
 80090e6:	0002      	movs	r2, r0
 80090e8:	000b      	movs	r3, r1
 80090ea:	613a      	str	r2, [r7, #16]
 80090ec:	617b      	str	r3, [r7, #20]
	free ( longitude_s_temp ) ;
 80090ee:	69fb      	ldr	r3, [r7, #28]
 80090f0:	0018      	movs	r0, r3
 80090f2:	f000 f9d1 	bl	8009498 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 80090f6:	2200      	movs	r2, #0
 80090f8:	4b17      	ldr	r3, [pc, #92]	; (8009158 <get_my_nmea_gngll_coordinates+0x1f8>)
 80090fa:	6938      	ldr	r0, [r7, #16]
 80090fc:	6979      	ldr	r1, [r7, #20]
 80090fe:	f7f8 fab5 	bl	800166c <__aeabi_dmul>
 8009102:	0002      	movs	r2, r0
 8009104:	000b      	movs	r3, r1
 8009106:	0010      	movs	r0, r2
 8009108:	0019      	movs	r1, r3
 800910a:	f008 f985 	bl	8011418 <round>
 800910e:	2200      	movs	r2, #0
 8009110:	4b11      	ldr	r3, [pc, #68]	; (8009158 <get_my_nmea_gngll_coordinates+0x1f8>)
 8009112:	f7f7 feb1 	bl	8000e78 <__aeabi_ddiv>
 8009116:	0002      	movs	r2, r0
 8009118:	000b      	movs	r3, r1
 800911a:	613a      	str	r2, [r7, #16]
 800911c:	617b      	str	r3, [r7, #20]
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
 800911e:	490f      	ldr	r1, [pc, #60]	; (800915c <get_my_nmea_gngll_coordinates+0x1fc>)
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	693a      	ldr	r2, [r7, #16]
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	9200      	str	r2, [sp, #0]
 8009128:	9301      	str	r3, [sp, #4]
 800912a:	000a      	movs	r2, r1
 800912c:	210c      	movs	r1, #12
 800912e:	f001 fb73 	bl	800a818 <snprintf>
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 8009132:	2200      	movs	r2, #0
 8009134:	4b0a      	ldr	r3, [pc, #40]	; (8009160 <get_my_nmea_gngll_coordinates+0x200>)
 8009136:	6938      	ldr	r0, [r7, #16]
 8009138:	6979      	ldr	r1, [r7, #20]
 800913a:	f7f8 fa97 	bl	800166c <__aeabi_dmul>
 800913e:	0002      	movs	r2, r0
 8009140:	000b      	movs	r3, r1
 8009142:	0010      	movs	r0, r2
 8009144:	0019      	movs	r1, r3
 8009146:	f7f9 f8f3 	bl	8002330 <__aeabi_d2iz>
 800914a:	0002      	movs	r2, r0
 800914c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800914e:	601a      	str	r2, [r3, #0]
}
 8009150:	46c0      	nop			; (mov r8, r8)
 8009152:	46bd      	mov	sp, r7
 8009154:	b00f      	add	sp, #60	; 0x3c
 8009156:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009158:	412e8480 	.word	0x412e8480
 800915c:	08012cec 	.word	0x08012cec
 8009160:	416312d0 	.word	0x416312d0

08009164 <get_my_nmea_rmc_date_yy>:

void get_my_nmea_rmc_date_yy ( const char* m , uint8_t* yy )
{
 8009164:	b590      	push	{r4, r7, lr}
 8009166:	b087      	sub	sp, #28
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2209      	movs	r2, #9
 8009172:	212c      	movs	r1, #44	; 0x2c
 8009174:	0018      	movs	r0, r3
 8009176:	f7ff fd35 	bl	8008be4 <my_find_char_position>
 800917a:	0003      	movs	r3, r0
 800917c:	001a      	movs	r2, r3
 800917e:	2417      	movs	r4, #23
 8009180:	193b      	adds	r3, r7, r4
 8009182:	3205      	adds	r2, #5
 8009184:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 8009186:	2003      	movs	r0, #3
 8009188:	f000 f97c 	bl	8009484 <malloc>
 800918c:	0003      	movs	r3, r0
 800918e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8009190:	193b      	adds	r3, r7, r4
 8009192:	781b      	ldrb	r3, [r3, #0]
 8009194:	687a      	ldr	r2, [r7, #4]
 8009196:	18d1      	adds	r1, r2, r3
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	2202      	movs	r2, #2
 800919c:	0018      	movs	r0, r3
 800919e:	f001 fc1e 	bl	800a9de <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	3302      	adds	r3, #2
 80091a6:	2200      	movs	r2, #0
 80091a8:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 80091aa:	240e      	movs	r4, #14
 80091ac:	193a      	adds	r2, r7, r4
 80091ae:	4909      	ldr	r1, [pc, #36]	; (80091d4 <get_my_nmea_rmc_date_yy+0x70>)
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	0018      	movs	r0, r3
 80091b4:	f001 fb84 	bl	800a8c0 <sscanf>
	free ( s ) ;
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	0018      	movs	r0, r3
 80091bc:	f000 f96c 	bl	8009498 <free>
	*yy = (uint8_t) temp ;
 80091c0:	193b      	adds	r3, r7, r4
 80091c2:	881b      	ldrh	r3, [r3, #0]
 80091c4:	b2da      	uxtb	r2, r3
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	701a      	strb	r2, [r3, #0]

}
 80091ca:	46c0      	nop			; (mov r8, r8)
 80091cc:	46bd      	mov	sp, r7
 80091ce:	b007      	add	sp, #28
 80091d0:	bd90      	pop	{r4, r7, pc}
 80091d2:	46c0      	nop			; (mov r8, r8)
 80091d4:	08012cf4 	.word	0x08012cf4

080091d8 <get_my_nmea_rmc_date_mm>:
void get_my_nmea_rmc_date_mm ( const char* m , uint8_t* mm )
{
 80091d8:	b590      	push	{r4, r7, lr}
 80091da:	b087      	sub	sp, #28
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2209      	movs	r2, #9
 80091e6:	212c      	movs	r1, #44	; 0x2c
 80091e8:	0018      	movs	r0, r3
 80091ea:	f7ff fcfb 	bl	8008be4 <my_find_char_position>
 80091ee:	0003      	movs	r3, r0
 80091f0:	001a      	movs	r2, r3
 80091f2:	2417      	movs	r4, #23
 80091f4:	193b      	adds	r3, r7, r4
 80091f6:	3203      	adds	r2, #3
 80091f8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80091fa:	2003      	movs	r0, #3
 80091fc:	f000 f942 	bl	8009484 <malloc>
 8009200:	0003      	movs	r3, r0
 8009202:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8009204:	193b      	adds	r3, r7, r4
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	18d1      	adds	r1, r2, r3
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	2202      	movs	r2, #2
 8009210:	0018      	movs	r0, r3
 8009212:	f001 fbe4 	bl	800a9de <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	3302      	adds	r3, #2
 800921a:	2200      	movs	r2, #0
 800921c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800921e:	240e      	movs	r4, #14
 8009220:	193a      	adds	r2, r7, r4
 8009222:	4909      	ldr	r1, [pc, #36]	; (8009248 <get_my_nmea_rmc_date_mm+0x70>)
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	0018      	movs	r0, r3
 8009228:	f001 fb4a 	bl	800a8c0 <sscanf>
	free ( s ) ;
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	0018      	movs	r0, r3
 8009230:	f000 f932 	bl	8009498 <free>
	*mm = (uint8_t) temp ;
 8009234:	193b      	adds	r3, r7, r4
 8009236:	881b      	ldrh	r3, [r3, #0]
 8009238:	b2da      	uxtb	r2, r3
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	701a      	strb	r2, [r3, #0]

}
 800923e:	46c0      	nop			; (mov r8, r8)
 8009240:	46bd      	mov	sp, r7
 8009242:	b007      	add	sp, #28
 8009244:	bd90      	pop	{r4, r7, pc}
 8009246:	46c0      	nop			; (mov r8, r8)
 8009248:	08012cf4 	.word	0x08012cf4

0800924c <get_my_nmea_rmc_date_dd>:
void get_my_nmea_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800924c:	b590      	push	{r4, r7, lr}
 800924e:	b087      	sub	sp, #28
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2209      	movs	r2, #9
 800925a:	212c      	movs	r1, #44	; 0x2c
 800925c:	0018      	movs	r0, r3
 800925e:	f7ff fcc1 	bl	8008be4 <my_find_char_position>
 8009262:	0003      	movs	r3, r0
 8009264:	001a      	movs	r2, r3
 8009266:	2417      	movs	r4, #23
 8009268:	193b      	adds	r3, r7, r4
 800926a:	3201      	adds	r2, #1
 800926c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800926e:	2003      	movs	r0, #3
 8009270:	f000 f908 	bl	8009484 <malloc>
 8009274:	0003      	movs	r3, r0
 8009276:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8009278:	193b      	adds	r3, r7, r4
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	18d1      	adds	r1, r2, r3
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	2202      	movs	r2, #2
 8009284:	0018      	movs	r0, r3
 8009286:	f001 fbaa 	bl	800a9de <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	3302      	adds	r3, #2
 800928e:	2200      	movs	r2, #0
 8009290:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 8009292:	240e      	movs	r4, #14
 8009294:	193a      	adds	r2, r7, r4
 8009296:	4909      	ldr	r1, [pc, #36]	; (80092bc <get_my_nmea_rmc_date_dd+0x70>)
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	0018      	movs	r0, r3
 800929c:	f001 fb10 	bl	800a8c0 <sscanf>
	free ( s ) ;
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	0018      	movs	r0, r3
 80092a4:	f000 f8f8 	bl	8009498 <free>
	*dd = (uint8_t) temp ;
 80092a8:	193b      	adds	r3, r7, r4
 80092aa:	881b      	ldrh	r3, [r3, #0]
 80092ac:	b2da      	uxtb	r2, r3
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	701a      	strb	r2, [r3, #0]

}
 80092b2:	46c0      	nop			; (mov r8, r8)
 80092b4:	46bd      	mov	sp, r7
 80092b6:	b007      	add	sp, #28
 80092b8:	bd90      	pop	{r4, r7, pc}
 80092ba:	46c0      	nop			; (mov r8, r8)
 80092bc:	08012cf4 	.word	0x08012cf4

080092c0 <get_my_nmea_rmc_utc_hh>:
void get_my_nmea_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 80092c0:	b590      	push	{r4, r7, lr}
 80092c2:	b087      	sub	sp, #28
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
 80092c8:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2201      	movs	r2, #1
 80092ce:	212c      	movs	r1, #44	; 0x2c
 80092d0:	0018      	movs	r0, r3
 80092d2:	f7ff fc87 	bl	8008be4 <my_find_char_position>
 80092d6:	0003      	movs	r3, r0
 80092d8:	001a      	movs	r2, r3
 80092da:	2417      	movs	r4, #23
 80092dc:	193b      	adds	r3, r7, r4
 80092de:	3201      	adds	r2, #1
 80092e0:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80092e2:	2003      	movs	r0, #3
 80092e4:	f000 f8ce 	bl	8009484 <malloc>
 80092e8:	0003      	movs	r3, r0
 80092ea:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 80092ec:	193b      	adds	r3, r7, r4
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	18d1      	adds	r1, r2, r3
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	2202      	movs	r2, #2
 80092f8:	0018      	movs	r0, r3
 80092fa:	f001 fb70 	bl	800a9de <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	3302      	adds	r3, #2
 8009302:	2200      	movs	r2, #0
 8009304:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 8009306:	240e      	movs	r4, #14
 8009308:	193a      	adds	r2, r7, r4
 800930a:	4909      	ldr	r1, [pc, #36]	; (8009330 <get_my_nmea_rmc_utc_hh+0x70>)
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	0018      	movs	r0, r3
 8009310:	f001 fad6 	bl	800a8c0 <sscanf>
	free ( s ) ;
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	0018      	movs	r0, r3
 8009318:	f000 f8be 	bl	8009498 <free>
	*hh = (uint8_t) temp ;
 800931c:	193b      	adds	r3, r7, r4
 800931e:	881b      	ldrh	r3, [r3, #0]
 8009320:	b2da      	uxtb	r2, r3
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	701a      	strb	r2, [r3, #0]

}
 8009326:	46c0      	nop			; (mov r8, r8)
 8009328:	46bd      	mov	sp, r7
 800932a:	b007      	add	sp, #28
 800932c:	bd90      	pop	{r4, r7, pc}
 800932e:	46c0      	nop			; (mov r8, r8)
 8009330:	08012cf4 	.word	0x08012cf4

08009334 <get_my_nmea_rmc_utc_mm>:
void get_my_nmea_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 8009334:	b590      	push	{r4, r7, lr}
 8009336:	b087      	sub	sp, #28
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2201      	movs	r2, #1
 8009342:	212c      	movs	r1, #44	; 0x2c
 8009344:	0018      	movs	r0, r3
 8009346:	f7ff fc4d 	bl	8008be4 <my_find_char_position>
 800934a:	0003      	movs	r3, r0
 800934c:	001a      	movs	r2, r3
 800934e:	2417      	movs	r4, #23
 8009350:	193b      	adds	r3, r7, r4
 8009352:	3203      	adds	r2, #3
 8009354:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 8009356:	2003      	movs	r0, #3
 8009358:	f000 f894 	bl	8009484 <malloc>
 800935c:	0003      	movs	r3, r0
 800935e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 8009360:	193b      	adds	r3, r7, r4
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	687a      	ldr	r2, [r7, #4]
 8009366:	18d1      	adds	r1, r2, r3
 8009368:	693b      	ldr	r3, [r7, #16]
 800936a:	2202      	movs	r2, #2
 800936c:	0018      	movs	r0, r3
 800936e:	f001 fb36 	bl	800a9de <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	3302      	adds	r3, #2
 8009376:	2200      	movs	r2, #0
 8009378:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800937a:	240e      	movs	r4, #14
 800937c:	193a      	adds	r2, r7, r4
 800937e:	4909      	ldr	r1, [pc, #36]	; (80093a4 <get_my_nmea_rmc_utc_mm+0x70>)
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	0018      	movs	r0, r3
 8009384:	f001 fa9c 	bl	800a8c0 <sscanf>
	free ( s ) ;
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	0018      	movs	r0, r3
 800938c:	f000 f884 	bl	8009498 <free>
	*mm = (uint8_t) temp ;
 8009390:	193b      	adds	r3, r7, r4
 8009392:	881b      	ldrh	r3, [r3, #0]
 8009394:	b2da      	uxtb	r2, r3
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	701a      	strb	r2, [r3, #0]

}
 800939a:	46c0      	nop			; (mov r8, r8)
 800939c:	46bd      	mov	sp, r7
 800939e:	b007      	add	sp, #28
 80093a0:	bd90      	pop	{r4, r7, pc}
 80093a2:	46c0      	nop			; (mov r8, r8)
 80093a4:	08012cf4 	.word	0x08012cf4

080093a8 <get_my_nmea_rmc_utc_ss>:
void get_my_nmea_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 80093a8:	b590      	push	{r4, r7, lr}
 80093aa:	b087      	sub	sp, #28
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2201      	movs	r2, #1
 80093b6:	212c      	movs	r1, #44	; 0x2c
 80093b8:	0018      	movs	r0, r3
 80093ba:	f7ff fc13 	bl	8008be4 <my_find_char_position>
 80093be:	0003      	movs	r3, r0
 80093c0:	001a      	movs	r2, r3
 80093c2:	2417      	movs	r4, #23
 80093c4:	193b      	adds	r3, r7, r4
 80093c6:	3205      	adds	r2, #5
 80093c8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 80093ca:	2003      	movs	r0, #3
 80093cc:	f000 f85a 	bl	8009484 <malloc>
 80093d0:	0003      	movs	r3, r0
 80093d2:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 80093d4:	193b      	adds	r3, r7, r4
 80093d6:	781b      	ldrb	r3, [r3, #0]
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	18d1      	adds	r1, r2, r3
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	2202      	movs	r2, #2
 80093e0:	0018      	movs	r0, r3
 80093e2:	f001 fafc 	bl	800a9de <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 80093e6:	693b      	ldr	r3, [r7, #16]
 80093e8:	3302      	adds	r3, #2
 80093ea:	2200      	movs	r2, #0
 80093ec:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 80093ee:	240e      	movs	r4, #14
 80093f0:	193a      	adds	r2, r7, r4
 80093f2:	4909      	ldr	r1, [pc, #36]	; (8009418 <get_my_nmea_rmc_utc_ss+0x70>)
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	0018      	movs	r0, r3
 80093f8:	f001 fa62 	bl	800a8c0 <sscanf>
	free ( s ) ;
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	0018      	movs	r0, r3
 8009400:	f000 f84a 	bl	8009498 <free>
	*ss = (uint8_t) temp ;
 8009404:	193b      	adds	r3, r7, r4
 8009406:	881b      	ldrh	r3, [r3, #0]
 8009408:	b2da      	uxtb	r2, r3
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	701a      	strb	r2, [r3, #0]

}
 800940e:	46c0      	nop			; (mov r8, r8)
 8009410:	46bd      	mov	sp, r7
 8009412:	b007      	add	sp, #28
 8009414:	bd90      	pop	{r4, r7, pc}
 8009416:	46c0      	nop			; (mov r8, r8)
 8009418:	08012cf4 	.word	0x08012cf4

0800941c <get_my_nmea_rmc_utc_sss>:
void get_my_nmea_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800941c:	b590      	push	{r4, r7, lr}
 800941e:	b085      	sub	sp, #20
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2201      	movs	r2, #1
 800942a:	212c      	movs	r1, #44	; 0x2c
 800942c:	0018      	movs	r0, r3
 800942e:	f7ff fbd9 	bl	8008be4 <my_find_char_position>
 8009432:	0003      	movs	r3, r0
 8009434:	001a      	movs	r2, r3
 8009436:	240f      	movs	r4, #15
 8009438:	193b      	adds	r3, r7, r4
 800943a:	3208      	adds	r2, #8
 800943c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800943e:	2004      	movs	r0, #4
 8009440:	f000 f820 	bl	8009484 <malloc>
 8009444:	0003      	movs	r3, r0
 8009446:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu acucha
 8009448:	193b      	adds	r3, r7, r4
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	687a      	ldr	r2, [r7, #4]
 800944e:	18d1      	adds	r1, r2, r3
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	2203      	movs	r2, #3
 8009454:	0018      	movs	r0, r3
 8009456:	f001 fac2 	bl	800a9de <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	3303      	adds	r3, #3
 800945e:	2200      	movs	r2, #0
 8009460:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	4906      	ldr	r1, [pc, #24]	; (8009480 <get_my_nmea_rmc_utc_sss+0x64>)
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	0018      	movs	r0, r3
 800946a:	f001 fa29 	bl	800a8c0 <sscanf>
	free ( s ) ;
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	0018      	movs	r0, r3
 8009472:	f000 f811 	bl	8009498 <free>
}
 8009476:	46c0      	nop			; (mov r8, r8)
 8009478:	46bd      	mov	sp, r7
 800947a:	b005      	add	sp, #20
 800947c:	bd90      	pop	{r4, r7, pc}
 800947e:	46c0      	nop			; (mov r8, r8)
 8009480:	08012cf8 	.word	0x08012cf8

08009484 <malloc>:
 8009484:	b510      	push	{r4, lr}
 8009486:	4b03      	ldr	r3, [pc, #12]	; (8009494 <malloc+0x10>)
 8009488:	0001      	movs	r1, r0
 800948a:	6818      	ldr	r0, [r3, #0]
 800948c:	f000 f80e 	bl	80094ac <_malloc_r>
 8009490:	bd10      	pop	{r4, pc}
 8009492:	46c0      	nop			; (mov r8, r8)
 8009494:	200006e0 	.word	0x200006e0

08009498 <free>:
 8009498:	b510      	push	{r4, lr}
 800949a:	4b03      	ldr	r3, [pc, #12]	; (80094a8 <free+0x10>)
 800949c:	0001      	movs	r1, r0
 800949e:	6818      	ldr	r0, [r3, #0]
 80094a0:	f001 fbe4 	bl	800ac6c <_free_r>
 80094a4:	bd10      	pop	{r4, pc}
 80094a6:	46c0      	nop			; (mov r8, r8)
 80094a8:	200006e0 	.word	0x200006e0

080094ac <_malloc_r>:
 80094ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094ae:	000d      	movs	r5, r1
 80094b0:	b087      	sub	sp, #28
 80094b2:	350b      	adds	r5, #11
 80094b4:	9001      	str	r0, [sp, #4]
 80094b6:	2d16      	cmp	r5, #22
 80094b8:	d908      	bls.n	80094cc <_malloc_r+0x20>
 80094ba:	2207      	movs	r2, #7
 80094bc:	4395      	bics	r5, r2
 80094be:	d506      	bpl.n	80094ce <_malloc_r+0x22>
 80094c0:	230c      	movs	r3, #12
 80094c2:	9a01      	ldr	r2, [sp, #4]
 80094c4:	6013      	str	r3, [r2, #0]
 80094c6:	2000      	movs	r0, #0
 80094c8:	b007      	add	sp, #28
 80094ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094cc:	2510      	movs	r5, #16
 80094ce:	42a9      	cmp	r1, r5
 80094d0:	d8f6      	bhi.n	80094c0 <_malloc_r+0x14>
 80094d2:	9801      	ldr	r0, [sp, #4]
 80094d4:	f000 f9fe 	bl	80098d4 <__malloc_lock>
 80094d8:	23fc      	movs	r3, #252	; 0xfc
 80094da:	4ebe      	ldr	r6, [pc, #760]	; (80097d4 <_malloc_r+0x328>)
 80094dc:	005b      	lsls	r3, r3, #1
 80094de:	429d      	cmp	r5, r3
 80094e0:	d219      	bcs.n	8009516 <_malloc_r+0x6a>
 80094e2:	002a      	movs	r2, r5
 80094e4:	3208      	adds	r2, #8
 80094e6:	18b2      	adds	r2, r6, r2
 80094e8:	0011      	movs	r1, r2
 80094ea:	6854      	ldr	r4, [r2, #4]
 80094ec:	3908      	subs	r1, #8
 80094ee:	08eb      	lsrs	r3, r5, #3
 80094f0:	428c      	cmp	r4, r1
 80094f2:	d103      	bne.n	80094fc <_malloc_r+0x50>
 80094f4:	68d4      	ldr	r4, [r2, #12]
 80094f6:	3302      	adds	r3, #2
 80094f8:	42a2      	cmp	r2, r4
 80094fa:	d022      	beq.n	8009542 <_malloc_r+0x96>
 80094fc:	2203      	movs	r2, #3
 80094fe:	6863      	ldr	r3, [r4, #4]
 8009500:	68a1      	ldr	r1, [r4, #8]
 8009502:	4393      	bics	r3, r2
 8009504:	68e2      	ldr	r2, [r4, #12]
 8009506:	18e3      	adds	r3, r4, r3
 8009508:	60ca      	str	r2, [r1, #12]
 800950a:	6091      	str	r1, [r2, #8]
 800950c:	2201      	movs	r2, #1
 800950e:	6859      	ldr	r1, [r3, #4]
 8009510:	430a      	orrs	r2, r1
 8009512:	605a      	str	r2, [r3, #4]
 8009514:	e02a      	b.n	800956c <_malloc_r+0xc0>
 8009516:	233f      	movs	r3, #63	; 0x3f
 8009518:	0a6a      	lsrs	r2, r5, #9
 800951a:	d003      	beq.n	8009524 <_malloc_r+0x78>
 800951c:	2a04      	cmp	r2, #4
 800951e:	d82b      	bhi.n	8009578 <_malloc_r+0xcc>
 8009520:	09ab      	lsrs	r3, r5, #6
 8009522:	3338      	adds	r3, #56	; 0x38
 8009524:	2203      	movs	r2, #3
 8009526:	4694      	mov	ip, r2
 8009528:	00d9      	lsls	r1, r3, #3
 800952a:	1989      	adds	r1, r1, r6
 800952c:	68cc      	ldr	r4, [r1, #12]
 800952e:	428c      	cmp	r4, r1
 8009530:	d006      	beq.n	8009540 <_malloc_r+0x94>
 8009532:	4660      	mov	r0, ip
 8009534:	6862      	ldr	r2, [r4, #4]
 8009536:	4382      	bics	r2, r0
 8009538:	1b57      	subs	r7, r2, r5
 800953a:	2f0f      	cmp	r7, #15
 800953c:	dd34      	ble.n	80095a8 <_malloc_r+0xfc>
 800953e:	3b01      	subs	r3, #1
 8009540:	3301      	adds	r3, #1
 8009542:	6934      	ldr	r4, [r6, #16]
 8009544:	49a4      	ldr	r1, [pc, #656]	; (80097d8 <_malloc_r+0x32c>)
 8009546:	428c      	cmp	r4, r1
 8009548:	d055      	beq.n	80095f6 <_malloc_r+0x14a>
 800954a:	2003      	movs	r0, #3
 800954c:	6862      	ldr	r2, [r4, #4]
 800954e:	4382      	bics	r2, r0
 8009550:	1b50      	subs	r0, r2, r5
 8009552:	280f      	cmp	r0, #15
 8009554:	dd36      	ble.n	80095c4 <_malloc_r+0x118>
 8009556:	2301      	movs	r3, #1
 8009558:	1967      	adds	r7, r4, r5
 800955a:	431d      	orrs	r5, r3
 800955c:	4303      	orrs	r3, r0
 800955e:	6065      	str	r5, [r4, #4]
 8009560:	6177      	str	r7, [r6, #20]
 8009562:	6137      	str	r7, [r6, #16]
 8009564:	60f9      	str	r1, [r7, #12]
 8009566:	60b9      	str	r1, [r7, #8]
 8009568:	607b      	str	r3, [r7, #4]
 800956a:	50a0      	str	r0, [r4, r2]
 800956c:	9801      	ldr	r0, [sp, #4]
 800956e:	f000 f9b9 	bl	80098e4 <__malloc_unlock>
 8009572:	0020      	movs	r0, r4
 8009574:	3008      	adds	r0, #8
 8009576:	e7a7      	b.n	80094c8 <_malloc_r+0x1c>
 8009578:	2a14      	cmp	r2, #20
 800957a:	d802      	bhi.n	8009582 <_malloc_r+0xd6>
 800957c:	0013      	movs	r3, r2
 800957e:	335b      	adds	r3, #91	; 0x5b
 8009580:	e7d0      	b.n	8009524 <_malloc_r+0x78>
 8009582:	2a54      	cmp	r2, #84	; 0x54
 8009584:	d802      	bhi.n	800958c <_malloc_r+0xe0>
 8009586:	0b2b      	lsrs	r3, r5, #12
 8009588:	336e      	adds	r3, #110	; 0x6e
 800958a:	e7cb      	b.n	8009524 <_malloc_r+0x78>
 800958c:	23aa      	movs	r3, #170	; 0xaa
 800958e:	005b      	lsls	r3, r3, #1
 8009590:	429a      	cmp	r2, r3
 8009592:	d802      	bhi.n	800959a <_malloc_r+0xee>
 8009594:	0beb      	lsrs	r3, r5, #15
 8009596:	3377      	adds	r3, #119	; 0x77
 8009598:	e7c4      	b.n	8009524 <_malloc_r+0x78>
 800959a:	4990      	ldr	r1, [pc, #576]	; (80097dc <_malloc_r+0x330>)
 800959c:	237e      	movs	r3, #126	; 0x7e
 800959e:	428a      	cmp	r2, r1
 80095a0:	d8c0      	bhi.n	8009524 <_malloc_r+0x78>
 80095a2:	0cab      	lsrs	r3, r5, #18
 80095a4:	337c      	adds	r3, #124	; 0x7c
 80095a6:	e7bd      	b.n	8009524 <_malloc_r+0x78>
 80095a8:	68e0      	ldr	r0, [r4, #12]
 80095aa:	2f00      	cmp	r7, #0
 80095ac:	db08      	blt.n	80095c0 <_malloc_r+0x114>
 80095ae:	68a3      	ldr	r3, [r4, #8]
 80095b0:	60d8      	str	r0, [r3, #12]
 80095b2:	6083      	str	r3, [r0, #8]
 80095b4:	2301      	movs	r3, #1
 80095b6:	18a2      	adds	r2, r4, r2
 80095b8:	6851      	ldr	r1, [r2, #4]
 80095ba:	430b      	orrs	r3, r1
 80095bc:	6053      	str	r3, [r2, #4]
 80095be:	e7d5      	b.n	800956c <_malloc_r+0xc0>
 80095c0:	0004      	movs	r4, r0
 80095c2:	e7b4      	b.n	800952e <_malloc_r+0x82>
 80095c4:	6171      	str	r1, [r6, #20]
 80095c6:	6131      	str	r1, [r6, #16]
 80095c8:	2800      	cmp	r0, #0
 80095ca:	daf3      	bge.n	80095b4 <_malloc_r+0x108>
 80095cc:	6871      	ldr	r1, [r6, #4]
 80095ce:	468c      	mov	ip, r1
 80095d0:	2180      	movs	r1, #128	; 0x80
 80095d2:	0089      	lsls	r1, r1, #2
 80095d4:	428a      	cmp	r2, r1
 80095d6:	d300      	bcc.n	80095da <_malloc_r+0x12e>
 80095d8:	e08c      	b.n	80096f4 <_malloc_r+0x248>
 80095da:	08d1      	lsrs	r1, r2, #3
 80095dc:	0950      	lsrs	r0, r2, #5
 80095de:	2201      	movs	r2, #1
 80095e0:	4082      	lsls	r2, r0
 80095e2:	4660      	mov	r0, ip
 80095e4:	4302      	orrs	r2, r0
 80095e6:	6072      	str	r2, [r6, #4]
 80095e8:	00ca      	lsls	r2, r1, #3
 80095ea:	1992      	adds	r2, r2, r6
 80095ec:	6891      	ldr	r1, [r2, #8]
 80095ee:	60e2      	str	r2, [r4, #12]
 80095f0:	60a1      	str	r1, [r4, #8]
 80095f2:	6094      	str	r4, [r2, #8]
 80095f4:	60cc      	str	r4, [r1, #12]
 80095f6:	2201      	movs	r2, #1
 80095f8:	4876      	ldr	r0, [pc, #472]	; (80097d4 <_malloc_r+0x328>)
 80095fa:	1099      	asrs	r1, r3, #2
 80095fc:	408a      	lsls	r2, r1
 80095fe:	6841      	ldr	r1, [r0, #4]
 8009600:	4291      	cmp	r1, r2
 8009602:	d328      	bcc.n	8009656 <_malloc_r+0x1aa>
 8009604:	420a      	tst	r2, r1
 8009606:	d105      	bne.n	8009614 <_malloc_r+0x168>
 8009608:	2403      	movs	r4, #3
 800960a:	43a3      	bics	r3, r4
 800960c:	0052      	lsls	r2, r2, #1
 800960e:	3304      	adds	r3, #4
 8009610:	420a      	tst	r2, r1
 8009612:	d0fb      	beq.n	800960c <_malloc_r+0x160>
 8009614:	496f      	ldr	r1, [pc, #444]	; (80097d4 <_malloc_r+0x328>)
 8009616:	9104      	str	r1, [sp, #16]
 8009618:	00d9      	lsls	r1, r3, #3
 800961a:	1841      	adds	r1, r0, r1
 800961c:	468c      	mov	ip, r1
 800961e:	000f      	movs	r7, r1
 8009620:	9302      	str	r3, [sp, #8]
 8009622:	68fc      	ldr	r4, [r7, #12]
 8009624:	42bc      	cmp	r4, r7
 8009626:	d000      	beq.n	800962a <_malloc_r+0x17e>
 8009628:	e09b      	b.n	8009762 <_malloc_r+0x2b6>
 800962a:	2403      	movs	r4, #3
 800962c:	9902      	ldr	r1, [sp, #8]
 800962e:	3708      	adds	r7, #8
 8009630:	3101      	adds	r1, #1
 8009632:	9102      	str	r1, [sp, #8]
 8009634:	4221      	tst	r1, r4
 8009636:	d1f4      	bne.n	8009622 <_malloc_r+0x176>
 8009638:	2103      	movs	r1, #3
 800963a:	420b      	tst	r3, r1
 800963c:	d000      	beq.n	8009640 <_malloc_r+0x194>
 800963e:	e0b7      	b.n	80097b0 <_malloc_r+0x304>
 8009640:	6843      	ldr	r3, [r0, #4]
 8009642:	4393      	bics	r3, r2
 8009644:	6043      	str	r3, [r0, #4]
 8009646:	9b04      	ldr	r3, [sp, #16]
 8009648:	0052      	lsls	r2, r2, #1
 800964a:	6859      	ldr	r1, [r3, #4]
 800964c:	4291      	cmp	r1, r2
 800964e:	d302      	bcc.n	8009656 <_malloc_r+0x1aa>
 8009650:	2a00      	cmp	r2, #0
 8009652:	d000      	beq.n	8009656 <_malloc_r+0x1aa>
 8009654:	e0bb      	b.n	80097ce <_malloc_r+0x322>
 8009656:	2203      	movs	r2, #3
 8009658:	6883      	ldr	r3, [r0, #8]
 800965a:	9302      	str	r3, [sp, #8]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	4393      	bics	r3, r2
 8009660:	9303      	str	r3, [sp, #12]
 8009662:	42ab      	cmp	r3, r5
 8009664:	d303      	bcc.n	800966e <_malloc_r+0x1c2>
 8009666:	1b59      	subs	r1, r3, r5
 8009668:	290f      	cmp	r1, #15
 800966a:	dd00      	ble.n	800966e <_malloc_r+0x1c2>
 800966c:	e123      	b.n	80098b6 <_malloc_r+0x40a>
 800966e:	9b02      	ldr	r3, [sp, #8]
 8009670:	9a03      	ldr	r2, [sp, #12]
 8009672:	2008      	movs	r0, #8
 8009674:	189e      	adds	r6, r3, r2
 8009676:	4b5a      	ldr	r3, [pc, #360]	; (80097e0 <_malloc_r+0x334>)
 8009678:	681f      	ldr	r7, [r3, #0]
 800967a:	f001 fa71 	bl	800ab60 <sysconf>
 800967e:	4b59      	ldr	r3, [pc, #356]	; (80097e4 <_malloc_r+0x338>)
 8009680:	3710      	adds	r7, #16
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	197f      	adds	r7, r7, r5
 8009686:	9004      	str	r0, [sp, #16]
 8009688:	3301      	adds	r3, #1
 800968a:	d003      	beq.n	8009694 <_malloc_r+0x1e8>
 800968c:	1e7b      	subs	r3, r7, #1
 800968e:	181b      	adds	r3, r3, r0
 8009690:	4247      	negs	r7, r0
 8009692:	401f      	ands	r7, r3
 8009694:	0039      	movs	r1, r7
 8009696:	9801      	ldr	r0, [sp, #4]
 8009698:	f001 fa0e 	bl	800aab8 <_sbrk_r>
 800969c:	0004      	movs	r4, r0
 800969e:	1c43      	adds	r3, r0, #1
 80096a0:	d100      	bne.n	80096a4 <_malloc_r+0x1f8>
 80096a2:	e0de      	b.n	8009862 <_malloc_r+0x3b6>
 80096a4:	4286      	cmp	r6, r0
 80096a6:	d904      	bls.n	80096b2 <_malloc_r+0x206>
 80096a8:	4b4a      	ldr	r3, [pc, #296]	; (80097d4 <_malloc_r+0x328>)
 80096aa:	9a02      	ldr	r2, [sp, #8]
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d000      	beq.n	80096b2 <_malloc_r+0x206>
 80096b0:	e0d7      	b.n	8009862 <_malloc_r+0x3b6>
 80096b2:	4a4d      	ldr	r2, [pc, #308]	; (80097e8 <_malloc_r+0x33c>)
 80096b4:	6813      	ldr	r3, [r2, #0]
 80096b6:	18fb      	adds	r3, r7, r3
 80096b8:	6013      	str	r3, [r2, #0]
 80096ba:	9a04      	ldr	r2, [sp, #16]
 80096bc:	3a01      	subs	r2, #1
 80096be:	42a6      	cmp	r6, r4
 80096c0:	d000      	beq.n	80096c4 <_malloc_r+0x218>
 80096c2:	e097      	b.n	80097f4 <_malloc_r+0x348>
 80096c4:	4216      	tst	r6, r2
 80096c6:	d000      	beq.n	80096ca <_malloc_r+0x21e>
 80096c8:	e094      	b.n	80097f4 <_malloc_r+0x348>
 80096ca:	4b42      	ldr	r3, [pc, #264]	; (80097d4 <_malloc_r+0x328>)
 80096cc:	689a      	ldr	r2, [r3, #8]
 80096ce:	9b03      	ldr	r3, [sp, #12]
 80096d0:	19df      	adds	r7, r3, r7
 80096d2:	2301      	movs	r3, #1
 80096d4:	433b      	orrs	r3, r7
 80096d6:	6053      	str	r3, [r2, #4]
 80096d8:	4b43      	ldr	r3, [pc, #268]	; (80097e8 <_malloc_r+0x33c>)
 80096da:	4a44      	ldr	r2, [pc, #272]	; (80097ec <_malloc_r+0x340>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	6811      	ldr	r1, [r2, #0]
 80096e0:	428b      	cmp	r3, r1
 80096e2:	d900      	bls.n	80096e6 <_malloc_r+0x23a>
 80096e4:	6013      	str	r3, [r2, #0]
 80096e6:	4a42      	ldr	r2, [pc, #264]	; (80097f0 <_malloc_r+0x344>)
 80096e8:	6811      	ldr	r1, [r2, #0]
 80096ea:	428b      	cmp	r3, r1
 80096ec:	d800      	bhi.n	80096f0 <_malloc_r+0x244>
 80096ee:	e0b8      	b.n	8009862 <_malloc_r+0x3b6>
 80096f0:	6013      	str	r3, [r2, #0]
 80096f2:	e0b6      	b.n	8009862 <_malloc_r+0x3b6>
 80096f4:	0a50      	lsrs	r0, r2, #9
 80096f6:	2804      	cmp	r0, #4
 80096f8:	d811      	bhi.n	800971e <_malloc_r+0x272>
 80096fa:	0991      	lsrs	r1, r2, #6
 80096fc:	3138      	adds	r1, #56	; 0x38
 80096fe:	00cf      	lsls	r7, r1, #3
 8009700:	19bf      	adds	r7, r7, r6
 8009702:	68b8      	ldr	r0, [r7, #8]
 8009704:	4287      	cmp	r7, r0
 8009706:	d125      	bne.n	8009754 <_malloc_r+0x2a8>
 8009708:	2201      	movs	r2, #1
 800970a:	1089      	asrs	r1, r1, #2
 800970c:	408a      	lsls	r2, r1
 800970e:	4661      	mov	r1, ip
 8009710:	430a      	orrs	r2, r1
 8009712:	6072      	str	r2, [r6, #4]
 8009714:	60e7      	str	r7, [r4, #12]
 8009716:	60a0      	str	r0, [r4, #8]
 8009718:	60bc      	str	r4, [r7, #8]
 800971a:	60c4      	str	r4, [r0, #12]
 800971c:	e76b      	b.n	80095f6 <_malloc_r+0x14a>
 800971e:	2814      	cmp	r0, #20
 8009720:	d802      	bhi.n	8009728 <_malloc_r+0x27c>
 8009722:	0001      	movs	r1, r0
 8009724:	315b      	adds	r1, #91	; 0x5b
 8009726:	e7ea      	b.n	80096fe <_malloc_r+0x252>
 8009728:	2854      	cmp	r0, #84	; 0x54
 800972a:	d802      	bhi.n	8009732 <_malloc_r+0x286>
 800972c:	0b11      	lsrs	r1, r2, #12
 800972e:	316e      	adds	r1, #110	; 0x6e
 8009730:	e7e5      	b.n	80096fe <_malloc_r+0x252>
 8009732:	21aa      	movs	r1, #170	; 0xaa
 8009734:	0049      	lsls	r1, r1, #1
 8009736:	4288      	cmp	r0, r1
 8009738:	d802      	bhi.n	8009740 <_malloc_r+0x294>
 800973a:	0bd1      	lsrs	r1, r2, #15
 800973c:	3177      	adds	r1, #119	; 0x77
 800973e:	e7de      	b.n	80096fe <_malloc_r+0x252>
 8009740:	4f26      	ldr	r7, [pc, #152]	; (80097dc <_malloc_r+0x330>)
 8009742:	217e      	movs	r1, #126	; 0x7e
 8009744:	42b8      	cmp	r0, r7
 8009746:	d8da      	bhi.n	80096fe <_malloc_r+0x252>
 8009748:	0c91      	lsrs	r1, r2, #18
 800974a:	317c      	adds	r1, #124	; 0x7c
 800974c:	e7d7      	b.n	80096fe <_malloc_r+0x252>
 800974e:	6880      	ldr	r0, [r0, #8]
 8009750:	4287      	cmp	r7, r0
 8009752:	d004      	beq.n	800975e <_malloc_r+0x2b2>
 8009754:	2603      	movs	r6, #3
 8009756:	6841      	ldr	r1, [r0, #4]
 8009758:	43b1      	bics	r1, r6
 800975a:	4291      	cmp	r1, r2
 800975c:	d8f7      	bhi.n	800974e <_malloc_r+0x2a2>
 800975e:	68c7      	ldr	r7, [r0, #12]
 8009760:	e7d8      	b.n	8009714 <_malloc_r+0x268>
 8009762:	2603      	movs	r6, #3
 8009764:	6861      	ldr	r1, [r4, #4]
 8009766:	43b1      	bics	r1, r6
 8009768:	9103      	str	r1, [sp, #12]
 800976a:	68e6      	ldr	r6, [r4, #12]
 800976c:	1b49      	subs	r1, r1, r5
 800976e:	290f      	cmp	r1, #15
 8009770:	dd10      	ble.n	8009794 <_malloc_r+0x2e8>
 8009772:	2201      	movs	r2, #1
 8009774:	1963      	adds	r3, r4, r5
 8009776:	4315      	orrs	r5, r2
 8009778:	6065      	str	r5, [r4, #4]
 800977a:	68a5      	ldr	r5, [r4, #8]
 800977c:	430a      	orrs	r2, r1
 800977e:	60ee      	str	r6, [r5, #12]
 8009780:	60b5      	str	r5, [r6, #8]
 8009782:	6143      	str	r3, [r0, #20]
 8009784:	6103      	str	r3, [r0, #16]
 8009786:	4814      	ldr	r0, [pc, #80]	; (80097d8 <_malloc_r+0x32c>)
 8009788:	605a      	str	r2, [r3, #4]
 800978a:	60d8      	str	r0, [r3, #12]
 800978c:	6098      	str	r0, [r3, #8]
 800978e:	9b03      	ldr	r3, [sp, #12]
 8009790:	50e1      	str	r1, [r4, r3]
 8009792:	e6eb      	b.n	800956c <_malloc_r+0xc0>
 8009794:	2900      	cmp	r1, #0
 8009796:	db09      	blt.n	80097ac <_malloc_r+0x300>
 8009798:	9b03      	ldr	r3, [sp, #12]
 800979a:	18e1      	adds	r1, r4, r3
 800979c:	2301      	movs	r3, #1
 800979e:	684a      	ldr	r2, [r1, #4]
 80097a0:	4313      	orrs	r3, r2
 80097a2:	604b      	str	r3, [r1, #4]
 80097a4:	68a3      	ldr	r3, [r4, #8]
 80097a6:	60de      	str	r6, [r3, #12]
 80097a8:	60b3      	str	r3, [r6, #8]
 80097aa:	e6df      	b.n	800956c <_malloc_r+0xc0>
 80097ac:	0034      	movs	r4, r6
 80097ae:	e739      	b.n	8009624 <_malloc_r+0x178>
 80097b0:	2108      	movs	r1, #8
 80097b2:	4249      	negs	r1, r1
 80097b4:	448c      	add	ip, r1
 80097b6:	4661      	mov	r1, ip
 80097b8:	6889      	ldr	r1, [r1, #8]
 80097ba:	3b01      	subs	r3, #1
 80097bc:	4561      	cmp	r1, ip
 80097be:	d100      	bne.n	80097c2 <_malloc_r+0x316>
 80097c0:	e73a      	b.n	8009638 <_malloc_r+0x18c>
 80097c2:	e740      	b.n	8009646 <_malloc_r+0x19a>
 80097c4:	3304      	adds	r3, #4
 80097c6:	0052      	lsls	r2, r2, #1
 80097c8:	420a      	tst	r2, r1
 80097ca:	d0fb      	beq.n	80097c4 <_malloc_r+0x318>
 80097cc:	e724      	b.n	8009618 <_malloc_r+0x16c>
 80097ce:	9b02      	ldr	r3, [sp, #8]
 80097d0:	e7fa      	b.n	80097c8 <_malloc_r+0x31c>
 80097d2:	46c0      	nop			; (mov r8, r8)
 80097d4:	20000034 	.word	0x20000034
 80097d8:	2000003c 	.word	0x2000003c
 80097dc:	00000554 	.word	0x00000554
 80097e0:	20000d94 	.word	0x20000d94
 80097e4:	2000043c 	.word	0x2000043c
 80097e8:	20000d64 	.word	0x20000d64
 80097ec:	20000d8c 	.word	0x20000d8c
 80097f0:	20000d90 	.word	0x20000d90
 80097f4:	4934      	ldr	r1, [pc, #208]	; (80098c8 <_malloc_r+0x41c>)
 80097f6:	6808      	ldr	r0, [r1, #0]
 80097f8:	3001      	adds	r0, #1
 80097fa:	d140      	bne.n	800987e <_malloc_r+0x3d2>
 80097fc:	600c      	str	r4, [r1, #0]
 80097fe:	2107      	movs	r1, #7
 8009800:	0026      	movs	r6, r4
 8009802:	2300      	movs	r3, #0
 8009804:	400e      	ands	r6, r1
 8009806:	420c      	tst	r4, r1
 8009808:	d002      	beq.n	8009810 <_malloc_r+0x364>
 800980a:	3308      	adds	r3, #8
 800980c:	1b9b      	subs	r3, r3, r6
 800980e:	18e4      	adds	r4, r4, r3
 8009810:	19e1      	adds	r1, r4, r7
 8009812:	9105      	str	r1, [sp, #20]
 8009814:	9f05      	ldr	r7, [sp, #20]
 8009816:	9904      	ldr	r1, [sp, #16]
 8009818:	4017      	ands	r7, r2
 800981a:	18cb      	adds	r3, r1, r3
 800981c:	1bdf      	subs	r7, r3, r7
 800981e:	4017      	ands	r7, r2
 8009820:	0039      	movs	r1, r7
 8009822:	9801      	ldr	r0, [sp, #4]
 8009824:	f001 f948 	bl	800aab8 <_sbrk_r>
 8009828:	1c43      	adds	r3, r0, #1
 800982a:	d107      	bne.n	800983c <_malloc_r+0x390>
 800982c:	1e37      	subs	r7, r6, #0
 800982e:	9805      	ldr	r0, [sp, #20]
 8009830:	d004      	beq.n	800983c <_malloc_r+0x390>
 8009832:	0030      	movs	r0, r6
 8009834:	2700      	movs	r7, #0
 8009836:	9b05      	ldr	r3, [sp, #20]
 8009838:	3808      	subs	r0, #8
 800983a:	1818      	adds	r0, r3, r0
 800983c:	4a23      	ldr	r2, [pc, #140]	; (80098cc <_malloc_r+0x420>)
 800983e:	1b00      	subs	r0, r0, r4
 8009840:	6813      	ldr	r3, [r2, #0]
 8009842:	19c0      	adds	r0, r0, r7
 8009844:	19db      	adds	r3, r3, r7
 8009846:	6013      	str	r3, [r2, #0]
 8009848:	2201      	movs	r2, #1
 800984a:	4b21      	ldr	r3, [pc, #132]	; (80098d0 <_malloc_r+0x424>)
 800984c:	9902      	ldr	r1, [sp, #8]
 800984e:	4310      	orrs	r0, r2
 8009850:	609c      	str	r4, [r3, #8]
 8009852:	6060      	str	r0, [r4, #4]
 8009854:	4299      	cmp	r1, r3
 8009856:	d100      	bne.n	800985a <_malloc_r+0x3ae>
 8009858:	e73e      	b.n	80096d8 <_malloc_r+0x22c>
 800985a:	9b03      	ldr	r3, [sp, #12]
 800985c:	2b0f      	cmp	r3, #15
 800985e:	d813      	bhi.n	8009888 <_malloc_r+0x3dc>
 8009860:	6062      	str	r2, [r4, #4]
 8009862:	2203      	movs	r2, #3
 8009864:	4b1a      	ldr	r3, [pc, #104]	; (80098d0 <_malloc_r+0x424>)
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	4393      	bics	r3, r2
 800986c:	1b59      	subs	r1, r3, r5
 800986e:	42ab      	cmp	r3, r5
 8009870:	d301      	bcc.n	8009876 <_malloc_r+0x3ca>
 8009872:	290f      	cmp	r1, #15
 8009874:	dc1f      	bgt.n	80098b6 <_malloc_r+0x40a>
 8009876:	9801      	ldr	r0, [sp, #4]
 8009878:	f000 f834 	bl	80098e4 <__malloc_unlock>
 800987c:	e623      	b.n	80094c6 <_malloc_r+0x1a>
 800987e:	4913      	ldr	r1, [pc, #76]	; (80098cc <_malloc_r+0x420>)
 8009880:	1ba6      	subs	r6, r4, r6
 8009882:	18f6      	adds	r6, r6, r3
 8009884:	600e      	str	r6, [r1, #0]
 8009886:	e7ba      	b.n	80097fe <_malloc_r+0x352>
 8009888:	2107      	movs	r1, #7
 800988a:	9b03      	ldr	r3, [sp, #12]
 800988c:	3b0c      	subs	r3, #12
 800988e:	438b      	bics	r3, r1
 8009890:	9902      	ldr	r1, [sp, #8]
 8009892:	6849      	ldr	r1, [r1, #4]
 8009894:	400a      	ands	r2, r1
 8009896:	9902      	ldr	r1, [sp, #8]
 8009898:	431a      	orrs	r2, r3
 800989a:	604a      	str	r2, [r1, #4]
 800989c:	18ca      	adds	r2, r1, r3
 800989e:	2105      	movs	r1, #5
 80098a0:	6051      	str	r1, [r2, #4]
 80098a2:	6091      	str	r1, [r2, #8]
 80098a4:	2b0f      	cmp	r3, #15
 80098a6:	d800      	bhi.n	80098aa <_malloc_r+0x3fe>
 80098a8:	e716      	b.n	80096d8 <_malloc_r+0x22c>
 80098aa:	9902      	ldr	r1, [sp, #8]
 80098ac:	9801      	ldr	r0, [sp, #4]
 80098ae:	3108      	adds	r1, #8
 80098b0:	f001 f9dc 	bl	800ac6c <_free_r>
 80098b4:	e710      	b.n	80096d8 <_malloc_r+0x22c>
 80098b6:	2201      	movs	r2, #1
 80098b8:	0013      	movs	r3, r2
 80098ba:	4805      	ldr	r0, [pc, #20]	; (80098d0 <_malloc_r+0x424>)
 80098bc:	432b      	orrs	r3, r5
 80098be:	6884      	ldr	r4, [r0, #8]
 80098c0:	6063      	str	r3, [r4, #4]
 80098c2:	1963      	adds	r3, r4, r5
 80098c4:	6083      	str	r3, [r0, #8]
 80098c6:	e623      	b.n	8009510 <_malloc_r+0x64>
 80098c8:	2000043c 	.word	0x2000043c
 80098cc:	20000d64 	.word	0x20000d64
 80098d0:	20000034 	.word	0x20000034

080098d4 <__malloc_lock>:
 80098d4:	b510      	push	{r4, lr}
 80098d6:	4802      	ldr	r0, [pc, #8]	; (80098e0 <__malloc_lock+0xc>)
 80098d8:	f001 f940 	bl	800ab5c <__retarget_lock_acquire_recursive>
 80098dc:	bd10      	pop	{r4, pc}
 80098de:	46c0      	nop			; (mov r8, r8)
 80098e0:	20000ed9 	.word	0x20000ed9

080098e4 <__malloc_unlock>:
 80098e4:	b510      	push	{r4, lr}
 80098e6:	4802      	ldr	r0, [pc, #8]	; (80098f0 <__malloc_unlock+0xc>)
 80098e8:	f001 f939 	bl	800ab5e <__retarget_lock_release_recursive>
 80098ec:	bd10      	pop	{r4, pc}
 80098ee:	46c0      	nop			; (mov r8, r8)
 80098f0:	20000ed9 	.word	0x20000ed9

080098f4 <sulp>:
 80098f4:	b570      	push	{r4, r5, r6, lr}
 80098f6:	0016      	movs	r6, r2
 80098f8:	000d      	movs	r5, r1
 80098fa:	f002 f90d 	bl	800bb18 <__ulp>
 80098fe:	2e00      	cmp	r6, #0
 8009900:	d00d      	beq.n	800991e <sulp+0x2a>
 8009902:	236b      	movs	r3, #107	; 0x6b
 8009904:	006a      	lsls	r2, r5, #1
 8009906:	0d52      	lsrs	r2, r2, #21
 8009908:	1a9b      	subs	r3, r3, r2
 800990a:	2b00      	cmp	r3, #0
 800990c:	dd07      	ble.n	800991e <sulp+0x2a>
 800990e:	2400      	movs	r4, #0
 8009910:	4a03      	ldr	r2, [pc, #12]	; (8009920 <sulp+0x2c>)
 8009912:	051b      	lsls	r3, r3, #20
 8009914:	189d      	adds	r5, r3, r2
 8009916:	002b      	movs	r3, r5
 8009918:	0022      	movs	r2, r4
 800991a:	f7f7 fea7 	bl	800166c <__aeabi_dmul>
 800991e:	bd70      	pop	{r4, r5, r6, pc}
 8009920:	3ff00000 	.word	0x3ff00000

08009924 <_strtod_l>:
 8009924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009926:	b0a1      	sub	sp, #132	; 0x84
 8009928:	9219      	str	r2, [sp, #100]	; 0x64
 800992a:	2200      	movs	r2, #0
 800992c:	2600      	movs	r6, #0
 800992e:	2700      	movs	r7, #0
 8009930:	9004      	str	r0, [sp, #16]
 8009932:	9107      	str	r1, [sp, #28]
 8009934:	921c      	str	r2, [sp, #112]	; 0x70
 8009936:	911b      	str	r1, [sp, #108]	; 0x6c
 8009938:	780a      	ldrb	r2, [r1, #0]
 800993a:	2a2b      	cmp	r2, #43	; 0x2b
 800993c:	d055      	beq.n	80099ea <_strtod_l+0xc6>
 800993e:	d841      	bhi.n	80099c4 <_strtod_l+0xa0>
 8009940:	2a0d      	cmp	r2, #13
 8009942:	d83b      	bhi.n	80099bc <_strtod_l+0x98>
 8009944:	2a08      	cmp	r2, #8
 8009946:	d83b      	bhi.n	80099c0 <_strtod_l+0x9c>
 8009948:	2a00      	cmp	r2, #0
 800994a:	d044      	beq.n	80099d6 <_strtod_l+0xb2>
 800994c:	2200      	movs	r2, #0
 800994e:	920f      	str	r2, [sp, #60]	; 0x3c
 8009950:	2100      	movs	r1, #0
 8009952:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009954:	9109      	str	r1, [sp, #36]	; 0x24
 8009956:	782a      	ldrb	r2, [r5, #0]
 8009958:	2a30      	cmp	r2, #48	; 0x30
 800995a:	d000      	beq.n	800995e <_strtod_l+0x3a>
 800995c:	e085      	b.n	8009a6a <_strtod_l+0x146>
 800995e:	786a      	ldrb	r2, [r5, #1]
 8009960:	3120      	adds	r1, #32
 8009962:	438a      	bics	r2, r1
 8009964:	2a58      	cmp	r2, #88	; 0x58
 8009966:	d000      	beq.n	800996a <_strtod_l+0x46>
 8009968:	e075      	b.n	8009a56 <_strtod_l+0x132>
 800996a:	9302      	str	r3, [sp, #8]
 800996c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800996e:	4a97      	ldr	r2, [pc, #604]	; (8009bcc <_strtod_l+0x2a8>)
 8009970:	9301      	str	r3, [sp, #4]
 8009972:	ab1c      	add	r3, sp, #112	; 0x70
 8009974:	9300      	str	r3, [sp, #0]
 8009976:	9804      	ldr	r0, [sp, #16]
 8009978:	ab1d      	add	r3, sp, #116	; 0x74
 800997a:	a91b      	add	r1, sp, #108	; 0x6c
 800997c:	f001 fa92 	bl	800aea4 <__gethex>
 8009980:	230f      	movs	r3, #15
 8009982:	0002      	movs	r2, r0
 8009984:	401a      	ands	r2, r3
 8009986:	0004      	movs	r4, r0
 8009988:	9205      	str	r2, [sp, #20]
 800998a:	4218      	tst	r0, r3
 800998c:	d005      	beq.n	800999a <_strtod_l+0x76>
 800998e:	2a06      	cmp	r2, #6
 8009990:	d12d      	bne.n	80099ee <_strtod_l+0xca>
 8009992:	1c6b      	adds	r3, r5, #1
 8009994:	931b      	str	r3, [sp, #108]	; 0x6c
 8009996:	2300      	movs	r3, #0
 8009998:	930f      	str	r3, [sp, #60]	; 0x3c
 800999a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800999c:	2b00      	cmp	r3, #0
 800999e:	d002      	beq.n	80099a6 <_strtod_l+0x82>
 80099a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80099a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80099a4:	6013      	str	r3, [r2, #0]
 80099a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d01b      	beq.n	80099e4 <_strtod_l+0xc0>
 80099ac:	2380      	movs	r3, #128	; 0x80
 80099ae:	0032      	movs	r2, r6
 80099b0:	061b      	lsls	r3, r3, #24
 80099b2:	18fb      	adds	r3, r7, r3
 80099b4:	0010      	movs	r0, r2
 80099b6:	0019      	movs	r1, r3
 80099b8:	b021      	add	sp, #132	; 0x84
 80099ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099bc:	2a20      	cmp	r2, #32
 80099be:	d1c5      	bne.n	800994c <_strtod_l+0x28>
 80099c0:	3101      	adds	r1, #1
 80099c2:	e7b8      	b.n	8009936 <_strtod_l+0x12>
 80099c4:	2a2d      	cmp	r2, #45	; 0x2d
 80099c6:	d1c1      	bne.n	800994c <_strtod_l+0x28>
 80099c8:	3a2c      	subs	r2, #44	; 0x2c
 80099ca:	920f      	str	r2, [sp, #60]	; 0x3c
 80099cc:	1c4a      	adds	r2, r1, #1
 80099ce:	921b      	str	r2, [sp, #108]	; 0x6c
 80099d0:	784a      	ldrb	r2, [r1, #1]
 80099d2:	2a00      	cmp	r2, #0
 80099d4:	d1bc      	bne.n	8009950 <_strtod_l+0x2c>
 80099d6:	9b07      	ldr	r3, [sp, #28]
 80099d8:	931b      	str	r3, [sp, #108]	; 0x6c
 80099da:	2300      	movs	r3, #0
 80099dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80099de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d1dd      	bne.n	80099a0 <_strtod_l+0x7c>
 80099e4:	0032      	movs	r2, r6
 80099e6:	003b      	movs	r3, r7
 80099e8:	e7e4      	b.n	80099b4 <_strtod_l+0x90>
 80099ea:	2200      	movs	r2, #0
 80099ec:	e7ed      	b.n	80099ca <_strtod_l+0xa6>
 80099ee:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80099f0:	2a00      	cmp	r2, #0
 80099f2:	d007      	beq.n	8009a04 <_strtod_l+0xe0>
 80099f4:	2135      	movs	r1, #53	; 0x35
 80099f6:	a81e      	add	r0, sp, #120	; 0x78
 80099f8:	f002 f97f 	bl	800bcfa <__copybits>
 80099fc:	991c      	ldr	r1, [sp, #112]	; 0x70
 80099fe:	9804      	ldr	r0, [sp, #16]
 8009a00:	f001 fd7c 	bl	800b4fc <_Bfree>
 8009a04:	9805      	ldr	r0, [sp, #20]
 8009a06:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009a08:	3801      	subs	r0, #1
 8009a0a:	2804      	cmp	r0, #4
 8009a0c:	d806      	bhi.n	8009a1c <_strtod_l+0xf8>
 8009a0e:	f7f6 fb81 	bl	8000114 <__gnu_thumb1_case_uqi>
 8009a12:	0312      	.short	0x0312
 8009a14:	1e1c      	.short	0x1e1c
 8009a16:	12          	.byte	0x12
 8009a17:	00          	.byte	0x00
 8009a18:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009a1a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8009a1c:	05e4      	lsls	r4, r4, #23
 8009a1e:	d502      	bpl.n	8009a26 <_strtod_l+0x102>
 8009a20:	2380      	movs	r3, #128	; 0x80
 8009a22:	061b      	lsls	r3, r3, #24
 8009a24:	431f      	orrs	r7, r3
 8009a26:	4b6a      	ldr	r3, [pc, #424]	; (8009bd0 <_strtod_l+0x2ac>)
 8009a28:	423b      	tst	r3, r7
 8009a2a:	d1b6      	bne.n	800999a <_strtod_l+0x76>
 8009a2c:	f001 f86a 	bl	800ab04 <__errno>
 8009a30:	2322      	movs	r3, #34	; 0x22
 8009a32:	6003      	str	r3, [r0, #0]
 8009a34:	e7b1      	b.n	800999a <_strtod_l+0x76>
 8009a36:	4967      	ldr	r1, [pc, #412]	; (8009bd4 <_strtod_l+0x2b0>)
 8009a38:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009a3a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009a3c:	400a      	ands	r2, r1
 8009a3e:	4966      	ldr	r1, [pc, #408]	; (8009bd8 <_strtod_l+0x2b4>)
 8009a40:	185b      	adds	r3, r3, r1
 8009a42:	051b      	lsls	r3, r3, #20
 8009a44:	431a      	orrs	r2, r3
 8009a46:	0017      	movs	r7, r2
 8009a48:	e7e8      	b.n	8009a1c <_strtod_l+0xf8>
 8009a4a:	4f61      	ldr	r7, [pc, #388]	; (8009bd0 <_strtod_l+0x2ac>)
 8009a4c:	e7e6      	b.n	8009a1c <_strtod_l+0xf8>
 8009a4e:	2601      	movs	r6, #1
 8009a50:	4f62      	ldr	r7, [pc, #392]	; (8009bdc <_strtod_l+0x2b8>)
 8009a52:	4276      	negs	r6, r6
 8009a54:	e7e2      	b.n	8009a1c <_strtod_l+0xf8>
 8009a56:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a58:	1c5a      	adds	r2, r3, #1
 8009a5a:	921b      	str	r2, [sp, #108]	; 0x6c
 8009a5c:	785b      	ldrb	r3, [r3, #1]
 8009a5e:	2b30      	cmp	r3, #48	; 0x30
 8009a60:	d0f9      	beq.n	8009a56 <_strtod_l+0x132>
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d099      	beq.n	800999a <_strtod_l+0x76>
 8009a66:	2301      	movs	r3, #1
 8009a68:	9309      	str	r3, [sp, #36]	; 0x24
 8009a6a:	2500      	movs	r5, #0
 8009a6c:	220a      	movs	r2, #10
 8009a6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a70:	950d      	str	r5, [sp, #52]	; 0x34
 8009a72:	9310      	str	r3, [sp, #64]	; 0x40
 8009a74:	9508      	str	r5, [sp, #32]
 8009a76:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009a78:	7804      	ldrb	r4, [r0, #0]
 8009a7a:	0023      	movs	r3, r4
 8009a7c:	3b30      	subs	r3, #48	; 0x30
 8009a7e:	b2d9      	uxtb	r1, r3
 8009a80:	2909      	cmp	r1, #9
 8009a82:	d927      	bls.n	8009ad4 <_strtod_l+0x1b0>
 8009a84:	2201      	movs	r2, #1
 8009a86:	4956      	ldr	r1, [pc, #344]	; (8009be0 <_strtod_l+0x2bc>)
 8009a88:	f000 ff98 	bl	800a9bc <strncmp>
 8009a8c:	2800      	cmp	r0, #0
 8009a8e:	d031      	beq.n	8009af4 <_strtod_l+0x1d0>
 8009a90:	2000      	movs	r0, #0
 8009a92:	0023      	movs	r3, r4
 8009a94:	4684      	mov	ip, r0
 8009a96:	9a08      	ldr	r2, [sp, #32]
 8009a98:	900c      	str	r0, [sp, #48]	; 0x30
 8009a9a:	9205      	str	r2, [sp, #20]
 8009a9c:	2220      	movs	r2, #32
 8009a9e:	0019      	movs	r1, r3
 8009aa0:	4391      	bics	r1, r2
 8009aa2:	000a      	movs	r2, r1
 8009aa4:	2100      	movs	r1, #0
 8009aa6:	9106      	str	r1, [sp, #24]
 8009aa8:	2a45      	cmp	r2, #69	; 0x45
 8009aaa:	d000      	beq.n	8009aae <_strtod_l+0x18a>
 8009aac:	e0c2      	b.n	8009c34 <_strtod_l+0x310>
 8009aae:	9b05      	ldr	r3, [sp, #20]
 8009ab0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ab2:	4303      	orrs	r3, r0
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	428b      	cmp	r3, r1
 8009ab8:	d08d      	beq.n	80099d6 <_strtod_l+0xb2>
 8009aba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009abc:	9307      	str	r3, [sp, #28]
 8009abe:	3301      	adds	r3, #1
 8009ac0:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ac2:	9b07      	ldr	r3, [sp, #28]
 8009ac4:	785b      	ldrb	r3, [r3, #1]
 8009ac6:	2b2b      	cmp	r3, #43	; 0x2b
 8009ac8:	d071      	beq.n	8009bae <_strtod_l+0x28a>
 8009aca:	000c      	movs	r4, r1
 8009acc:	2b2d      	cmp	r3, #45	; 0x2d
 8009ace:	d174      	bne.n	8009bba <_strtod_l+0x296>
 8009ad0:	2401      	movs	r4, #1
 8009ad2:	e06d      	b.n	8009bb0 <_strtod_l+0x28c>
 8009ad4:	9908      	ldr	r1, [sp, #32]
 8009ad6:	2908      	cmp	r1, #8
 8009ad8:	dc09      	bgt.n	8009aee <_strtod_l+0x1ca>
 8009ada:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009adc:	4351      	muls	r1, r2
 8009ade:	185b      	adds	r3, r3, r1
 8009ae0:	930d      	str	r3, [sp, #52]	; 0x34
 8009ae2:	9b08      	ldr	r3, [sp, #32]
 8009ae4:	3001      	adds	r0, #1
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	9308      	str	r3, [sp, #32]
 8009aea:	901b      	str	r0, [sp, #108]	; 0x6c
 8009aec:	e7c3      	b.n	8009a76 <_strtod_l+0x152>
 8009aee:	4355      	muls	r5, r2
 8009af0:	195d      	adds	r5, r3, r5
 8009af2:	e7f6      	b.n	8009ae2 <_strtod_l+0x1be>
 8009af4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009af6:	1c5a      	adds	r2, r3, #1
 8009af8:	921b      	str	r2, [sp, #108]	; 0x6c
 8009afa:	9a08      	ldr	r2, [sp, #32]
 8009afc:	785b      	ldrb	r3, [r3, #1]
 8009afe:	2a00      	cmp	r2, #0
 8009b00:	d03a      	beq.n	8009b78 <_strtod_l+0x254>
 8009b02:	900c      	str	r0, [sp, #48]	; 0x30
 8009b04:	9205      	str	r2, [sp, #20]
 8009b06:	001a      	movs	r2, r3
 8009b08:	3a30      	subs	r2, #48	; 0x30
 8009b0a:	2a09      	cmp	r2, #9
 8009b0c:	d912      	bls.n	8009b34 <_strtod_l+0x210>
 8009b0e:	2201      	movs	r2, #1
 8009b10:	4694      	mov	ip, r2
 8009b12:	e7c3      	b.n	8009a9c <_strtod_l+0x178>
 8009b14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b16:	3001      	adds	r0, #1
 8009b18:	1c5a      	adds	r2, r3, #1
 8009b1a:	921b      	str	r2, [sp, #108]	; 0x6c
 8009b1c:	785b      	ldrb	r3, [r3, #1]
 8009b1e:	2b30      	cmp	r3, #48	; 0x30
 8009b20:	d0f8      	beq.n	8009b14 <_strtod_l+0x1f0>
 8009b22:	001a      	movs	r2, r3
 8009b24:	3a31      	subs	r2, #49	; 0x31
 8009b26:	2a08      	cmp	r2, #8
 8009b28:	d83c      	bhi.n	8009ba4 <_strtod_l+0x280>
 8009b2a:	900c      	str	r0, [sp, #48]	; 0x30
 8009b2c:	2000      	movs	r0, #0
 8009b2e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009b30:	9005      	str	r0, [sp, #20]
 8009b32:	9210      	str	r2, [sp, #64]	; 0x40
 8009b34:	001a      	movs	r2, r3
 8009b36:	1c41      	adds	r1, r0, #1
 8009b38:	3a30      	subs	r2, #48	; 0x30
 8009b3a:	2b30      	cmp	r3, #48	; 0x30
 8009b3c:	d016      	beq.n	8009b6c <_strtod_l+0x248>
 8009b3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b40:	185b      	adds	r3, r3, r1
 8009b42:	930c      	str	r3, [sp, #48]	; 0x30
 8009b44:	9b05      	ldr	r3, [sp, #20]
 8009b46:	210a      	movs	r1, #10
 8009b48:	469c      	mov	ip, r3
 8009b4a:	4484      	add	ip, r0
 8009b4c:	4563      	cmp	r3, ip
 8009b4e:	d115      	bne.n	8009b7c <_strtod_l+0x258>
 8009b50:	9905      	ldr	r1, [sp, #20]
 8009b52:	9b05      	ldr	r3, [sp, #20]
 8009b54:	3101      	adds	r1, #1
 8009b56:	1809      	adds	r1, r1, r0
 8009b58:	181b      	adds	r3, r3, r0
 8009b5a:	9105      	str	r1, [sp, #20]
 8009b5c:	2b08      	cmp	r3, #8
 8009b5e:	dc19      	bgt.n	8009b94 <_strtod_l+0x270>
 8009b60:	230a      	movs	r3, #10
 8009b62:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009b64:	434b      	muls	r3, r1
 8009b66:	2100      	movs	r1, #0
 8009b68:	18d3      	adds	r3, r2, r3
 8009b6a:	930d      	str	r3, [sp, #52]	; 0x34
 8009b6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b6e:	0008      	movs	r0, r1
 8009b70:	1c5a      	adds	r2, r3, #1
 8009b72:	921b      	str	r2, [sp, #108]	; 0x6c
 8009b74:	785b      	ldrb	r3, [r3, #1]
 8009b76:	e7c6      	b.n	8009b06 <_strtod_l+0x1e2>
 8009b78:	9808      	ldr	r0, [sp, #32]
 8009b7a:	e7d0      	b.n	8009b1e <_strtod_l+0x1fa>
 8009b7c:	1c5c      	adds	r4, r3, #1
 8009b7e:	2b08      	cmp	r3, #8
 8009b80:	dc04      	bgt.n	8009b8c <_strtod_l+0x268>
 8009b82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b84:	434b      	muls	r3, r1
 8009b86:	930d      	str	r3, [sp, #52]	; 0x34
 8009b88:	0023      	movs	r3, r4
 8009b8a:	e7df      	b.n	8009b4c <_strtod_l+0x228>
 8009b8c:	2c10      	cmp	r4, #16
 8009b8e:	dcfb      	bgt.n	8009b88 <_strtod_l+0x264>
 8009b90:	434d      	muls	r5, r1
 8009b92:	e7f9      	b.n	8009b88 <_strtod_l+0x264>
 8009b94:	9b05      	ldr	r3, [sp, #20]
 8009b96:	2100      	movs	r1, #0
 8009b98:	2b10      	cmp	r3, #16
 8009b9a:	dce7      	bgt.n	8009b6c <_strtod_l+0x248>
 8009b9c:	230a      	movs	r3, #10
 8009b9e:	435d      	muls	r5, r3
 8009ba0:	1955      	adds	r5, r2, r5
 8009ba2:	e7e3      	b.n	8009b6c <_strtod_l+0x248>
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	920c      	str	r2, [sp, #48]	; 0x30
 8009ba8:	9205      	str	r2, [sp, #20]
 8009baa:	3201      	adds	r2, #1
 8009bac:	e7b0      	b.n	8009b10 <_strtod_l+0x1ec>
 8009bae:	2400      	movs	r4, #0
 8009bb0:	9b07      	ldr	r3, [sp, #28]
 8009bb2:	3302      	adds	r3, #2
 8009bb4:	931b      	str	r3, [sp, #108]	; 0x6c
 8009bb6:	9b07      	ldr	r3, [sp, #28]
 8009bb8:	789b      	ldrb	r3, [r3, #2]
 8009bba:	001a      	movs	r2, r3
 8009bbc:	3a30      	subs	r2, #48	; 0x30
 8009bbe:	2a09      	cmp	r2, #9
 8009bc0:	d914      	bls.n	8009bec <_strtod_l+0x2c8>
 8009bc2:	9a07      	ldr	r2, [sp, #28]
 8009bc4:	921b      	str	r2, [sp, #108]	; 0x6c
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	e033      	b.n	8009c32 <_strtod_l+0x30e>
 8009bca:	46c0      	nop			; (mov r8, r8)
 8009bcc:	08012dd8 	.word	0x08012dd8
 8009bd0:	7ff00000 	.word	0x7ff00000
 8009bd4:	ffefffff 	.word	0xffefffff
 8009bd8:	00000433 	.word	0x00000433
 8009bdc:	7fffffff 	.word	0x7fffffff
 8009be0:	08012dd4 	.word	0x08012dd4
 8009be4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009be6:	1c5a      	adds	r2, r3, #1
 8009be8:	921b      	str	r2, [sp, #108]	; 0x6c
 8009bea:	785b      	ldrb	r3, [r3, #1]
 8009bec:	2b30      	cmp	r3, #48	; 0x30
 8009bee:	d0f9      	beq.n	8009be4 <_strtod_l+0x2c0>
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	9206      	str	r2, [sp, #24]
 8009bf4:	001a      	movs	r2, r3
 8009bf6:	3a31      	subs	r2, #49	; 0x31
 8009bf8:	2a08      	cmp	r2, #8
 8009bfa:	d81b      	bhi.n	8009c34 <_strtod_l+0x310>
 8009bfc:	3b30      	subs	r3, #48	; 0x30
 8009bfe:	930e      	str	r3, [sp, #56]	; 0x38
 8009c00:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c02:	9306      	str	r3, [sp, #24]
 8009c04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c06:	1c59      	adds	r1, r3, #1
 8009c08:	911b      	str	r1, [sp, #108]	; 0x6c
 8009c0a:	785b      	ldrb	r3, [r3, #1]
 8009c0c:	001a      	movs	r2, r3
 8009c0e:	3a30      	subs	r2, #48	; 0x30
 8009c10:	2a09      	cmp	r2, #9
 8009c12:	d93a      	bls.n	8009c8a <_strtod_l+0x366>
 8009c14:	9a06      	ldr	r2, [sp, #24]
 8009c16:	1a8a      	subs	r2, r1, r2
 8009c18:	49b2      	ldr	r1, [pc, #712]	; (8009ee4 <_strtod_l+0x5c0>)
 8009c1a:	9106      	str	r1, [sp, #24]
 8009c1c:	2a08      	cmp	r2, #8
 8009c1e:	dc04      	bgt.n	8009c2a <_strtod_l+0x306>
 8009c20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c22:	9206      	str	r2, [sp, #24]
 8009c24:	428a      	cmp	r2, r1
 8009c26:	dd00      	ble.n	8009c2a <_strtod_l+0x306>
 8009c28:	9106      	str	r1, [sp, #24]
 8009c2a:	2c00      	cmp	r4, #0
 8009c2c:	d002      	beq.n	8009c34 <_strtod_l+0x310>
 8009c2e:	9a06      	ldr	r2, [sp, #24]
 8009c30:	4252      	negs	r2, r2
 8009c32:	9206      	str	r2, [sp, #24]
 8009c34:	9a05      	ldr	r2, [sp, #20]
 8009c36:	2a00      	cmp	r2, #0
 8009c38:	d14d      	bne.n	8009cd6 <_strtod_l+0x3b2>
 8009c3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c3c:	4310      	orrs	r0, r2
 8009c3e:	d000      	beq.n	8009c42 <_strtod_l+0x31e>
 8009c40:	e6ab      	b.n	800999a <_strtod_l+0x76>
 8009c42:	4662      	mov	r2, ip
 8009c44:	2a00      	cmp	r2, #0
 8009c46:	d000      	beq.n	8009c4a <_strtod_l+0x326>
 8009c48:	e6c5      	b.n	80099d6 <_strtod_l+0xb2>
 8009c4a:	2b69      	cmp	r3, #105	; 0x69
 8009c4c:	d027      	beq.n	8009c9e <_strtod_l+0x37a>
 8009c4e:	dc23      	bgt.n	8009c98 <_strtod_l+0x374>
 8009c50:	2b49      	cmp	r3, #73	; 0x49
 8009c52:	d024      	beq.n	8009c9e <_strtod_l+0x37a>
 8009c54:	2b4e      	cmp	r3, #78	; 0x4e
 8009c56:	d000      	beq.n	8009c5a <_strtod_l+0x336>
 8009c58:	e6bd      	b.n	80099d6 <_strtod_l+0xb2>
 8009c5a:	49a3      	ldr	r1, [pc, #652]	; (8009ee8 <_strtod_l+0x5c4>)
 8009c5c:	a81b      	add	r0, sp, #108	; 0x6c
 8009c5e:	f001 fb57 	bl	800b310 <__match>
 8009c62:	2800      	cmp	r0, #0
 8009c64:	d100      	bne.n	8009c68 <_strtod_l+0x344>
 8009c66:	e6b6      	b.n	80099d6 <_strtod_l+0xb2>
 8009c68:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c6a:	781b      	ldrb	r3, [r3, #0]
 8009c6c:	2b28      	cmp	r3, #40	; 0x28
 8009c6e:	d12c      	bne.n	8009cca <_strtod_l+0x3a6>
 8009c70:	499e      	ldr	r1, [pc, #632]	; (8009eec <_strtod_l+0x5c8>)
 8009c72:	aa1e      	add	r2, sp, #120	; 0x78
 8009c74:	a81b      	add	r0, sp, #108	; 0x6c
 8009c76:	f001 fb5f 	bl	800b338 <__hexnan>
 8009c7a:	2805      	cmp	r0, #5
 8009c7c:	d125      	bne.n	8009cca <_strtod_l+0x3a6>
 8009c7e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009c80:	4a9b      	ldr	r2, [pc, #620]	; (8009ef0 <_strtod_l+0x5cc>)
 8009c82:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009c84:	431a      	orrs	r2, r3
 8009c86:	0017      	movs	r7, r2
 8009c88:	e687      	b.n	800999a <_strtod_l+0x76>
 8009c8a:	220a      	movs	r2, #10
 8009c8c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009c8e:	434a      	muls	r2, r1
 8009c90:	18d2      	adds	r2, r2, r3
 8009c92:	3a30      	subs	r2, #48	; 0x30
 8009c94:	920e      	str	r2, [sp, #56]	; 0x38
 8009c96:	e7b5      	b.n	8009c04 <_strtod_l+0x2e0>
 8009c98:	2b6e      	cmp	r3, #110	; 0x6e
 8009c9a:	d0de      	beq.n	8009c5a <_strtod_l+0x336>
 8009c9c:	e69b      	b.n	80099d6 <_strtod_l+0xb2>
 8009c9e:	4995      	ldr	r1, [pc, #596]	; (8009ef4 <_strtod_l+0x5d0>)
 8009ca0:	a81b      	add	r0, sp, #108	; 0x6c
 8009ca2:	f001 fb35 	bl	800b310 <__match>
 8009ca6:	2800      	cmp	r0, #0
 8009ca8:	d100      	bne.n	8009cac <_strtod_l+0x388>
 8009caa:	e694      	b.n	80099d6 <_strtod_l+0xb2>
 8009cac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009cae:	4992      	ldr	r1, [pc, #584]	; (8009ef8 <_strtod_l+0x5d4>)
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	a81b      	add	r0, sp, #108	; 0x6c
 8009cb4:	931b      	str	r3, [sp, #108]	; 0x6c
 8009cb6:	f001 fb2b 	bl	800b310 <__match>
 8009cba:	2800      	cmp	r0, #0
 8009cbc:	d102      	bne.n	8009cc4 <_strtod_l+0x3a0>
 8009cbe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	931b      	str	r3, [sp, #108]	; 0x6c
 8009cc4:	2600      	movs	r6, #0
 8009cc6:	4f8a      	ldr	r7, [pc, #552]	; (8009ef0 <_strtod_l+0x5cc>)
 8009cc8:	e667      	b.n	800999a <_strtod_l+0x76>
 8009cca:	488c      	ldr	r0, [pc, #560]	; (8009efc <_strtod_l+0x5d8>)
 8009ccc:	f000 ff5c 	bl	800ab88 <nan>
 8009cd0:	0006      	movs	r6, r0
 8009cd2:	000f      	movs	r7, r1
 8009cd4:	e661      	b.n	800999a <_strtod_l+0x76>
 8009cd6:	9b06      	ldr	r3, [sp, #24]
 8009cd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009cda:	1a9b      	subs	r3, r3, r2
 8009cdc:	9309      	str	r3, [sp, #36]	; 0x24
 8009cde:	9b08      	ldr	r3, [sp, #32]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d101      	bne.n	8009ce8 <_strtod_l+0x3c4>
 8009ce4:	9b05      	ldr	r3, [sp, #20]
 8009ce6:	9308      	str	r3, [sp, #32]
 8009ce8:	9c05      	ldr	r4, [sp, #20]
 8009cea:	2c10      	cmp	r4, #16
 8009cec:	dd00      	ble.n	8009cf0 <_strtod_l+0x3cc>
 8009cee:	2410      	movs	r4, #16
 8009cf0:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009cf2:	f7f8 fb83 	bl	80023fc <__aeabi_ui2d>
 8009cf6:	9b05      	ldr	r3, [sp, #20]
 8009cf8:	0006      	movs	r6, r0
 8009cfa:	000f      	movs	r7, r1
 8009cfc:	2b09      	cmp	r3, #9
 8009cfe:	dd15      	ble.n	8009d2c <_strtod_l+0x408>
 8009d00:	0022      	movs	r2, r4
 8009d02:	4b7f      	ldr	r3, [pc, #508]	; (8009f00 <_strtod_l+0x5dc>)
 8009d04:	3a09      	subs	r2, #9
 8009d06:	00d2      	lsls	r2, r2, #3
 8009d08:	189b      	adds	r3, r3, r2
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	685b      	ldr	r3, [r3, #4]
 8009d0e:	f7f7 fcad 	bl	800166c <__aeabi_dmul>
 8009d12:	0006      	movs	r6, r0
 8009d14:	0028      	movs	r0, r5
 8009d16:	000f      	movs	r7, r1
 8009d18:	f7f8 fb70 	bl	80023fc <__aeabi_ui2d>
 8009d1c:	0002      	movs	r2, r0
 8009d1e:	000b      	movs	r3, r1
 8009d20:	0030      	movs	r0, r6
 8009d22:	0039      	movs	r1, r7
 8009d24:	f7f6 fd48 	bl	80007b8 <__aeabi_dadd>
 8009d28:	0006      	movs	r6, r0
 8009d2a:	000f      	movs	r7, r1
 8009d2c:	9b05      	ldr	r3, [sp, #20]
 8009d2e:	2b0f      	cmp	r3, #15
 8009d30:	dc39      	bgt.n	8009da6 <_strtod_l+0x482>
 8009d32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d100      	bne.n	8009d3a <_strtod_l+0x416>
 8009d38:	e62f      	b.n	800999a <_strtod_l+0x76>
 8009d3a:	dd24      	ble.n	8009d86 <_strtod_l+0x462>
 8009d3c:	2b16      	cmp	r3, #22
 8009d3e:	dc09      	bgt.n	8009d54 <_strtod_l+0x430>
 8009d40:	496f      	ldr	r1, [pc, #444]	; (8009f00 <_strtod_l+0x5dc>)
 8009d42:	00db      	lsls	r3, r3, #3
 8009d44:	18c9      	adds	r1, r1, r3
 8009d46:	0032      	movs	r2, r6
 8009d48:	6808      	ldr	r0, [r1, #0]
 8009d4a:	6849      	ldr	r1, [r1, #4]
 8009d4c:	003b      	movs	r3, r7
 8009d4e:	f7f7 fc8d 	bl	800166c <__aeabi_dmul>
 8009d52:	e7bd      	b.n	8009cd0 <_strtod_l+0x3ac>
 8009d54:	2325      	movs	r3, #37	; 0x25
 8009d56:	9a05      	ldr	r2, [sp, #20]
 8009d58:	1a9b      	subs	r3, r3, r2
 8009d5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	db22      	blt.n	8009da6 <_strtod_l+0x482>
 8009d60:	240f      	movs	r4, #15
 8009d62:	9b05      	ldr	r3, [sp, #20]
 8009d64:	4d66      	ldr	r5, [pc, #408]	; (8009f00 <_strtod_l+0x5dc>)
 8009d66:	1ae4      	subs	r4, r4, r3
 8009d68:	00e1      	lsls	r1, r4, #3
 8009d6a:	1869      	adds	r1, r5, r1
 8009d6c:	0032      	movs	r2, r6
 8009d6e:	6808      	ldr	r0, [r1, #0]
 8009d70:	6849      	ldr	r1, [r1, #4]
 8009d72:	003b      	movs	r3, r7
 8009d74:	f7f7 fc7a 	bl	800166c <__aeabi_dmul>
 8009d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d7a:	1b1c      	subs	r4, r3, r4
 8009d7c:	00e4      	lsls	r4, r4, #3
 8009d7e:	192d      	adds	r5, r5, r4
 8009d80:	682a      	ldr	r2, [r5, #0]
 8009d82:	686b      	ldr	r3, [r5, #4]
 8009d84:	e7e3      	b.n	8009d4e <_strtod_l+0x42a>
 8009d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d88:	3316      	adds	r3, #22
 8009d8a:	db0c      	blt.n	8009da6 <_strtod_l+0x482>
 8009d8c:	9906      	ldr	r1, [sp, #24]
 8009d8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d90:	4b5b      	ldr	r3, [pc, #364]	; (8009f00 <_strtod_l+0x5dc>)
 8009d92:	1a52      	subs	r2, r2, r1
 8009d94:	00d2      	lsls	r2, r2, #3
 8009d96:	189b      	adds	r3, r3, r2
 8009d98:	0030      	movs	r0, r6
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	685b      	ldr	r3, [r3, #4]
 8009d9e:	0039      	movs	r1, r7
 8009da0:	f7f7 f86a 	bl	8000e78 <__aeabi_ddiv>
 8009da4:	e794      	b.n	8009cd0 <_strtod_l+0x3ac>
 8009da6:	9b05      	ldr	r3, [sp, #20]
 8009da8:	1b1c      	subs	r4, r3, r4
 8009daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dac:	18e4      	adds	r4, r4, r3
 8009dae:	2c00      	cmp	r4, #0
 8009db0:	dd72      	ble.n	8009e98 <_strtod_l+0x574>
 8009db2:	220f      	movs	r2, #15
 8009db4:	0023      	movs	r3, r4
 8009db6:	4013      	ands	r3, r2
 8009db8:	4214      	tst	r4, r2
 8009dba:	d00a      	beq.n	8009dd2 <_strtod_l+0x4ae>
 8009dbc:	4950      	ldr	r1, [pc, #320]	; (8009f00 <_strtod_l+0x5dc>)
 8009dbe:	00db      	lsls	r3, r3, #3
 8009dc0:	18c9      	adds	r1, r1, r3
 8009dc2:	0032      	movs	r2, r6
 8009dc4:	6808      	ldr	r0, [r1, #0]
 8009dc6:	6849      	ldr	r1, [r1, #4]
 8009dc8:	003b      	movs	r3, r7
 8009dca:	f7f7 fc4f 	bl	800166c <__aeabi_dmul>
 8009dce:	0006      	movs	r6, r0
 8009dd0:	000f      	movs	r7, r1
 8009dd2:	230f      	movs	r3, #15
 8009dd4:	439c      	bics	r4, r3
 8009dd6:	d04a      	beq.n	8009e6e <_strtod_l+0x54a>
 8009dd8:	3326      	adds	r3, #38	; 0x26
 8009dda:	33ff      	adds	r3, #255	; 0xff
 8009ddc:	429c      	cmp	r4, r3
 8009dde:	dd22      	ble.n	8009e26 <_strtod_l+0x502>
 8009de0:	2300      	movs	r3, #0
 8009de2:	9305      	str	r3, [sp, #20]
 8009de4:	9306      	str	r3, [sp, #24]
 8009de6:	930d      	str	r3, [sp, #52]	; 0x34
 8009de8:	9308      	str	r3, [sp, #32]
 8009dea:	2322      	movs	r3, #34	; 0x22
 8009dec:	2600      	movs	r6, #0
 8009dee:	9a04      	ldr	r2, [sp, #16]
 8009df0:	4f3f      	ldr	r7, [pc, #252]	; (8009ef0 <_strtod_l+0x5cc>)
 8009df2:	6013      	str	r3, [r2, #0]
 8009df4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009df6:	42b3      	cmp	r3, r6
 8009df8:	d100      	bne.n	8009dfc <_strtod_l+0x4d8>
 8009dfa:	e5ce      	b.n	800999a <_strtod_l+0x76>
 8009dfc:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009dfe:	9804      	ldr	r0, [sp, #16]
 8009e00:	f001 fb7c 	bl	800b4fc <_Bfree>
 8009e04:	9908      	ldr	r1, [sp, #32]
 8009e06:	9804      	ldr	r0, [sp, #16]
 8009e08:	f001 fb78 	bl	800b4fc <_Bfree>
 8009e0c:	9906      	ldr	r1, [sp, #24]
 8009e0e:	9804      	ldr	r0, [sp, #16]
 8009e10:	f001 fb74 	bl	800b4fc <_Bfree>
 8009e14:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009e16:	9804      	ldr	r0, [sp, #16]
 8009e18:	f001 fb70 	bl	800b4fc <_Bfree>
 8009e1c:	9905      	ldr	r1, [sp, #20]
 8009e1e:	9804      	ldr	r0, [sp, #16]
 8009e20:	f001 fb6c 	bl	800b4fc <_Bfree>
 8009e24:	e5b9      	b.n	800999a <_strtod_l+0x76>
 8009e26:	2300      	movs	r3, #0
 8009e28:	0030      	movs	r0, r6
 8009e2a:	0039      	movs	r1, r7
 8009e2c:	4d35      	ldr	r5, [pc, #212]	; (8009f04 <_strtod_l+0x5e0>)
 8009e2e:	1124      	asrs	r4, r4, #4
 8009e30:	9307      	str	r3, [sp, #28]
 8009e32:	2c01      	cmp	r4, #1
 8009e34:	dc1e      	bgt.n	8009e74 <_strtod_l+0x550>
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d001      	beq.n	8009e3e <_strtod_l+0x51a>
 8009e3a:	0006      	movs	r6, r0
 8009e3c:	000f      	movs	r7, r1
 8009e3e:	4b32      	ldr	r3, [pc, #200]	; (8009f08 <_strtod_l+0x5e4>)
 8009e40:	9a07      	ldr	r2, [sp, #28]
 8009e42:	18ff      	adds	r7, r7, r3
 8009e44:	4b2f      	ldr	r3, [pc, #188]	; (8009f04 <_strtod_l+0x5e0>)
 8009e46:	00d2      	lsls	r2, r2, #3
 8009e48:	189d      	adds	r5, r3, r2
 8009e4a:	6828      	ldr	r0, [r5, #0]
 8009e4c:	6869      	ldr	r1, [r5, #4]
 8009e4e:	0032      	movs	r2, r6
 8009e50:	003b      	movs	r3, r7
 8009e52:	f7f7 fc0b 	bl	800166c <__aeabi_dmul>
 8009e56:	4b26      	ldr	r3, [pc, #152]	; (8009ef0 <_strtod_l+0x5cc>)
 8009e58:	4a2c      	ldr	r2, [pc, #176]	; (8009f0c <_strtod_l+0x5e8>)
 8009e5a:	0006      	movs	r6, r0
 8009e5c:	400b      	ands	r3, r1
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d8be      	bhi.n	8009de0 <_strtod_l+0x4bc>
 8009e62:	4a2b      	ldr	r2, [pc, #172]	; (8009f10 <_strtod_l+0x5ec>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d913      	bls.n	8009e90 <_strtod_l+0x56c>
 8009e68:	2601      	movs	r6, #1
 8009e6a:	4f2a      	ldr	r7, [pc, #168]	; (8009f14 <_strtod_l+0x5f0>)
 8009e6c:	4276      	negs	r6, r6
 8009e6e:	2300      	movs	r3, #0
 8009e70:	9307      	str	r3, [sp, #28]
 8009e72:	e088      	b.n	8009f86 <_strtod_l+0x662>
 8009e74:	2201      	movs	r2, #1
 8009e76:	4214      	tst	r4, r2
 8009e78:	d004      	beq.n	8009e84 <_strtod_l+0x560>
 8009e7a:	682a      	ldr	r2, [r5, #0]
 8009e7c:	686b      	ldr	r3, [r5, #4]
 8009e7e:	f7f7 fbf5 	bl	800166c <__aeabi_dmul>
 8009e82:	2301      	movs	r3, #1
 8009e84:	9a07      	ldr	r2, [sp, #28]
 8009e86:	1064      	asrs	r4, r4, #1
 8009e88:	3201      	adds	r2, #1
 8009e8a:	9207      	str	r2, [sp, #28]
 8009e8c:	3508      	adds	r5, #8
 8009e8e:	e7d0      	b.n	8009e32 <_strtod_l+0x50e>
 8009e90:	23d4      	movs	r3, #212	; 0xd4
 8009e92:	049b      	lsls	r3, r3, #18
 8009e94:	18cf      	adds	r7, r1, r3
 8009e96:	e7ea      	b.n	8009e6e <_strtod_l+0x54a>
 8009e98:	2c00      	cmp	r4, #0
 8009e9a:	d0e8      	beq.n	8009e6e <_strtod_l+0x54a>
 8009e9c:	4264      	negs	r4, r4
 8009e9e:	230f      	movs	r3, #15
 8009ea0:	0022      	movs	r2, r4
 8009ea2:	401a      	ands	r2, r3
 8009ea4:	421c      	tst	r4, r3
 8009ea6:	d00a      	beq.n	8009ebe <_strtod_l+0x59a>
 8009ea8:	4b15      	ldr	r3, [pc, #84]	; (8009f00 <_strtod_l+0x5dc>)
 8009eaa:	00d2      	lsls	r2, r2, #3
 8009eac:	189b      	adds	r3, r3, r2
 8009eae:	0030      	movs	r0, r6
 8009eb0:	681a      	ldr	r2, [r3, #0]
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	0039      	movs	r1, r7
 8009eb6:	f7f6 ffdf 	bl	8000e78 <__aeabi_ddiv>
 8009eba:	0006      	movs	r6, r0
 8009ebc:	000f      	movs	r7, r1
 8009ebe:	1124      	asrs	r4, r4, #4
 8009ec0:	d0d5      	beq.n	8009e6e <_strtod_l+0x54a>
 8009ec2:	2c1f      	cmp	r4, #31
 8009ec4:	dd28      	ble.n	8009f18 <_strtod_l+0x5f4>
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	9305      	str	r3, [sp, #20]
 8009eca:	9306      	str	r3, [sp, #24]
 8009ecc:	930d      	str	r3, [sp, #52]	; 0x34
 8009ece:	9308      	str	r3, [sp, #32]
 8009ed0:	2322      	movs	r3, #34	; 0x22
 8009ed2:	9a04      	ldr	r2, [sp, #16]
 8009ed4:	2600      	movs	r6, #0
 8009ed6:	6013      	str	r3, [r2, #0]
 8009ed8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009eda:	2700      	movs	r7, #0
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d18d      	bne.n	8009dfc <_strtod_l+0x4d8>
 8009ee0:	e55b      	b.n	800999a <_strtod_l+0x76>
 8009ee2:	46c0      	nop			; (mov r8, r8)
 8009ee4:	00004e1f 	.word	0x00004e1f
 8009ee8:	08013109 	.word	0x08013109
 8009eec:	08012dec 	.word	0x08012dec
 8009ef0:	7ff00000 	.word	0x7ff00000
 8009ef4:	08013101 	.word	0x08013101
 8009ef8:	080131b7 	.word	0x080131b7
 8009efc:	080131b3 	.word	0x080131b3
 8009f00:	08013028 	.word	0x08013028
 8009f04:	08013000 	.word	0x08013000
 8009f08:	fcb00000 	.word	0xfcb00000
 8009f0c:	7ca00000 	.word	0x7ca00000
 8009f10:	7c900000 	.word	0x7c900000
 8009f14:	7fefffff 	.word	0x7fefffff
 8009f18:	2310      	movs	r3, #16
 8009f1a:	0022      	movs	r2, r4
 8009f1c:	401a      	ands	r2, r3
 8009f1e:	9207      	str	r2, [sp, #28]
 8009f20:	421c      	tst	r4, r3
 8009f22:	d001      	beq.n	8009f28 <_strtod_l+0x604>
 8009f24:	335a      	adds	r3, #90	; 0x5a
 8009f26:	9307      	str	r3, [sp, #28]
 8009f28:	0030      	movs	r0, r6
 8009f2a:	0039      	movs	r1, r7
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	4dc4      	ldr	r5, [pc, #784]	; (800a240 <_strtod_l+0x91c>)
 8009f30:	2201      	movs	r2, #1
 8009f32:	4214      	tst	r4, r2
 8009f34:	d004      	beq.n	8009f40 <_strtod_l+0x61c>
 8009f36:	682a      	ldr	r2, [r5, #0]
 8009f38:	686b      	ldr	r3, [r5, #4]
 8009f3a:	f7f7 fb97 	bl	800166c <__aeabi_dmul>
 8009f3e:	2301      	movs	r3, #1
 8009f40:	1064      	asrs	r4, r4, #1
 8009f42:	3508      	adds	r5, #8
 8009f44:	2c00      	cmp	r4, #0
 8009f46:	d1f3      	bne.n	8009f30 <_strtod_l+0x60c>
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d001      	beq.n	8009f50 <_strtod_l+0x62c>
 8009f4c:	0006      	movs	r6, r0
 8009f4e:	000f      	movs	r7, r1
 8009f50:	9b07      	ldr	r3, [sp, #28]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d00f      	beq.n	8009f76 <_strtod_l+0x652>
 8009f56:	236b      	movs	r3, #107	; 0x6b
 8009f58:	007a      	lsls	r2, r7, #1
 8009f5a:	0d52      	lsrs	r2, r2, #21
 8009f5c:	0039      	movs	r1, r7
 8009f5e:	1a9b      	subs	r3, r3, r2
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	dd08      	ble.n	8009f76 <_strtod_l+0x652>
 8009f64:	2b1f      	cmp	r3, #31
 8009f66:	dc00      	bgt.n	8009f6a <_strtod_l+0x646>
 8009f68:	e121      	b.n	800a1ae <_strtod_l+0x88a>
 8009f6a:	2600      	movs	r6, #0
 8009f6c:	2b34      	cmp	r3, #52	; 0x34
 8009f6e:	dc00      	bgt.n	8009f72 <_strtod_l+0x64e>
 8009f70:	e116      	b.n	800a1a0 <_strtod_l+0x87c>
 8009f72:	27dc      	movs	r7, #220	; 0xdc
 8009f74:	04bf      	lsls	r7, r7, #18
 8009f76:	2200      	movs	r2, #0
 8009f78:	2300      	movs	r3, #0
 8009f7a:	0030      	movs	r0, r6
 8009f7c:	0039      	movs	r1, r7
 8009f7e:	f7f6 fa63 	bl	8000448 <__aeabi_dcmpeq>
 8009f82:	2800      	cmp	r0, #0
 8009f84:	d19f      	bne.n	8009ec6 <_strtod_l+0x5a2>
 8009f86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f88:	9a08      	ldr	r2, [sp, #32]
 8009f8a:	9300      	str	r3, [sp, #0]
 8009f8c:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009f8e:	9b05      	ldr	r3, [sp, #20]
 8009f90:	9804      	ldr	r0, [sp, #16]
 8009f92:	f001 fb01 	bl	800b598 <__s2b>
 8009f96:	900d      	str	r0, [sp, #52]	; 0x34
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	d100      	bne.n	8009f9e <_strtod_l+0x67a>
 8009f9c:	e720      	b.n	8009de0 <_strtod_l+0x4bc>
 8009f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fa0:	9906      	ldr	r1, [sp, #24]
 8009fa2:	17da      	asrs	r2, r3, #31
 8009fa4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009fa6:	1a5b      	subs	r3, r3, r1
 8009fa8:	401a      	ands	r2, r3
 8009faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fac:	9215      	str	r2, [sp, #84]	; 0x54
 8009fae:	43db      	mvns	r3, r3
 8009fb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009fb2:	17db      	asrs	r3, r3, #31
 8009fb4:	401a      	ands	r2, r3
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	9218      	str	r2, [sp, #96]	; 0x60
 8009fba:	9305      	str	r3, [sp, #20]
 8009fbc:	9306      	str	r3, [sp, #24]
 8009fbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fc0:	9804      	ldr	r0, [sp, #16]
 8009fc2:	6859      	ldr	r1, [r3, #4]
 8009fc4:	f001 fa72 	bl	800b4ac <_Balloc>
 8009fc8:	9008      	str	r0, [sp, #32]
 8009fca:	2800      	cmp	r0, #0
 8009fcc:	d100      	bne.n	8009fd0 <_strtod_l+0x6ac>
 8009fce:	e70c      	b.n	8009dea <_strtod_l+0x4c6>
 8009fd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fd2:	300c      	adds	r0, #12
 8009fd4:	0019      	movs	r1, r3
 8009fd6:	691a      	ldr	r2, [r3, #16]
 8009fd8:	310c      	adds	r1, #12
 8009fda:	3202      	adds	r2, #2
 8009fdc:	0092      	lsls	r2, r2, #2
 8009fde:	f000 fdca 	bl	800ab76 <memcpy>
 8009fe2:	ab1e      	add	r3, sp, #120	; 0x78
 8009fe4:	9301      	str	r3, [sp, #4]
 8009fe6:	ab1d      	add	r3, sp, #116	; 0x74
 8009fe8:	9300      	str	r3, [sp, #0]
 8009fea:	0032      	movs	r2, r6
 8009fec:	003b      	movs	r3, r7
 8009fee:	9804      	ldr	r0, [sp, #16]
 8009ff0:	9610      	str	r6, [sp, #64]	; 0x40
 8009ff2:	9711      	str	r7, [sp, #68]	; 0x44
 8009ff4:	f001 fdf8 	bl	800bbe8 <__d2b>
 8009ff8:	901c      	str	r0, [sp, #112]	; 0x70
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d100      	bne.n	800a000 <_strtod_l+0x6dc>
 8009ffe:	e6f4      	b.n	8009dea <_strtod_l+0x4c6>
 800a000:	2101      	movs	r1, #1
 800a002:	9804      	ldr	r0, [sp, #16]
 800a004:	f001 fb5c 	bl	800b6c0 <__i2b>
 800a008:	9006      	str	r0, [sp, #24]
 800a00a:	2800      	cmp	r0, #0
 800a00c:	d100      	bne.n	800a010 <_strtod_l+0x6ec>
 800a00e:	e6ec      	b.n	8009dea <_strtod_l+0x4c6>
 800a010:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a012:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a014:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a016:	1ad4      	subs	r4, r2, r3
 800a018:	2b00      	cmp	r3, #0
 800a01a:	db01      	blt.n	800a020 <_strtod_l+0x6fc>
 800a01c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a01e:	195d      	adds	r5, r3, r5
 800a020:	9907      	ldr	r1, [sp, #28]
 800a022:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a024:	1a5b      	subs	r3, r3, r1
 800a026:	2136      	movs	r1, #54	; 0x36
 800a028:	189b      	adds	r3, r3, r2
 800a02a:	1a8a      	subs	r2, r1, r2
 800a02c:	4985      	ldr	r1, [pc, #532]	; (800a244 <_strtod_l+0x920>)
 800a02e:	2001      	movs	r0, #1
 800a030:	468c      	mov	ip, r1
 800a032:	2100      	movs	r1, #0
 800a034:	3b01      	subs	r3, #1
 800a036:	9114      	str	r1, [sp, #80]	; 0x50
 800a038:	9012      	str	r0, [sp, #72]	; 0x48
 800a03a:	4563      	cmp	r3, ip
 800a03c:	da07      	bge.n	800a04e <_strtod_l+0x72a>
 800a03e:	4661      	mov	r1, ip
 800a040:	1ac9      	subs	r1, r1, r3
 800a042:	1a52      	subs	r2, r2, r1
 800a044:	291f      	cmp	r1, #31
 800a046:	dd00      	ble.n	800a04a <_strtod_l+0x726>
 800a048:	e0b6      	b.n	800a1b8 <_strtod_l+0x894>
 800a04a:	4088      	lsls	r0, r1
 800a04c:	9012      	str	r0, [sp, #72]	; 0x48
 800a04e:	18ab      	adds	r3, r5, r2
 800a050:	930c      	str	r3, [sp, #48]	; 0x30
 800a052:	18a4      	adds	r4, r4, r2
 800a054:	9b07      	ldr	r3, [sp, #28]
 800a056:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a058:	191c      	adds	r4, r3, r4
 800a05a:	002b      	movs	r3, r5
 800a05c:	4295      	cmp	r5, r2
 800a05e:	dd00      	ble.n	800a062 <_strtod_l+0x73e>
 800a060:	0013      	movs	r3, r2
 800a062:	42a3      	cmp	r3, r4
 800a064:	dd00      	ble.n	800a068 <_strtod_l+0x744>
 800a066:	0023      	movs	r3, r4
 800a068:	2b00      	cmp	r3, #0
 800a06a:	dd04      	ble.n	800a076 <_strtod_l+0x752>
 800a06c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a06e:	1ae4      	subs	r4, r4, r3
 800a070:	1ad2      	subs	r2, r2, r3
 800a072:	920c      	str	r2, [sp, #48]	; 0x30
 800a074:	1aed      	subs	r5, r5, r3
 800a076:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a078:	2b00      	cmp	r3, #0
 800a07a:	dd17      	ble.n	800a0ac <_strtod_l+0x788>
 800a07c:	001a      	movs	r2, r3
 800a07e:	9906      	ldr	r1, [sp, #24]
 800a080:	9804      	ldr	r0, [sp, #16]
 800a082:	f001 fbe5 	bl	800b850 <__pow5mult>
 800a086:	9006      	str	r0, [sp, #24]
 800a088:	2800      	cmp	r0, #0
 800a08a:	d100      	bne.n	800a08e <_strtod_l+0x76a>
 800a08c:	e6ad      	b.n	8009dea <_strtod_l+0x4c6>
 800a08e:	0001      	movs	r1, r0
 800a090:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a092:	9804      	ldr	r0, [sp, #16]
 800a094:	f001 fb2c 	bl	800b6f0 <__multiply>
 800a098:	900e      	str	r0, [sp, #56]	; 0x38
 800a09a:	2800      	cmp	r0, #0
 800a09c:	d100      	bne.n	800a0a0 <_strtod_l+0x77c>
 800a09e:	e6a4      	b.n	8009dea <_strtod_l+0x4c6>
 800a0a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a0a2:	9804      	ldr	r0, [sp, #16]
 800a0a4:	f001 fa2a 	bl	800b4fc <_Bfree>
 800a0a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0aa:	931c      	str	r3, [sp, #112]	; 0x70
 800a0ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	dd00      	ble.n	800a0b4 <_strtod_l+0x790>
 800a0b2:	e087      	b.n	800a1c4 <_strtod_l+0x8a0>
 800a0b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	dd08      	ble.n	800a0cc <_strtod_l+0x7a8>
 800a0ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a0bc:	9908      	ldr	r1, [sp, #32]
 800a0be:	9804      	ldr	r0, [sp, #16]
 800a0c0:	f001 fbc6 	bl	800b850 <__pow5mult>
 800a0c4:	9008      	str	r0, [sp, #32]
 800a0c6:	2800      	cmp	r0, #0
 800a0c8:	d100      	bne.n	800a0cc <_strtod_l+0x7a8>
 800a0ca:	e68e      	b.n	8009dea <_strtod_l+0x4c6>
 800a0cc:	2c00      	cmp	r4, #0
 800a0ce:	dd08      	ble.n	800a0e2 <_strtod_l+0x7be>
 800a0d0:	0022      	movs	r2, r4
 800a0d2:	9908      	ldr	r1, [sp, #32]
 800a0d4:	9804      	ldr	r0, [sp, #16]
 800a0d6:	f001 fbfd 	bl	800b8d4 <__lshift>
 800a0da:	9008      	str	r0, [sp, #32]
 800a0dc:	2800      	cmp	r0, #0
 800a0de:	d100      	bne.n	800a0e2 <_strtod_l+0x7be>
 800a0e0:	e683      	b.n	8009dea <_strtod_l+0x4c6>
 800a0e2:	2d00      	cmp	r5, #0
 800a0e4:	dd08      	ble.n	800a0f8 <_strtod_l+0x7d4>
 800a0e6:	002a      	movs	r2, r5
 800a0e8:	9906      	ldr	r1, [sp, #24]
 800a0ea:	9804      	ldr	r0, [sp, #16]
 800a0ec:	f001 fbf2 	bl	800b8d4 <__lshift>
 800a0f0:	9006      	str	r0, [sp, #24]
 800a0f2:	2800      	cmp	r0, #0
 800a0f4:	d100      	bne.n	800a0f8 <_strtod_l+0x7d4>
 800a0f6:	e678      	b.n	8009dea <_strtod_l+0x4c6>
 800a0f8:	9a08      	ldr	r2, [sp, #32]
 800a0fa:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a0fc:	9804      	ldr	r0, [sp, #16]
 800a0fe:	f001 fc73 	bl	800b9e8 <__mdiff>
 800a102:	9005      	str	r0, [sp, #20]
 800a104:	2800      	cmp	r0, #0
 800a106:	d100      	bne.n	800a10a <_strtod_l+0x7e6>
 800a108:	e66f      	b.n	8009dea <_strtod_l+0x4c6>
 800a10a:	2200      	movs	r2, #0
 800a10c:	68c3      	ldr	r3, [r0, #12]
 800a10e:	9906      	ldr	r1, [sp, #24]
 800a110:	60c2      	str	r2, [r0, #12]
 800a112:	930c      	str	r3, [sp, #48]	; 0x30
 800a114:	f001 fc4c 	bl	800b9b0 <__mcmp>
 800a118:	2800      	cmp	r0, #0
 800a11a:	da5d      	bge.n	800a1d8 <_strtod_l+0x8b4>
 800a11c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a11e:	4333      	orrs	r3, r6
 800a120:	d000      	beq.n	800a124 <_strtod_l+0x800>
 800a122:	e088      	b.n	800a236 <_strtod_l+0x912>
 800a124:	033b      	lsls	r3, r7, #12
 800a126:	d000      	beq.n	800a12a <_strtod_l+0x806>
 800a128:	e085      	b.n	800a236 <_strtod_l+0x912>
 800a12a:	22d6      	movs	r2, #214	; 0xd6
 800a12c:	4b46      	ldr	r3, [pc, #280]	; (800a248 <_strtod_l+0x924>)
 800a12e:	04d2      	lsls	r2, r2, #19
 800a130:	403b      	ands	r3, r7
 800a132:	4293      	cmp	r3, r2
 800a134:	d97f      	bls.n	800a236 <_strtod_l+0x912>
 800a136:	9b05      	ldr	r3, [sp, #20]
 800a138:	695b      	ldr	r3, [r3, #20]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d103      	bne.n	800a146 <_strtod_l+0x822>
 800a13e:	9b05      	ldr	r3, [sp, #20]
 800a140:	691b      	ldr	r3, [r3, #16]
 800a142:	2b01      	cmp	r3, #1
 800a144:	dd77      	ble.n	800a236 <_strtod_l+0x912>
 800a146:	9905      	ldr	r1, [sp, #20]
 800a148:	2201      	movs	r2, #1
 800a14a:	9804      	ldr	r0, [sp, #16]
 800a14c:	f001 fbc2 	bl	800b8d4 <__lshift>
 800a150:	9906      	ldr	r1, [sp, #24]
 800a152:	9005      	str	r0, [sp, #20]
 800a154:	f001 fc2c 	bl	800b9b0 <__mcmp>
 800a158:	2800      	cmp	r0, #0
 800a15a:	dd6c      	ble.n	800a236 <_strtod_l+0x912>
 800a15c:	9907      	ldr	r1, [sp, #28]
 800a15e:	003b      	movs	r3, r7
 800a160:	4a39      	ldr	r2, [pc, #228]	; (800a248 <_strtod_l+0x924>)
 800a162:	2900      	cmp	r1, #0
 800a164:	d100      	bne.n	800a168 <_strtod_l+0x844>
 800a166:	e094      	b.n	800a292 <_strtod_l+0x96e>
 800a168:	0011      	movs	r1, r2
 800a16a:	20d6      	movs	r0, #214	; 0xd6
 800a16c:	4039      	ands	r1, r7
 800a16e:	04c0      	lsls	r0, r0, #19
 800a170:	4281      	cmp	r1, r0
 800a172:	dd00      	ble.n	800a176 <_strtod_l+0x852>
 800a174:	e08d      	b.n	800a292 <_strtod_l+0x96e>
 800a176:	23dc      	movs	r3, #220	; 0xdc
 800a178:	049b      	lsls	r3, r3, #18
 800a17a:	4299      	cmp	r1, r3
 800a17c:	dc00      	bgt.n	800a180 <_strtod_l+0x85c>
 800a17e:	e6a7      	b.n	8009ed0 <_strtod_l+0x5ac>
 800a180:	0030      	movs	r0, r6
 800a182:	0039      	movs	r1, r7
 800a184:	4b31      	ldr	r3, [pc, #196]	; (800a24c <_strtod_l+0x928>)
 800a186:	2200      	movs	r2, #0
 800a188:	f7f7 fa70 	bl	800166c <__aeabi_dmul>
 800a18c:	4b2e      	ldr	r3, [pc, #184]	; (800a248 <_strtod_l+0x924>)
 800a18e:	0006      	movs	r6, r0
 800a190:	000f      	movs	r7, r1
 800a192:	420b      	tst	r3, r1
 800a194:	d000      	beq.n	800a198 <_strtod_l+0x874>
 800a196:	e631      	b.n	8009dfc <_strtod_l+0x4d8>
 800a198:	2322      	movs	r3, #34	; 0x22
 800a19a:	9a04      	ldr	r2, [sp, #16]
 800a19c:	6013      	str	r3, [r2, #0]
 800a19e:	e62d      	b.n	8009dfc <_strtod_l+0x4d8>
 800a1a0:	234b      	movs	r3, #75	; 0x4b
 800a1a2:	1a9a      	subs	r2, r3, r2
 800a1a4:	3b4c      	subs	r3, #76	; 0x4c
 800a1a6:	4093      	lsls	r3, r2
 800a1a8:	4019      	ands	r1, r3
 800a1aa:	000f      	movs	r7, r1
 800a1ac:	e6e3      	b.n	8009f76 <_strtod_l+0x652>
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	4252      	negs	r2, r2
 800a1b2:	409a      	lsls	r2, r3
 800a1b4:	4016      	ands	r6, r2
 800a1b6:	e6de      	b.n	8009f76 <_strtod_l+0x652>
 800a1b8:	4925      	ldr	r1, [pc, #148]	; (800a250 <_strtod_l+0x92c>)
 800a1ba:	1acb      	subs	r3, r1, r3
 800a1bc:	0001      	movs	r1, r0
 800a1be:	4099      	lsls	r1, r3
 800a1c0:	9114      	str	r1, [sp, #80]	; 0x50
 800a1c2:	e743      	b.n	800a04c <_strtod_l+0x728>
 800a1c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a1c6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a1c8:	9804      	ldr	r0, [sp, #16]
 800a1ca:	f001 fb83 	bl	800b8d4 <__lshift>
 800a1ce:	901c      	str	r0, [sp, #112]	; 0x70
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	d000      	beq.n	800a1d6 <_strtod_l+0x8b2>
 800a1d4:	e76e      	b.n	800a0b4 <_strtod_l+0x790>
 800a1d6:	e608      	b.n	8009dea <_strtod_l+0x4c6>
 800a1d8:	970e      	str	r7, [sp, #56]	; 0x38
 800a1da:	2800      	cmp	r0, #0
 800a1dc:	d177      	bne.n	800a2ce <_strtod_l+0x9aa>
 800a1de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a1e0:	033b      	lsls	r3, r7, #12
 800a1e2:	0b1b      	lsrs	r3, r3, #12
 800a1e4:	2a00      	cmp	r2, #0
 800a1e6:	d039      	beq.n	800a25c <_strtod_l+0x938>
 800a1e8:	4a1a      	ldr	r2, [pc, #104]	; (800a254 <_strtod_l+0x930>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d139      	bne.n	800a262 <_strtod_l+0x93e>
 800a1ee:	2101      	movs	r1, #1
 800a1f0:	9b07      	ldr	r3, [sp, #28]
 800a1f2:	4249      	negs	r1, r1
 800a1f4:	0032      	movs	r2, r6
 800a1f6:	0008      	movs	r0, r1
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d00b      	beq.n	800a214 <_strtod_l+0x8f0>
 800a1fc:	24d4      	movs	r4, #212	; 0xd4
 800a1fe:	4b12      	ldr	r3, [pc, #72]	; (800a248 <_strtod_l+0x924>)
 800a200:	0008      	movs	r0, r1
 800a202:	403b      	ands	r3, r7
 800a204:	04e4      	lsls	r4, r4, #19
 800a206:	42a3      	cmp	r3, r4
 800a208:	d804      	bhi.n	800a214 <_strtod_l+0x8f0>
 800a20a:	306c      	adds	r0, #108	; 0x6c
 800a20c:	0d1b      	lsrs	r3, r3, #20
 800a20e:	1ac3      	subs	r3, r0, r3
 800a210:	4099      	lsls	r1, r3
 800a212:	0008      	movs	r0, r1
 800a214:	4282      	cmp	r2, r0
 800a216:	d124      	bne.n	800a262 <_strtod_l+0x93e>
 800a218:	4b0f      	ldr	r3, [pc, #60]	; (800a258 <_strtod_l+0x934>)
 800a21a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a21c:	4299      	cmp	r1, r3
 800a21e:	d102      	bne.n	800a226 <_strtod_l+0x902>
 800a220:	3201      	adds	r2, #1
 800a222:	d100      	bne.n	800a226 <_strtod_l+0x902>
 800a224:	e5e1      	b.n	8009dea <_strtod_l+0x4c6>
 800a226:	4b08      	ldr	r3, [pc, #32]	; (800a248 <_strtod_l+0x924>)
 800a228:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a22a:	2600      	movs	r6, #0
 800a22c:	401a      	ands	r2, r3
 800a22e:	0013      	movs	r3, r2
 800a230:	2280      	movs	r2, #128	; 0x80
 800a232:	0352      	lsls	r2, r2, #13
 800a234:	189f      	adds	r7, r3, r2
 800a236:	9b07      	ldr	r3, [sp, #28]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d1a1      	bne.n	800a180 <_strtod_l+0x85c>
 800a23c:	e5de      	b.n	8009dfc <_strtod_l+0x4d8>
 800a23e:	46c0      	nop			; (mov r8, r8)
 800a240:	08012e00 	.word	0x08012e00
 800a244:	fffffc02 	.word	0xfffffc02
 800a248:	7ff00000 	.word	0x7ff00000
 800a24c:	39500000 	.word	0x39500000
 800a250:	fffffbe2 	.word	0xfffffbe2
 800a254:	000fffff 	.word	0x000fffff
 800a258:	7fefffff 	.word	0x7fefffff
 800a25c:	4333      	orrs	r3, r6
 800a25e:	d100      	bne.n	800a262 <_strtod_l+0x93e>
 800a260:	e77c      	b.n	800a15c <_strtod_l+0x838>
 800a262:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a264:	2b00      	cmp	r3, #0
 800a266:	d01d      	beq.n	800a2a4 <_strtod_l+0x980>
 800a268:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a26a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a26c:	4213      	tst	r3, r2
 800a26e:	d0e2      	beq.n	800a236 <_strtod_l+0x912>
 800a270:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a272:	0030      	movs	r0, r6
 800a274:	0039      	movs	r1, r7
 800a276:	9a07      	ldr	r2, [sp, #28]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d017      	beq.n	800a2ac <_strtod_l+0x988>
 800a27c:	f7ff fb3a 	bl	80098f4 <sulp>
 800a280:	0002      	movs	r2, r0
 800a282:	000b      	movs	r3, r1
 800a284:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a286:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a288:	f7f6 fa96 	bl	80007b8 <__aeabi_dadd>
 800a28c:	0006      	movs	r6, r0
 800a28e:	000f      	movs	r7, r1
 800a290:	e7d1      	b.n	800a236 <_strtod_l+0x912>
 800a292:	2601      	movs	r6, #1
 800a294:	4013      	ands	r3, r2
 800a296:	4a98      	ldr	r2, [pc, #608]	; (800a4f8 <_strtod_l+0xbd4>)
 800a298:	4276      	negs	r6, r6
 800a29a:	189b      	adds	r3, r3, r2
 800a29c:	4a97      	ldr	r2, [pc, #604]	; (800a4fc <_strtod_l+0xbd8>)
 800a29e:	431a      	orrs	r2, r3
 800a2a0:	0017      	movs	r7, r2
 800a2a2:	e7c8      	b.n	800a236 <_strtod_l+0x912>
 800a2a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a2a6:	4233      	tst	r3, r6
 800a2a8:	d0c5      	beq.n	800a236 <_strtod_l+0x912>
 800a2aa:	e7e1      	b.n	800a270 <_strtod_l+0x94c>
 800a2ac:	f7ff fb22 	bl	80098f4 <sulp>
 800a2b0:	0002      	movs	r2, r0
 800a2b2:	000b      	movs	r3, r1
 800a2b4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a2b6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a2b8:	f7f7 fc9a 	bl	8001bf0 <__aeabi_dsub>
 800a2bc:	2200      	movs	r2, #0
 800a2be:	2300      	movs	r3, #0
 800a2c0:	0006      	movs	r6, r0
 800a2c2:	000f      	movs	r7, r1
 800a2c4:	f7f6 f8c0 	bl	8000448 <__aeabi_dcmpeq>
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	d0b4      	beq.n	800a236 <_strtod_l+0x912>
 800a2cc:	e600      	b.n	8009ed0 <_strtod_l+0x5ac>
 800a2ce:	9906      	ldr	r1, [sp, #24]
 800a2d0:	9805      	ldr	r0, [sp, #20]
 800a2d2:	f001 fce9 	bl	800bca8 <__ratio>
 800a2d6:	2380      	movs	r3, #128	; 0x80
 800a2d8:	2200      	movs	r2, #0
 800a2da:	05db      	lsls	r3, r3, #23
 800a2dc:	0004      	movs	r4, r0
 800a2de:	000d      	movs	r5, r1
 800a2e0:	f7f6 f8c2 	bl	8000468 <__aeabi_dcmple>
 800a2e4:	2800      	cmp	r0, #0
 800a2e6:	d06d      	beq.n	800a3c4 <_strtod_l+0xaa0>
 800a2e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d000      	beq.n	800a2f0 <_strtod_l+0x9cc>
 800a2ee:	e07e      	b.n	800a3ee <_strtod_l+0xaca>
 800a2f0:	2e00      	cmp	r6, #0
 800a2f2:	d158      	bne.n	800a3a6 <_strtod_l+0xa82>
 800a2f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2f6:	031b      	lsls	r3, r3, #12
 800a2f8:	d000      	beq.n	800a2fc <_strtod_l+0x9d8>
 800a2fa:	e07f      	b.n	800a3fc <_strtod_l+0xad8>
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	0020      	movs	r0, r4
 800a300:	0029      	movs	r1, r5
 800a302:	4b7f      	ldr	r3, [pc, #508]	; (800a500 <_strtod_l+0xbdc>)
 800a304:	f7f6 f8a6 	bl	8000454 <__aeabi_dcmplt>
 800a308:	2800      	cmp	r0, #0
 800a30a:	d158      	bne.n	800a3be <_strtod_l+0xa9a>
 800a30c:	0020      	movs	r0, r4
 800a30e:	0029      	movs	r1, r5
 800a310:	2200      	movs	r2, #0
 800a312:	4b7c      	ldr	r3, [pc, #496]	; (800a504 <_strtod_l+0xbe0>)
 800a314:	f7f7 f9aa 	bl	800166c <__aeabi_dmul>
 800a318:	0004      	movs	r4, r0
 800a31a:	000d      	movs	r5, r1
 800a31c:	2380      	movs	r3, #128	; 0x80
 800a31e:	061b      	lsls	r3, r3, #24
 800a320:	940a      	str	r4, [sp, #40]	; 0x28
 800a322:	18eb      	adds	r3, r5, r3
 800a324:	930b      	str	r3, [sp, #44]	; 0x2c
 800a326:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a328:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a32a:	9212      	str	r2, [sp, #72]	; 0x48
 800a32c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a32e:	4a76      	ldr	r2, [pc, #472]	; (800a508 <_strtod_l+0xbe4>)
 800a330:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a332:	4013      	ands	r3, r2
 800a334:	9314      	str	r3, [sp, #80]	; 0x50
 800a336:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a338:	4b74      	ldr	r3, [pc, #464]	; (800a50c <_strtod_l+0xbe8>)
 800a33a:	429a      	cmp	r2, r3
 800a33c:	d000      	beq.n	800a340 <_strtod_l+0xa1c>
 800a33e:	e091      	b.n	800a464 <_strtod_l+0xb40>
 800a340:	4a73      	ldr	r2, [pc, #460]	; (800a510 <_strtod_l+0xbec>)
 800a342:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a344:	4694      	mov	ip, r2
 800a346:	4463      	add	r3, ip
 800a348:	001f      	movs	r7, r3
 800a34a:	0030      	movs	r0, r6
 800a34c:	0019      	movs	r1, r3
 800a34e:	f001 fbe3 	bl	800bb18 <__ulp>
 800a352:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a354:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a356:	f7f7 f989 	bl	800166c <__aeabi_dmul>
 800a35a:	0032      	movs	r2, r6
 800a35c:	003b      	movs	r3, r7
 800a35e:	f7f6 fa2b 	bl	80007b8 <__aeabi_dadd>
 800a362:	4a69      	ldr	r2, [pc, #420]	; (800a508 <_strtod_l+0xbe4>)
 800a364:	4b6b      	ldr	r3, [pc, #428]	; (800a514 <_strtod_l+0xbf0>)
 800a366:	0006      	movs	r6, r0
 800a368:	400a      	ands	r2, r1
 800a36a:	429a      	cmp	r2, r3
 800a36c:	d949      	bls.n	800a402 <_strtod_l+0xade>
 800a36e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a370:	4b69      	ldr	r3, [pc, #420]	; (800a518 <_strtod_l+0xbf4>)
 800a372:	429a      	cmp	r2, r3
 800a374:	d103      	bne.n	800a37e <_strtod_l+0xa5a>
 800a376:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a378:	3301      	adds	r3, #1
 800a37a:	d100      	bne.n	800a37e <_strtod_l+0xa5a>
 800a37c:	e535      	b.n	8009dea <_strtod_l+0x4c6>
 800a37e:	2601      	movs	r6, #1
 800a380:	4f65      	ldr	r7, [pc, #404]	; (800a518 <_strtod_l+0xbf4>)
 800a382:	4276      	negs	r6, r6
 800a384:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a386:	9804      	ldr	r0, [sp, #16]
 800a388:	f001 f8b8 	bl	800b4fc <_Bfree>
 800a38c:	9908      	ldr	r1, [sp, #32]
 800a38e:	9804      	ldr	r0, [sp, #16]
 800a390:	f001 f8b4 	bl	800b4fc <_Bfree>
 800a394:	9906      	ldr	r1, [sp, #24]
 800a396:	9804      	ldr	r0, [sp, #16]
 800a398:	f001 f8b0 	bl	800b4fc <_Bfree>
 800a39c:	9905      	ldr	r1, [sp, #20]
 800a39e:	9804      	ldr	r0, [sp, #16]
 800a3a0:	f001 f8ac 	bl	800b4fc <_Bfree>
 800a3a4:	e60b      	b.n	8009fbe <_strtod_l+0x69a>
 800a3a6:	2e01      	cmp	r6, #1
 800a3a8:	d103      	bne.n	800a3b2 <_strtod_l+0xa8e>
 800a3aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d100      	bne.n	800a3b2 <_strtod_l+0xa8e>
 800a3b0:	e58e      	b.n	8009ed0 <_strtod_l+0x5ac>
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	4c59      	ldr	r4, [pc, #356]	; (800a51c <_strtod_l+0xbf8>)
 800a3b6:	930a      	str	r3, [sp, #40]	; 0x28
 800a3b8:	940b      	str	r4, [sp, #44]	; 0x2c
 800a3ba:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a3bc:	e01c      	b.n	800a3f8 <_strtod_l+0xad4>
 800a3be:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a3c0:	4d50      	ldr	r5, [pc, #320]	; (800a504 <_strtod_l+0xbe0>)
 800a3c2:	e7ab      	b.n	800a31c <_strtod_l+0x9f8>
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	0020      	movs	r0, r4
 800a3c8:	0029      	movs	r1, r5
 800a3ca:	4b4e      	ldr	r3, [pc, #312]	; (800a504 <_strtod_l+0xbe0>)
 800a3cc:	f7f7 f94e 	bl	800166c <__aeabi_dmul>
 800a3d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3d2:	0004      	movs	r4, r0
 800a3d4:	000b      	movs	r3, r1
 800a3d6:	000d      	movs	r5, r1
 800a3d8:	2a00      	cmp	r2, #0
 800a3da:	d104      	bne.n	800a3e6 <_strtod_l+0xac2>
 800a3dc:	2280      	movs	r2, #128	; 0x80
 800a3de:	0612      	lsls	r2, r2, #24
 800a3e0:	900a      	str	r0, [sp, #40]	; 0x28
 800a3e2:	188b      	adds	r3, r1, r2
 800a3e4:	e79e      	b.n	800a324 <_strtod_l+0xa00>
 800a3e6:	0002      	movs	r2, r0
 800a3e8:	920a      	str	r2, [sp, #40]	; 0x28
 800a3ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3ec:	e79b      	b.n	800a326 <_strtod_l+0xa02>
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	4c43      	ldr	r4, [pc, #268]	; (800a500 <_strtod_l+0xbdc>)
 800a3f2:	930a      	str	r3, [sp, #40]	; 0x28
 800a3f4:	940b      	str	r4, [sp, #44]	; 0x2c
 800a3f6:	2400      	movs	r4, #0
 800a3f8:	4d41      	ldr	r5, [pc, #260]	; (800a500 <_strtod_l+0xbdc>)
 800a3fa:	e794      	b.n	800a326 <_strtod_l+0xa02>
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	4c47      	ldr	r4, [pc, #284]	; (800a51c <_strtod_l+0xbf8>)
 800a400:	e7f7      	b.n	800a3f2 <_strtod_l+0xace>
 800a402:	23d4      	movs	r3, #212	; 0xd4
 800a404:	049b      	lsls	r3, r3, #18
 800a406:	18cf      	adds	r7, r1, r3
 800a408:	9b07      	ldr	r3, [sp, #28]
 800a40a:	970e      	str	r7, [sp, #56]	; 0x38
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d1b9      	bne.n	800a384 <_strtod_l+0xa60>
 800a410:	4b3d      	ldr	r3, [pc, #244]	; (800a508 <_strtod_l+0xbe4>)
 800a412:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a414:	403b      	ands	r3, r7
 800a416:	429a      	cmp	r2, r3
 800a418:	d1b4      	bne.n	800a384 <_strtod_l+0xa60>
 800a41a:	0020      	movs	r0, r4
 800a41c:	0029      	movs	r1, r5
 800a41e:	f7f6 f8ad 	bl	800057c <__aeabi_d2lz>
 800a422:	f7f6 f8e7 	bl	80005f4 <__aeabi_l2d>
 800a426:	0002      	movs	r2, r0
 800a428:	000b      	movs	r3, r1
 800a42a:	0020      	movs	r0, r4
 800a42c:	0029      	movs	r1, r5
 800a42e:	f7f7 fbdf 	bl	8001bf0 <__aeabi_dsub>
 800a432:	033b      	lsls	r3, r7, #12
 800a434:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a436:	0b1b      	lsrs	r3, r3, #12
 800a438:	4333      	orrs	r3, r6
 800a43a:	4313      	orrs	r3, r2
 800a43c:	0004      	movs	r4, r0
 800a43e:	000d      	movs	r5, r1
 800a440:	4a37      	ldr	r2, [pc, #220]	; (800a520 <_strtod_l+0xbfc>)
 800a442:	2b00      	cmp	r3, #0
 800a444:	d054      	beq.n	800a4f0 <_strtod_l+0xbcc>
 800a446:	4b37      	ldr	r3, [pc, #220]	; (800a524 <_strtod_l+0xc00>)
 800a448:	f7f6 f804 	bl	8000454 <__aeabi_dcmplt>
 800a44c:	2800      	cmp	r0, #0
 800a44e:	d000      	beq.n	800a452 <_strtod_l+0xb2e>
 800a450:	e4d4      	b.n	8009dfc <_strtod_l+0x4d8>
 800a452:	0020      	movs	r0, r4
 800a454:	0029      	movs	r1, r5
 800a456:	4a34      	ldr	r2, [pc, #208]	; (800a528 <_strtod_l+0xc04>)
 800a458:	4b2a      	ldr	r3, [pc, #168]	; (800a504 <_strtod_l+0xbe0>)
 800a45a:	f7f6 f80f 	bl	800047c <__aeabi_dcmpgt>
 800a45e:	2800      	cmp	r0, #0
 800a460:	d090      	beq.n	800a384 <_strtod_l+0xa60>
 800a462:	e4cb      	b.n	8009dfc <_strtod_l+0x4d8>
 800a464:	9b07      	ldr	r3, [sp, #28]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d02b      	beq.n	800a4c2 <_strtod_l+0xb9e>
 800a46a:	23d4      	movs	r3, #212	; 0xd4
 800a46c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a46e:	04db      	lsls	r3, r3, #19
 800a470:	429a      	cmp	r2, r3
 800a472:	d826      	bhi.n	800a4c2 <_strtod_l+0xb9e>
 800a474:	0020      	movs	r0, r4
 800a476:	0029      	movs	r1, r5
 800a478:	4a2c      	ldr	r2, [pc, #176]	; (800a52c <_strtod_l+0xc08>)
 800a47a:	4b2d      	ldr	r3, [pc, #180]	; (800a530 <_strtod_l+0xc0c>)
 800a47c:	f7f5 fff4 	bl	8000468 <__aeabi_dcmple>
 800a480:	2800      	cmp	r0, #0
 800a482:	d017      	beq.n	800a4b4 <_strtod_l+0xb90>
 800a484:	0020      	movs	r0, r4
 800a486:	0029      	movs	r1, r5
 800a488:	f7f6 f85a 	bl	8000540 <__aeabi_d2uiz>
 800a48c:	2800      	cmp	r0, #0
 800a48e:	d100      	bne.n	800a492 <_strtod_l+0xb6e>
 800a490:	3001      	adds	r0, #1
 800a492:	f7f7 ffb3 	bl	80023fc <__aeabi_ui2d>
 800a496:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a498:	0004      	movs	r4, r0
 800a49a:	000b      	movs	r3, r1
 800a49c:	000d      	movs	r5, r1
 800a49e:	2a00      	cmp	r2, #0
 800a4a0:	d122      	bne.n	800a4e8 <_strtod_l+0xbc4>
 800a4a2:	2280      	movs	r2, #128	; 0x80
 800a4a4:	0612      	lsls	r2, r2, #24
 800a4a6:	188b      	adds	r3, r1, r2
 800a4a8:	9016      	str	r0, [sp, #88]	; 0x58
 800a4aa:	9317      	str	r3, [sp, #92]	; 0x5c
 800a4ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a4ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4b0:	9212      	str	r2, [sp, #72]	; 0x48
 800a4b2:	9313      	str	r3, [sp, #76]	; 0x4c
 800a4b4:	22d6      	movs	r2, #214	; 0xd6
 800a4b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a4b8:	04d2      	lsls	r2, r2, #19
 800a4ba:	189b      	adds	r3, r3, r2
 800a4bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a4be:	1a9b      	subs	r3, r3, r2
 800a4c0:	9313      	str	r3, [sp, #76]	; 0x4c
 800a4c2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a4c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a4c6:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a4c8:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800a4ca:	f001 fb25 	bl	800bb18 <__ulp>
 800a4ce:	0002      	movs	r2, r0
 800a4d0:	000b      	movs	r3, r1
 800a4d2:	0030      	movs	r0, r6
 800a4d4:	0039      	movs	r1, r7
 800a4d6:	f7f7 f8c9 	bl	800166c <__aeabi_dmul>
 800a4da:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a4dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a4de:	f7f6 f96b 	bl	80007b8 <__aeabi_dadd>
 800a4e2:	0006      	movs	r6, r0
 800a4e4:	000f      	movs	r7, r1
 800a4e6:	e78f      	b.n	800a408 <_strtod_l+0xae4>
 800a4e8:	0002      	movs	r2, r0
 800a4ea:	9216      	str	r2, [sp, #88]	; 0x58
 800a4ec:	9317      	str	r3, [sp, #92]	; 0x5c
 800a4ee:	e7dd      	b.n	800a4ac <_strtod_l+0xb88>
 800a4f0:	4b10      	ldr	r3, [pc, #64]	; (800a534 <_strtod_l+0xc10>)
 800a4f2:	f7f5 ffaf 	bl	8000454 <__aeabi_dcmplt>
 800a4f6:	e7b2      	b.n	800a45e <_strtod_l+0xb3a>
 800a4f8:	fff00000 	.word	0xfff00000
 800a4fc:	000fffff 	.word	0x000fffff
 800a500:	3ff00000 	.word	0x3ff00000
 800a504:	3fe00000 	.word	0x3fe00000
 800a508:	7ff00000 	.word	0x7ff00000
 800a50c:	7fe00000 	.word	0x7fe00000
 800a510:	fcb00000 	.word	0xfcb00000
 800a514:	7c9fffff 	.word	0x7c9fffff
 800a518:	7fefffff 	.word	0x7fefffff
 800a51c:	bff00000 	.word	0xbff00000
 800a520:	94a03595 	.word	0x94a03595
 800a524:	3fdfffff 	.word	0x3fdfffff
 800a528:	35afe535 	.word	0x35afe535
 800a52c:	ffc00000 	.word	0xffc00000
 800a530:	41dfffff 	.word	0x41dfffff
 800a534:	3fcfffff 	.word	0x3fcfffff

0800a538 <_strtod_r>:
 800a538:	b510      	push	{r4, lr}
 800a53a:	4b02      	ldr	r3, [pc, #8]	; (800a544 <_strtod_r+0xc>)
 800a53c:	f7ff f9f2 	bl	8009924 <_strtod_l>
 800a540:	bd10      	pop	{r4, pc}
 800a542:	46c0      	nop			; (mov r8, r8)
 800a544:	20000450 	.word	0x20000450

0800a548 <strtod>:
 800a548:	b510      	push	{r4, lr}
 800a54a:	4c04      	ldr	r4, [pc, #16]	; (800a55c <strtod+0x14>)
 800a54c:	000a      	movs	r2, r1
 800a54e:	0001      	movs	r1, r0
 800a550:	4b03      	ldr	r3, [pc, #12]	; (800a560 <strtod+0x18>)
 800a552:	6820      	ldr	r0, [r4, #0]
 800a554:	f7ff f9e6 	bl	8009924 <_strtod_l>
 800a558:	bd10      	pop	{r4, pc}
 800a55a:	46c0      	nop			; (mov r8, r8)
 800a55c:	200006e0 	.word	0x200006e0
 800a560:	20000450 	.word	0x20000450

0800a564 <_strtol_l.constprop.0>:
 800a564:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a566:	b087      	sub	sp, #28
 800a568:	001e      	movs	r6, r3
 800a56a:	9005      	str	r0, [sp, #20]
 800a56c:	9101      	str	r1, [sp, #4]
 800a56e:	9202      	str	r2, [sp, #8]
 800a570:	2b01      	cmp	r3, #1
 800a572:	d048      	beq.n	800a606 <_strtol_l.constprop.0+0xa2>
 800a574:	000b      	movs	r3, r1
 800a576:	2e24      	cmp	r6, #36	; 0x24
 800a578:	d845      	bhi.n	800a606 <_strtol_l.constprop.0+0xa2>
 800a57a:	4a3b      	ldr	r2, [pc, #236]	; (800a668 <_strtol_l.constprop.0+0x104>)
 800a57c:	2108      	movs	r1, #8
 800a57e:	4694      	mov	ip, r2
 800a580:	001a      	movs	r2, r3
 800a582:	4660      	mov	r0, ip
 800a584:	7814      	ldrb	r4, [r2, #0]
 800a586:	3301      	adds	r3, #1
 800a588:	5d00      	ldrb	r0, [r0, r4]
 800a58a:	001d      	movs	r5, r3
 800a58c:	0007      	movs	r7, r0
 800a58e:	400f      	ands	r7, r1
 800a590:	4208      	tst	r0, r1
 800a592:	d1f5      	bne.n	800a580 <_strtol_l.constprop.0+0x1c>
 800a594:	2c2d      	cmp	r4, #45	; 0x2d
 800a596:	d13d      	bne.n	800a614 <_strtol_l.constprop.0+0xb0>
 800a598:	2701      	movs	r7, #1
 800a59a:	781c      	ldrb	r4, [r3, #0]
 800a59c:	1c95      	adds	r5, r2, #2
 800a59e:	2e00      	cmp	r6, #0
 800a5a0:	d05e      	beq.n	800a660 <_strtol_l.constprop.0+0xfc>
 800a5a2:	2e10      	cmp	r6, #16
 800a5a4:	d109      	bne.n	800a5ba <_strtol_l.constprop.0+0x56>
 800a5a6:	2c30      	cmp	r4, #48	; 0x30
 800a5a8:	d107      	bne.n	800a5ba <_strtol_l.constprop.0+0x56>
 800a5aa:	2220      	movs	r2, #32
 800a5ac:	782b      	ldrb	r3, [r5, #0]
 800a5ae:	4393      	bics	r3, r2
 800a5b0:	2b58      	cmp	r3, #88	; 0x58
 800a5b2:	d150      	bne.n	800a656 <_strtol_l.constprop.0+0xf2>
 800a5b4:	2610      	movs	r6, #16
 800a5b6:	786c      	ldrb	r4, [r5, #1]
 800a5b8:	3502      	adds	r5, #2
 800a5ba:	4b2c      	ldr	r3, [pc, #176]	; (800a66c <_strtol_l.constprop.0+0x108>)
 800a5bc:	0031      	movs	r1, r6
 800a5be:	18fb      	adds	r3, r7, r3
 800a5c0:	0018      	movs	r0, r3
 800a5c2:	9303      	str	r3, [sp, #12]
 800a5c4:	f7f5 fe40 	bl	8000248 <__aeabi_uidivmod>
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	9104      	str	r1, [sp, #16]
 800a5cc:	2101      	movs	r1, #1
 800a5ce:	4684      	mov	ip, r0
 800a5d0:	0010      	movs	r0, r2
 800a5d2:	4249      	negs	r1, r1
 800a5d4:	0023      	movs	r3, r4
 800a5d6:	3b30      	subs	r3, #48	; 0x30
 800a5d8:	2b09      	cmp	r3, #9
 800a5da:	d903      	bls.n	800a5e4 <_strtol_l.constprop.0+0x80>
 800a5dc:	3b11      	subs	r3, #17
 800a5de:	2b19      	cmp	r3, #25
 800a5e0:	d81d      	bhi.n	800a61e <_strtol_l.constprop.0+0xba>
 800a5e2:	330a      	adds	r3, #10
 800a5e4:	429e      	cmp	r6, r3
 800a5e6:	dd1e      	ble.n	800a626 <_strtol_l.constprop.0+0xc2>
 800a5e8:	1c54      	adds	r4, r2, #1
 800a5ea:	d009      	beq.n	800a600 <_strtol_l.constprop.0+0x9c>
 800a5ec:	000a      	movs	r2, r1
 800a5ee:	4584      	cmp	ip, r0
 800a5f0:	d306      	bcc.n	800a600 <_strtol_l.constprop.0+0x9c>
 800a5f2:	d102      	bne.n	800a5fa <_strtol_l.constprop.0+0x96>
 800a5f4:	9c04      	ldr	r4, [sp, #16]
 800a5f6:	429c      	cmp	r4, r3
 800a5f8:	db02      	blt.n	800a600 <_strtol_l.constprop.0+0x9c>
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	4370      	muls	r0, r6
 800a5fe:	1818      	adds	r0, r3, r0
 800a600:	782c      	ldrb	r4, [r5, #0]
 800a602:	3501      	adds	r5, #1
 800a604:	e7e6      	b.n	800a5d4 <_strtol_l.constprop.0+0x70>
 800a606:	f000 fa7d 	bl	800ab04 <__errno>
 800a60a:	2316      	movs	r3, #22
 800a60c:	6003      	str	r3, [r0, #0]
 800a60e:	2000      	movs	r0, #0
 800a610:	b007      	add	sp, #28
 800a612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a614:	2c2b      	cmp	r4, #43	; 0x2b
 800a616:	d1c2      	bne.n	800a59e <_strtol_l.constprop.0+0x3a>
 800a618:	781c      	ldrb	r4, [r3, #0]
 800a61a:	1c95      	adds	r5, r2, #2
 800a61c:	e7bf      	b.n	800a59e <_strtol_l.constprop.0+0x3a>
 800a61e:	0023      	movs	r3, r4
 800a620:	3b61      	subs	r3, #97	; 0x61
 800a622:	2b19      	cmp	r3, #25
 800a624:	d9dd      	bls.n	800a5e2 <_strtol_l.constprop.0+0x7e>
 800a626:	1c53      	adds	r3, r2, #1
 800a628:	d109      	bne.n	800a63e <_strtol_l.constprop.0+0xda>
 800a62a:	2322      	movs	r3, #34	; 0x22
 800a62c:	9a05      	ldr	r2, [sp, #20]
 800a62e:	9803      	ldr	r0, [sp, #12]
 800a630:	6013      	str	r3, [r2, #0]
 800a632:	9b02      	ldr	r3, [sp, #8]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d0eb      	beq.n	800a610 <_strtol_l.constprop.0+0xac>
 800a638:	1e6b      	subs	r3, r5, #1
 800a63a:	9301      	str	r3, [sp, #4]
 800a63c:	e007      	b.n	800a64e <_strtol_l.constprop.0+0xea>
 800a63e:	2f00      	cmp	r7, #0
 800a640:	d000      	beq.n	800a644 <_strtol_l.constprop.0+0xe0>
 800a642:	4240      	negs	r0, r0
 800a644:	9b02      	ldr	r3, [sp, #8]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d0e2      	beq.n	800a610 <_strtol_l.constprop.0+0xac>
 800a64a:	2a00      	cmp	r2, #0
 800a64c:	d1f4      	bne.n	800a638 <_strtol_l.constprop.0+0xd4>
 800a64e:	9b02      	ldr	r3, [sp, #8]
 800a650:	9a01      	ldr	r2, [sp, #4]
 800a652:	601a      	str	r2, [r3, #0]
 800a654:	e7dc      	b.n	800a610 <_strtol_l.constprop.0+0xac>
 800a656:	2430      	movs	r4, #48	; 0x30
 800a658:	2e00      	cmp	r6, #0
 800a65a:	d1ae      	bne.n	800a5ba <_strtol_l.constprop.0+0x56>
 800a65c:	3608      	adds	r6, #8
 800a65e:	e7ac      	b.n	800a5ba <_strtol_l.constprop.0+0x56>
 800a660:	2c30      	cmp	r4, #48	; 0x30
 800a662:	d0a2      	beq.n	800a5aa <_strtol_l.constprop.0+0x46>
 800a664:	260a      	movs	r6, #10
 800a666:	e7a8      	b.n	800a5ba <_strtol_l.constprop.0+0x56>
 800a668:	08012e29 	.word	0x08012e29
 800a66c:	7fffffff 	.word	0x7fffffff

0800a670 <_strtol_r>:
 800a670:	b510      	push	{r4, lr}
 800a672:	f7ff ff77 	bl	800a564 <_strtol_l.constprop.0>
 800a676:	bd10      	pop	{r4, pc}

0800a678 <strtol>:
 800a678:	b510      	push	{r4, lr}
 800a67a:	4c04      	ldr	r4, [pc, #16]	; (800a68c <strtol+0x14>)
 800a67c:	0013      	movs	r3, r2
 800a67e:	000a      	movs	r2, r1
 800a680:	0001      	movs	r1, r0
 800a682:	6820      	ldr	r0, [r4, #0]
 800a684:	f7ff ff6e 	bl	800a564 <_strtol_l.constprop.0>
 800a688:	bd10      	pop	{r4, pc}
 800a68a:	46c0      	nop			; (mov r8, r8)
 800a68c:	200006e0 	.word	0x200006e0

0800a690 <std>:
 800a690:	2300      	movs	r3, #0
 800a692:	b510      	push	{r4, lr}
 800a694:	0004      	movs	r4, r0
 800a696:	6003      	str	r3, [r0, #0]
 800a698:	6043      	str	r3, [r0, #4]
 800a69a:	6083      	str	r3, [r0, #8]
 800a69c:	8181      	strh	r1, [r0, #12]
 800a69e:	6643      	str	r3, [r0, #100]	; 0x64
 800a6a0:	81c2      	strh	r2, [r0, #14]
 800a6a2:	6103      	str	r3, [r0, #16]
 800a6a4:	6143      	str	r3, [r0, #20]
 800a6a6:	6183      	str	r3, [r0, #24]
 800a6a8:	0019      	movs	r1, r3
 800a6aa:	2208      	movs	r2, #8
 800a6ac:	305c      	adds	r0, #92	; 0x5c
 800a6ae:	f000 f97d 	bl	800a9ac <memset>
 800a6b2:	4b0b      	ldr	r3, [pc, #44]	; (800a6e0 <std+0x50>)
 800a6b4:	61e4      	str	r4, [r4, #28]
 800a6b6:	6223      	str	r3, [r4, #32]
 800a6b8:	4b0a      	ldr	r3, [pc, #40]	; (800a6e4 <std+0x54>)
 800a6ba:	6263      	str	r3, [r4, #36]	; 0x24
 800a6bc:	4b0a      	ldr	r3, [pc, #40]	; (800a6e8 <std+0x58>)
 800a6be:	62a3      	str	r3, [r4, #40]	; 0x28
 800a6c0:	4b0a      	ldr	r3, [pc, #40]	; (800a6ec <std+0x5c>)
 800a6c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a6c4:	4b0a      	ldr	r3, [pc, #40]	; (800a6f0 <std+0x60>)
 800a6c6:	429c      	cmp	r4, r3
 800a6c8:	d005      	beq.n	800a6d6 <std+0x46>
 800a6ca:	4b0a      	ldr	r3, [pc, #40]	; (800a6f4 <std+0x64>)
 800a6cc:	429c      	cmp	r4, r3
 800a6ce:	d002      	beq.n	800a6d6 <std+0x46>
 800a6d0:	4b09      	ldr	r3, [pc, #36]	; (800a6f8 <std+0x68>)
 800a6d2:	429c      	cmp	r4, r3
 800a6d4:	d103      	bne.n	800a6de <std+0x4e>
 800a6d6:	0020      	movs	r0, r4
 800a6d8:	3058      	adds	r0, #88	; 0x58
 800a6da:	f000 fa3d 	bl	800ab58 <__retarget_lock_init_recursive>
 800a6de:	bd10      	pop	{r4, pc}
 800a6e0:	0800a911 	.word	0x0800a911
 800a6e4:	0800a93d 	.word	0x0800a93d
 800a6e8:	0800a975 	.word	0x0800a975
 800a6ec:	0800a9a1 	.word	0x0800a9a1
 800a6f0:	20000d98 	.word	0x20000d98
 800a6f4:	20000e00 	.word	0x20000e00
 800a6f8:	20000e68 	.word	0x20000e68

0800a6fc <stdio_exit_handler>:
 800a6fc:	b510      	push	{r4, lr}
 800a6fe:	4a03      	ldr	r2, [pc, #12]	; (800a70c <stdio_exit_handler+0x10>)
 800a700:	4903      	ldr	r1, [pc, #12]	; (800a710 <stdio_exit_handler+0x14>)
 800a702:	4804      	ldr	r0, [pc, #16]	; (800a714 <stdio_exit_handler+0x18>)
 800a704:	f000 f86c 	bl	800a7e0 <_fwalk_sglue>
 800a708:	bd10      	pop	{r4, pc}
 800a70a:	46c0      	nop			; (mov r8, r8)
 800a70c:	20000444 	.word	0x20000444
 800a710:	0800e659 	.word	0x0800e659
 800a714:	200005c0 	.word	0x200005c0

0800a718 <cleanup_stdio>:
 800a718:	6841      	ldr	r1, [r0, #4]
 800a71a:	4b0b      	ldr	r3, [pc, #44]	; (800a748 <cleanup_stdio+0x30>)
 800a71c:	b510      	push	{r4, lr}
 800a71e:	0004      	movs	r4, r0
 800a720:	4299      	cmp	r1, r3
 800a722:	d001      	beq.n	800a728 <cleanup_stdio+0x10>
 800a724:	f003 ff98 	bl	800e658 <_fclose_r>
 800a728:	68a1      	ldr	r1, [r4, #8]
 800a72a:	4b08      	ldr	r3, [pc, #32]	; (800a74c <cleanup_stdio+0x34>)
 800a72c:	4299      	cmp	r1, r3
 800a72e:	d002      	beq.n	800a736 <cleanup_stdio+0x1e>
 800a730:	0020      	movs	r0, r4
 800a732:	f003 ff91 	bl	800e658 <_fclose_r>
 800a736:	68e1      	ldr	r1, [r4, #12]
 800a738:	4b05      	ldr	r3, [pc, #20]	; (800a750 <cleanup_stdio+0x38>)
 800a73a:	4299      	cmp	r1, r3
 800a73c:	d002      	beq.n	800a744 <cleanup_stdio+0x2c>
 800a73e:	0020      	movs	r0, r4
 800a740:	f003 ff8a 	bl	800e658 <_fclose_r>
 800a744:	bd10      	pop	{r4, pc}
 800a746:	46c0      	nop			; (mov r8, r8)
 800a748:	20000d98 	.word	0x20000d98
 800a74c:	20000e00 	.word	0x20000e00
 800a750:	20000e68 	.word	0x20000e68

0800a754 <global_stdio_init.part.0>:
 800a754:	b510      	push	{r4, lr}
 800a756:	4b09      	ldr	r3, [pc, #36]	; (800a77c <global_stdio_init.part.0+0x28>)
 800a758:	4a09      	ldr	r2, [pc, #36]	; (800a780 <global_stdio_init.part.0+0x2c>)
 800a75a:	2104      	movs	r1, #4
 800a75c:	601a      	str	r2, [r3, #0]
 800a75e:	4809      	ldr	r0, [pc, #36]	; (800a784 <global_stdio_init.part.0+0x30>)
 800a760:	2200      	movs	r2, #0
 800a762:	f7ff ff95 	bl	800a690 <std>
 800a766:	2201      	movs	r2, #1
 800a768:	2109      	movs	r1, #9
 800a76a:	4807      	ldr	r0, [pc, #28]	; (800a788 <global_stdio_init.part.0+0x34>)
 800a76c:	f7ff ff90 	bl	800a690 <std>
 800a770:	2202      	movs	r2, #2
 800a772:	2112      	movs	r1, #18
 800a774:	4805      	ldr	r0, [pc, #20]	; (800a78c <global_stdio_init.part.0+0x38>)
 800a776:	f7ff ff8b 	bl	800a690 <std>
 800a77a:	bd10      	pop	{r4, pc}
 800a77c:	20000ed0 	.word	0x20000ed0
 800a780:	0800a6fd 	.word	0x0800a6fd
 800a784:	20000d98 	.word	0x20000d98
 800a788:	20000e00 	.word	0x20000e00
 800a78c:	20000e68 	.word	0x20000e68

0800a790 <__sfp_lock_acquire>:
 800a790:	b510      	push	{r4, lr}
 800a792:	4802      	ldr	r0, [pc, #8]	; (800a79c <__sfp_lock_acquire+0xc>)
 800a794:	f000 f9e2 	bl	800ab5c <__retarget_lock_acquire_recursive>
 800a798:	bd10      	pop	{r4, pc}
 800a79a:	46c0      	nop			; (mov r8, r8)
 800a79c:	20000eda 	.word	0x20000eda

0800a7a0 <__sfp_lock_release>:
 800a7a0:	b510      	push	{r4, lr}
 800a7a2:	4802      	ldr	r0, [pc, #8]	; (800a7ac <__sfp_lock_release+0xc>)
 800a7a4:	f000 f9db 	bl	800ab5e <__retarget_lock_release_recursive>
 800a7a8:	bd10      	pop	{r4, pc}
 800a7aa:	46c0      	nop			; (mov r8, r8)
 800a7ac:	20000eda 	.word	0x20000eda

0800a7b0 <__sinit>:
 800a7b0:	b510      	push	{r4, lr}
 800a7b2:	0004      	movs	r4, r0
 800a7b4:	f7ff ffec 	bl	800a790 <__sfp_lock_acquire>
 800a7b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d002      	beq.n	800a7c4 <__sinit+0x14>
 800a7be:	f7ff ffef 	bl	800a7a0 <__sfp_lock_release>
 800a7c2:	bd10      	pop	{r4, pc}
 800a7c4:	4b04      	ldr	r3, [pc, #16]	; (800a7d8 <__sinit+0x28>)
 800a7c6:	6363      	str	r3, [r4, #52]	; 0x34
 800a7c8:	4b04      	ldr	r3, [pc, #16]	; (800a7dc <__sinit+0x2c>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d1f6      	bne.n	800a7be <__sinit+0xe>
 800a7d0:	f7ff ffc0 	bl	800a754 <global_stdio_init.part.0>
 800a7d4:	e7f3      	b.n	800a7be <__sinit+0xe>
 800a7d6:	46c0      	nop			; (mov r8, r8)
 800a7d8:	0800a719 	.word	0x0800a719
 800a7dc:	20000ed0 	.word	0x20000ed0

0800a7e0 <_fwalk_sglue>:
 800a7e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7e2:	0014      	movs	r4, r2
 800a7e4:	2600      	movs	r6, #0
 800a7e6:	9000      	str	r0, [sp, #0]
 800a7e8:	9101      	str	r1, [sp, #4]
 800a7ea:	68a5      	ldr	r5, [r4, #8]
 800a7ec:	6867      	ldr	r7, [r4, #4]
 800a7ee:	3f01      	subs	r7, #1
 800a7f0:	d504      	bpl.n	800a7fc <_fwalk_sglue+0x1c>
 800a7f2:	6824      	ldr	r4, [r4, #0]
 800a7f4:	2c00      	cmp	r4, #0
 800a7f6:	d1f8      	bne.n	800a7ea <_fwalk_sglue+0xa>
 800a7f8:	0030      	movs	r0, r6
 800a7fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a7fc:	89ab      	ldrh	r3, [r5, #12]
 800a7fe:	2b01      	cmp	r3, #1
 800a800:	d908      	bls.n	800a814 <_fwalk_sglue+0x34>
 800a802:	220e      	movs	r2, #14
 800a804:	5eab      	ldrsh	r3, [r5, r2]
 800a806:	3301      	adds	r3, #1
 800a808:	d004      	beq.n	800a814 <_fwalk_sglue+0x34>
 800a80a:	0029      	movs	r1, r5
 800a80c:	9800      	ldr	r0, [sp, #0]
 800a80e:	9b01      	ldr	r3, [sp, #4]
 800a810:	4798      	blx	r3
 800a812:	4306      	orrs	r6, r0
 800a814:	3568      	adds	r5, #104	; 0x68
 800a816:	e7ea      	b.n	800a7ee <_fwalk_sglue+0xe>

0800a818 <snprintf>:
 800a818:	b40c      	push	{r2, r3}
 800a81a:	b530      	push	{r4, r5, lr}
 800a81c:	4b17      	ldr	r3, [pc, #92]	; (800a87c <snprintf+0x64>)
 800a81e:	000c      	movs	r4, r1
 800a820:	681d      	ldr	r5, [r3, #0]
 800a822:	b09d      	sub	sp, #116	; 0x74
 800a824:	2900      	cmp	r1, #0
 800a826:	da08      	bge.n	800a83a <snprintf+0x22>
 800a828:	238b      	movs	r3, #139	; 0x8b
 800a82a:	2001      	movs	r0, #1
 800a82c:	602b      	str	r3, [r5, #0]
 800a82e:	4240      	negs	r0, r0
 800a830:	b01d      	add	sp, #116	; 0x74
 800a832:	bc30      	pop	{r4, r5}
 800a834:	bc08      	pop	{r3}
 800a836:	b002      	add	sp, #8
 800a838:	4718      	bx	r3
 800a83a:	2382      	movs	r3, #130	; 0x82
 800a83c:	466a      	mov	r2, sp
 800a83e:	009b      	lsls	r3, r3, #2
 800a840:	8293      	strh	r3, [r2, #20]
 800a842:	2300      	movs	r3, #0
 800a844:	9002      	str	r0, [sp, #8]
 800a846:	9006      	str	r0, [sp, #24]
 800a848:	4299      	cmp	r1, r3
 800a84a:	d000      	beq.n	800a84e <snprintf+0x36>
 800a84c:	1e4b      	subs	r3, r1, #1
 800a84e:	9304      	str	r3, [sp, #16]
 800a850:	9307      	str	r3, [sp, #28]
 800a852:	2301      	movs	r3, #1
 800a854:	466a      	mov	r2, sp
 800a856:	425b      	negs	r3, r3
 800a858:	82d3      	strh	r3, [r2, #22]
 800a85a:	0028      	movs	r0, r5
 800a85c:	ab21      	add	r3, sp, #132	; 0x84
 800a85e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a860:	a902      	add	r1, sp, #8
 800a862:	9301      	str	r3, [sp, #4]
 800a864:	f001 fa9a 	bl	800bd9c <_svfprintf_r>
 800a868:	1c43      	adds	r3, r0, #1
 800a86a:	da01      	bge.n	800a870 <snprintf+0x58>
 800a86c:	238b      	movs	r3, #139	; 0x8b
 800a86e:	602b      	str	r3, [r5, #0]
 800a870:	2c00      	cmp	r4, #0
 800a872:	d0dd      	beq.n	800a830 <snprintf+0x18>
 800a874:	2200      	movs	r2, #0
 800a876:	9b02      	ldr	r3, [sp, #8]
 800a878:	701a      	strb	r2, [r3, #0]
 800a87a:	e7d9      	b.n	800a830 <snprintf+0x18>
 800a87c:	200006e0 	.word	0x200006e0

0800a880 <sprintf>:
 800a880:	b40e      	push	{r1, r2, r3}
 800a882:	b500      	push	{lr}
 800a884:	490b      	ldr	r1, [pc, #44]	; (800a8b4 <sprintf+0x34>)
 800a886:	b09c      	sub	sp, #112	; 0x70
 800a888:	ab1d      	add	r3, sp, #116	; 0x74
 800a88a:	9002      	str	r0, [sp, #8]
 800a88c:	9006      	str	r0, [sp, #24]
 800a88e:	9107      	str	r1, [sp, #28]
 800a890:	9104      	str	r1, [sp, #16]
 800a892:	4809      	ldr	r0, [pc, #36]	; (800a8b8 <sprintf+0x38>)
 800a894:	4909      	ldr	r1, [pc, #36]	; (800a8bc <sprintf+0x3c>)
 800a896:	cb04      	ldmia	r3!, {r2}
 800a898:	9105      	str	r1, [sp, #20]
 800a89a:	6800      	ldr	r0, [r0, #0]
 800a89c:	a902      	add	r1, sp, #8
 800a89e:	9301      	str	r3, [sp, #4]
 800a8a0:	f001 fa7c 	bl	800bd9c <_svfprintf_r>
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	9b02      	ldr	r3, [sp, #8]
 800a8a8:	701a      	strb	r2, [r3, #0]
 800a8aa:	b01c      	add	sp, #112	; 0x70
 800a8ac:	bc08      	pop	{r3}
 800a8ae:	b003      	add	sp, #12
 800a8b0:	4718      	bx	r3
 800a8b2:	46c0      	nop			; (mov r8, r8)
 800a8b4:	7fffffff 	.word	0x7fffffff
 800a8b8:	200006e0 	.word	0x200006e0
 800a8bc:	ffff0208 	.word	0xffff0208

0800a8c0 <sscanf>:
 800a8c0:	b40e      	push	{r1, r2, r3}
 800a8c2:	b530      	push	{r4, r5, lr}
 800a8c4:	2381      	movs	r3, #129	; 0x81
 800a8c6:	b09c      	sub	sp, #112	; 0x70
 800a8c8:	466a      	mov	r2, sp
 800a8ca:	ac1f      	add	r4, sp, #124	; 0x7c
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	cc20      	ldmia	r4!, {r5}
 800a8d0:	8293      	strh	r3, [r2, #20]
 800a8d2:	9002      	str	r0, [sp, #8]
 800a8d4:	9006      	str	r0, [sp, #24]
 800a8d6:	f7f5 fc15 	bl	8000104 <strlen>
 800a8da:	4b0b      	ldr	r3, [pc, #44]	; (800a908 <sscanf+0x48>)
 800a8dc:	466a      	mov	r2, sp
 800a8de:	930a      	str	r3, [sp, #40]	; 0x28
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	9003      	str	r0, [sp, #12]
 800a8e4:	9007      	str	r0, [sp, #28]
 800a8e6:	4809      	ldr	r0, [pc, #36]	; (800a90c <sscanf+0x4c>)
 800a8e8:	930e      	str	r3, [sp, #56]	; 0x38
 800a8ea:	9313      	str	r3, [sp, #76]	; 0x4c
 800a8ec:	3b01      	subs	r3, #1
 800a8ee:	82d3      	strh	r3, [r2, #22]
 800a8f0:	a902      	add	r1, sp, #8
 800a8f2:	0023      	movs	r3, r4
 800a8f4:	002a      	movs	r2, r5
 800a8f6:	6800      	ldr	r0, [r0, #0]
 800a8f8:	9401      	str	r4, [sp, #4]
 800a8fa:	f002 fc91 	bl	800d220 <__ssvfscanf_r>
 800a8fe:	b01c      	add	sp, #112	; 0x70
 800a900:	bc30      	pop	{r4, r5}
 800a902:	bc08      	pop	{r3}
 800a904:	b003      	add	sp, #12
 800a906:	4718      	bx	r3
 800a908:	0800a939 	.word	0x0800a939
 800a90c:	200006e0 	.word	0x200006e0

0800a910 <__sread>:
 800a910:	b570      	push	{r4, r5, r6, lr}
 800a912:	000c      	movs	r4, r1
 800a914:	250e      	movs	r5, #14
 800a916:	5f49      	ldrsh	r1, [r1, r5]
 800a918:	f000 f8ba 	bl	800aa90 <_read_r>
 800a91c:	2800      	cmp	r0, #0
 800a91e:	db03      	blt.n	800a928 <__sread+0x18>
 800a920:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800a922:	181b      	adds	r3, r3, r0
 800a924:	6523      	str	r3, [r4, #80]	; 0x50
 800a926:	bd70      	pop	{r4, r5, r6, pc}
 800a928:	89a3      	ldrh	r3, [r4, #12]
 800a92a:	4a02      	ldr	r2, [pc, #8]	; (800a934 <__sread+0x24>)
 800a92c:	4013      	ands	r3, r2
 800a92e:	81a3      	strh	r3, [r4, #12]
 800a930:	e7f9      	b.n	800a926 <__sread+0x16>
 800a932:	46c0      	nop			; (mov r8, r8)
 800a934:	ffffefff 	.word	0xffffefff

0800a938 <__seofread>:
 800a938:	2000      	movs	r0, #0
 800a93a:	4770      	bx	lr

0800a93c <__swrite>:
 800a93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a93e:	001f      	movs	r7, r3
 800a940:	898b      	ldrh	r3, [r1, #12]
 800a942:	0005      	movs	r5, r0
 800a944:	000c      	movs	r4, r1
 800a946:	0016      	movs	r6, r2
 800a948:	05db      	lsls	r3, r3, #23
 800a94a:	d505      	bpl.n	800a958 <__swrite+0x1c>
 800a94c:	230e      	movs	r3, #14
 800a94e:	5ec9      	ldrsh	r1, [r1, r3]
 800a950:	2200      	movs	r2, #0
 800a952:	2302      	movs	r3, #2
 800a954:	f000 f888 	bl	800aa68 <_lseek_r>
 800a958:	89a3      	ldrh	r3, [r4, #12]
 800a95a:	4a05      	ldr	r2, [pc, #20]	; (800a970 <__swrite+0x34>)
 800a95c:	0028      	movs	r0, r5
 800a95e:	4013      	ands	r3, r2
 800a960:	81a3      	strh	r3, [r4, #12]
 800a962:	0032      	movs	r2, r6
 800a964:	230e      	movs	r3, #14
 800a966:	5ee1      	ldrsh	r1, [r4, r3]
 800a968:	003b      	movs	r3, r7
 800a96a:	f000 f8b7 	bl	800aadc <_write_r>
 800a96e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a970:	ffffefff 	.word	0xffffefff

0800a974 <__sseek>:
 800a974:	b570      	push	{r4, r5, r6, lr}
 800a976:	000c      	movs	r4, r1
 800a978:	250e      	movs	r5, #14
 800a97a:	5f49      	ldrsh	r1, [r1, r5]
 800a97c:	f000 f874 	bl	800aa68 <_lseek_r>
 800a980:	89a3      	ldrh	r3, [r4, #12]
 800a982:	1c42      	adds	r2, r0, #1
 800a984:	d103      	bne.n	800a98e <__sseek+0x1a>
 800a986:	4a05      	ldr	r2, [pc, #20]	; (800a99c <__sseek+0x28>)
 800a988:	4013      	ands	r3, r2
 800a98a:	81a3      	strh	r3, [r4, #12]
 800a98c:	bd70      	pop	{r4, r5, r6, pc}
 800a98e:	2280      	movs	r2, #128	; 0x80
 800a990:	0152      	lsls	r2, r2, #5
 800a992:	4313      	orrs	r3, r2
 800a994:	81a3      	strh	r3, [r4, #12]
 800a996:	6520      	str	r0, [r4, #80]	; 0x50
 800a998:	e7f8      	b.n	800a98c <__sseek+0x18>
 800a99a:	46c0      	nop			; (mov r8, r8)
 800a99c:	ffffefff 	.word	0xffffefff

0800a9a0 <__sclose>:
 800a9a0:	b510      	push	{r4, lr}
 800a9a2:	230e      	movs	r3, #14
 800a9a4:	5ec9      	ldrsh	r1, [r1, r3]
 800a9a6:	f000 f84d 	bl	800aa44 <_close_r>
 800a9aa:	bd10      	pop	{r4, pc}

0800a9ac <memset>:
 800a9ac:	0003      	movs	r3, r0
 800a9ae:	1882      	adds	r2, r0, r2
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	d100      	bne.n	800a9b6 <memset+0xa>
 800a9b4:	4770      	bx	lr
 800a9b6:	7019      	strb	r1, [r3, #0]
 800a9b8:	3301      	adds	r3, #1
 800a9ba:	e7f9      	b.n	800a9b0 <memset+0x4>

0800a9bc <strncmp>:
 800a9bc:	b530      	push	{r4, r5, lr}
 800a9be:	0005      	movs	r5, r0
 800a9c0:	1e10      	subs	r0, r2, #0
 800a9c2:	d00b      	beq.n	800a9dc <strncmp+0x20>
 800a9c4:	2400      	movs	r4, #0
 800a9c6:	3a01      	subs	r2, #1
 800a9c8:	5d2b      	ldrb	r3, [r5, r4]
 800a9ca:	5d08      	ldrb	r0, [r1, r4]
 800a9cc:	4283      	cmp	r3, r0
 800a9ce:	d104      	bne.n	800a9da <strncmp+0x1e>
 800a9d0:	42a2      	cmp	r2, r4
 800a9d2:	d002      	beq.n	800a9da <strncmp+0x1e>
 800a9d4:	3401      	adds	r4, #1
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d1f6      	bne.n	800a9c8 <strncmp+0xc>
 800a9da:	1a18      	subs	r0, r3, r0
 800a9dc:	bd30      	pop	{r4, r5, pc}

0800a9de <strncpy>:
 800a9de:	0003      	movs	r3, r0
 800a9e0:	b530      	push	{r4, r5, lr}
 800a9e2:	001d      	movs	r5, r3
 800a9e4:	2a00      	cmp	r2, #0
 800a9e6:	d006      	beq.n	800a9f6 <strncpy+0x18>
 800a9e8:	780c      	ldrb	r4, [r1, #0]
 800a9ea:	3a01      	subs	r2, #1
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	702c      	strb	r4, [r5, #0]
 800a9f0:	3101      	adds	r1, #1
 800a9f2:	2c00      	cmp	r4, #0
 800a9f4:	d1f5      	bne.n	800a9e2 <strncpy+0x4>
 800a9f6:	2100      	movs	r1, #0
 800a9f8:	189a      	adds	r2, r3, r2
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d100      	bne.n	800aa00 <strncpy+0x22>
 800a9fe:	bd30      	pop	{r4, r5, pc}
 800aa00:	7019      	strb	r1, [r3, #0]
 800aa02:	3301      	adds	r3, #1
 800aa04:	e7f9      	b.n	800a9fa <strncpy+0x1c>

0800aa06 <strstr>:
 800aa06:	780a      	ldrb	r2, [r1, #0]
 800aa08:	b530      	push	{r4, r5, lr}
 800aa0a:	2a00      	cmp	r2, #0
 800aa0c:	d10c      	bne.n	800aa28 <strstr+0x22>
 800aa0e:	bd30      	pop	{r4, r5, pc}
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d108      	bne.n	800aa26 <strstr+0x20>
 800aa14:	2301      	movs	r3, #1
 800aa16:	5ccc      	ldrb	r4, [r1, r3]
 800aa18:	2c00      	cmp	r4, #0
 800aa1a:	d0f8      	beq.n	800aa0e <strstr+0x8>
 800aa1c:	5cc5      	ldrb	r5, [r0, r3]
 800aa1e:	42a5      	cmp	r5, r4
 800aa20:	d101      	bne.n	800aa26 <strstr+0x20>
 800aa22:	3301      	adds	r3, #1
 800aa24:	e7f7      	b.n	800aa16 <strstr+0x10>
 800aa26:	3001      	adds	r0, #1
 800aa28:	7803      	ldrb	r3, [r0, #0]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1f0      	bne.n	800aa10 <strstr+0xa>
 800aa2e:	0018      	movs	r0, r3
 800aa30:	e7ed      	b.n	800aa0e <strstr+0x8>
	...

0800aa34 <__locale_mb_cur_max>:
 800aa34:	2294      	movs	r2, #148	; 0x94
 800aa36:	4b02      	ldr	r3, [pc, #8]	; (800aa40 <__locale_mb_cur_max+0xc>)
 800aa38:	0052      	lsls	r2, r2, #1
 800aa3a:	5c98      	ldrb	r0, [r3, r2]
 800aa3c:	4770      	bx	lr
 800aa3e:	46c0      	nop			; (mov r8, r8)
 800aa40:	20000450 	.word	0x20000450

0800aa44 <_close_r>:
 800aa44:	2300      	movs	r3, #0
 800aa46:	b570      	push	{r4, r5, r6, lr}
 800aa48:	4d06      	ldr	r5, [pc, #24]	; (800aa64 <_close_r+0x20>)
 800aa4a:	0004      	movs	r4, r0
 800aa4c:	0008      	movs	r0, r1
 800aa4e:	602b      	str	r3, [r5, #0]
 800aa50:	f7f8 fded 	bl	800362e <_close>
 800aa54:	1c43      	adds	r3, r0, #1
 800aa56:	d103      	bne.n	800aa60 <_close_r+0x1c>
 800aa58:	682b      	ldr	r3, [r5, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d000      	beq.n	800aa60 <_close_r+0x1c>
 800aa5e:	6023      	str	r3, [r4, #0]
 800aa60:	bd70      	pop	{r4, r5, r6, pc}
 800aa62:	46c0      	nop			; (mov r8, r8)
 800aa64:	20000ed4 	.word	0x20000ed4

0800aa68 <_lseek_r>:
 800aa68:	b570      	push	{r4, r5, r6, lr}
 800aa6a:	0004      	movs	r4, r0
 800aa6c:	0008      	movs	r0, r1
 800aa6e:	0011      	movs	r1, r2
 800aa70:	001a      	movs	r2, r3
 800aa72:	2300      	movs	r3, #0
 800aa74:	4d05      	ldr	r5, [pc, #20]	; (800aa8c <_lseek_r+0x24>)
 800aa76:	602b      	str	r3, [r5, #0]
 800aa78:	f7f8 fdfa 	bl	8003670 <_lseek>
 800aa7c:	1c43      	adds	r3, r0, #1
 800aa7e:	d103      	bne.n	800aa88 <_lseek_r+0x20>
 800aa80:	682b      	ldr	r3, [r5, #0]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d000      	beq.n	800aa88 <_lseek_r+0x20>
 800aa86:	6023      	str	r3, [r4, #0]
 800aa88:	bd70      	pop	{r4, r5, r6, pc}
 800aa8a:	46c0      	nop			; (mov r8, r8)
 800aa8c:	20000ed4 	.word	0x20000ed4

0800aa90 <_read_r>:
 800aa90:	b570      	push	{r4, r5, r6, lr}
 800aa92:	0004      	movs	r4, r0
 800aa94:	0008      	movs	r0, r1
 800aa96:	0011      	movs	r1, r2
 800aa98:	001a      	movs	r2, r3
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	4d05      	ldr	r5, [pc, #20]	; (800aab4 <_read_r+0x24>)
 800aa9e:	602b      	str	r3, [r5, #0]
 800aaa0:	f7f8 fd8c 	bl	80035bc <_read>
 800aaa4:	1c43      	adds	r3, r0, #1
 800aaa6:	d103      	bne.n	800aab0 <_read_r+0x20>
 800aaa8:	682b      	ldr	r3, [r5, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d000      	beq.n	800aab0 <_read_r+0x20>
 800aaae:	6023      	str	r3, [r4, #0]
 800aab0:	bd70      	pop	{r4, r5, r6, pc}
 800aab2:	46c0      	nop			; (mov r8, r8)
 800aab4:	20000ed4 	.word	0x20000ed4

0800aab8 <_sbrk_r>:
 800aab8:	2300      	movs	r3, #0
 800aaba:	b570      	push	{r4, r5, r6, lr}
 800aabc:	4d06      	ldr	r5, [pc, #24]	; (800aad8 <_sbrk_r+0x20>)
 800aabe:	0004      	movs	r4, r0
 800aac0:	0008      	movs	r0, r1
 800aac2:	602b      	str	r3, [r5, #0]
 800aac4:	f7f8 fde0 	bl	8003688 <_sbrk>
 800aac8:	1c43      	adds	r3, r0, #1
 800aaca:	d103      	bne.n	800aad4 <_sbrk_r+0x1c>
 800aacc:	682b      	ldr	r3, [r5, #0]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d000      	beq.n	800aad4 <_sbrk_r+0x1c>
 800aad2:	6023      	str	r3, [r4, #0]
 800aad4:	bd70      	pop	{r4, r5, r6, pc}
 800aad6:	46c0      	nop			; (mov r8, r8)
 800aad8:	20000ed4 	.word	0x20000ed4

0800aadc <_write_r>:
 800aadc:	b570      	push	{r4, r5, r6, lr}
 800aade:	0004      	movs	r4, r0
 800aae0:	0008      	movs	r0, r1
 800aae2:	0011      	movs	r1, r2
 800aae4:	001a      	movs	r2, r3
 800aae6:	2300      	movs	r3, #0
 800aae8:	4d05      	ldr	r5, [pc, #20]	; (800ab00 <_write_r+0x24>)
 800aaea:	602b      	str	r3, [r5, #0]
 800aaec:	f7f8 fd83 	bl	80035f6 <_write>
 800aaf0:	1c43      	adds	r3, r0, #1
 800aaf2:	d103      	bne.n	800aafc <_write_r+0x20>
 800aaf4:	682b      	ldr	r3, [r5, #0]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d000      	beq.n	800aafc <_write_r+0x20>
 800aafa:	6023      	str	r3, [r4, #0]
 800aafc:	bd70      	pop	{r4, r5, r6, pc}
 800aafe:	46c0      	nop			; (mov r8, r8)
 800ab00:	20000ed4 	.word	0x20000ed4

0800ab04 <__errno>:
 800ab04:	4b01      	ldr	r3, [pc, #4]	; (800ab0c <__errno+0x8>)
 800ab06:	6818      	ldr	r0, [r3, #0]
 800ab08:	4770      	bx	lr
 800ab0a:	46c0      	nop			; (mov r8, r8)
 800ab0c:	200006e0 	.word	0x200006e0

0800ab10 <__libc_init_array>:
 800ab10:	b570      	push	{r4, r5, r6, lr}
 800ab12:	2600      	movs	r6, #0
 800ab14:	4c0c      	ldr	r4, [pc, #48]	; (800ab48 <__libc_init_array+0x38>)
 800ab16:	4d0d      	ldr	r5, [pc, #52]	; (800ab4c <__libc_init_array+0x3c>)
 800ab18:	1b64      	subs	r4, r4, r5
 800ab1a:	10a4      	asrs	r4, r4, #2
 800ab1c:	42a6      	cmp	r6, r4
 800ab1e:	d109      	bne.n	800ab34 <__libc_init_array+0x24>
 800ab20:	2600      	movs	r6, #0
 800ab22:	f006 fcc5 	bl	80114b0 <_init>
 800ab26:	4c0a      	ldr	r4, [pc, #40]	; (800ab50 <__libc_init_array+0x40>)
 800ab28:	4d0a      	ldr	r5, [pc, #40]	; (800ab54 <__libc_init_array+0x44>)
 800ab2a:	1b64      	subs	r4, r4, r5
 800ab2c:	10a4      	asrs	r4, r4, #2
 800ab2e:	42a6      	cmp	r6, r4
 800ab30:	d105      	bne.n	800ab3e <__libc_init_array+0x2e>
 800ab32:	bd70      	pop	{r4, r5, r6, pc}
 800ab34:	00b3      	lsls	r3, r6, #2
 800ab36:	58eb      	ldr	r3, [r5, r3]
 800ab38:	4798      	blx	r3
 800ab3a:	3601      	adds	r6, #1
 800ab3c:	e7ee      	b.n	800ab1c <__libc_init_array+0xc>
 800ab3e:	00b3      	lsls	r3, r6, #2
 800ab40:	58eb      	ldr	r3, [r5, r3]
 800ab42:	4798      	blx	r3
 800ab44:	3601      	adds	r6, #1
 800ab46:	e7f2      	b.n	800ab2e <__libc_init_array+0x1e>
 800ab48:	08013244 	.word	0x08013244
 800ab4c:	08013244 	.word	0x08013244
 800ab50:	0801324c 	.word	0x0801324c
 800ab54:	08013244 	.word	0x08013244

0800ab58 <__retarget_lock_init_recursive>:
 800ab58:	4770      	bx	lr

0800ab5a <__retarget_lock_close_recursive>:
 800ab5a:	4770      	bx	lr

0800ab5c <__retarget_lock_acquire_recursive>:
 800ab5c:	4770      	bx	lr

0800ab5e <__retarget_lock_release_recursive>:
 800ab5e:	4770      	bx	lr

0800ab60 <sysconf>:
 800ab60:	2380      	movs	r3, #128	; 0x80
 800ab62:	b510      	push	{r4, lr}
 800ab64:	2808      	cmp	r0, #8
 800ab66:	d004      	beq.n	800ab72 <sysconf+0x12>
 800ab68:	f7ff ffcc 	bl	800ab04 <__errno>
 800ab6c:	2316      	movs	r3, #22
 800ab6e:	6003      	str	r3, [r0, #0]
 800ab70:	3b17      	subs	r3, #23
 800ab72:	0018      	movs	r0, r3
 800ab74:	bd10      	pop	{r4, pc}

0800ab76 <memcpy>:
 800ab76:	2300      	movs	r3, #0
 800ab78:	b510      	push	{r4, lr}
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d100      	bne.n	800ab80 <memcpy+0xa>
 800ab7e:	bd10      	pop	{r4, pc}
 800ab80:	5ccc      	ldrb	r4, [r1, r3]
 800ab82:	54c4      	strb	r4, [r0, r3]
 800ab84:	3301      	adds	r3, #1
 800ab86:	e7f8      	b.n	800ab7a <memcpy+0x4>

0800ab88 <nan>:
 800ab88:	2000      	movs	r0, #0
 800ab8a:	4901      	ldr	r1, [pc, #4]	; (800ab90 <nan+0x8>)
 800ab8c:	4770      	bx	lr
 800ab8e:	46c0      	nop			; (mov r8, r8)
 800ab90:	7ff80000 	.word	0x7ff80000

0800ab94 <nanf>:
 800ab94:	4800      	ldr	r0, [pc, #0]	; (800ab98 <nanf+0x4>)
 800ab96:	4770      	bx	lr
 800ab98:	7fc00000 	.word	0x7fc00000

0800ab9c <register_fini>:
 800ab9c:	4b03      	ldr	r3, [pc, #12]	; (800abac <register_fini+0x10>)
 800ab9e:	b510      	push	{r4, lr}
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d002      	beq.n	800abaa <register_fini+0xe>
 800aba4:	4802      	ldr	r0, [pc, #8]	; (800abb0 <register_fini+0x14>)
 800aba6:	f000 f805 	bl	800abb4 <atexit>
 800abaa:	bd10      	pop	{r4, pc}
 800abac:	00000000 	.word	0x00000000
 800abb0:	0800e911 	.word	0x0800e911

0800abb4 <atexit>:
 800abb4:	2300      	movs	r3, #0
 800abb6:	b510      	push	{r4, lr}
 800abb8:	0001      	movs	r1, r0
 800abba:	001a      	movs	r2, r3
 800abbc:	0018      	movs	r0, r3
 800abbe:	f003 fef9 	bl	800e9b4 <__register_exitproc>
 800abc2:	bd10      	pop	{r4, pc}

0800abc4 <_malloc_trim_r>:
 800abc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abc6:	0004      	movs	r4, r0
 800abc8:	2008      	movs	r0, #8
 800abca:	000d      	movs	r5, r1
 800abcc:	f7ff ffc8 	bl	800ab60 <sysconf>
 800abd0:	0006      	movs	r6, r0
 800abd2:	0020      	movs	r0, r4
 800abd4:	f7fe fe7e 	bl	80098d4 <__malloc_lock>
 800abd8:	2203      	movs	r2, #3
 800abda:	4f21      	ldr	r7, [pc, #132]	; (800ac60 <_malloc_trim_r+0x9c>)
 800abdc:	0031      	movs	r1, r6
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	685b      	ldr	r3, [r3, #4]
 800abe2:	4393      	bics	r3, r2
 800abe4:	1b58      	subs	r0, r3, r5
 800abe6:	3811      	subs	r0, #17
 800abe8:	1980      	adds	r0, r0, r6
 800abea:	9301      	str	r3, [sp, #4]
 800abec:	f7f5 faa6 	bl	800013c <__udivsi3>
 800abf0:	1e45      	subs	r5, r0, #1
 800abf2:	4375      	muls	r5, r6
 800abf4:	42ae      	cmp	r6, r5
 800abf6:	dd04      	ble.n	800ac02 <_malloc_trim_r+0x3e>
 800abf8:	0020      	movs	r0, r4
 800abfa:	f7fe fe73 	bl	80098e4 <__malloc_unlock>
 800abfe:	2000      	movs	r0, #0
 800ac00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ac02:	2100      	movs	r1, #0
 800ac04:	0020      	movs	r0, r4
 800ac06:	f7ff ff57 	bl	800aab8 <_sbrk_r>
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	9a01      	ldr	r2, [sp, #4]
 800ac0e:	189b      	adds	r3, r3, r2
 800ac10:	4298      	cmp	r0, r3
 800ac12:	d1f1      	bne.n	800abf8 <_malloc_trim_r+0x34>
 800ac14:	0020      	movs	r0, r4
 800ac16:	4269      	negs	r1, r5
 800ac18:	f7ff ff4e 	bl	800aab8 <_sbrk_r>
 800ac1c:	3001      	adds	r0, #1
 800ac1e:	d110      	bne.n	800ac42 <_malloc_trim_r+0x7e>
 800ac20:	2100      	movs	r1, #0
 800ac22:	0020      	movs	r0, r4
 800ac24:	f7ff ff48 	bl	800aab8 <_sbrk_r>
 800ac28:	68ba      	ldr	r2, [r7, #8]
 800ac2a:	1a81      	subs	r1, r0, r2
 800ac2c:	290f      	cmp	r1, #15
 800ac2e:	dde3      	ble.n	800abf8 <_malloc_trim_r+0x34>
 800ac30:	4d0c      	ldr	r5, [pc, #48]	; (800ac64 <_malloc_trim_r+0xa0>)
 800ac32:	4b0d      	ldr	r3, [pc, #52]	; (800ac68 <_malloc_trim_r+0xa4>)
 800ac34:	682d      	ldr	r5, [r5, #0]
 800ac36:	1b40      	subs	r0, r0, r5
 800ac38:	6018      	str	r0, [r3, #0]
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	430b      	orrs	r3, r1
 800ac3e:	6053      	str	r3, [r2, #4]
 800ac40:	e7da      	b.n	800abf8 <_malloc_trim_r+0x34>
 800ac42:	2601      	movs	r6, #1
 800ac44:	9b01      	ldr	r3, [sp, #4]
 800ac46:	68ba      	ldr	r2, [r7, #8]
 800ac48:	1b5b      	subs	r3, r3, r5
 800ac4a:	4333      	orrs	r3, r6
 800ac4c:	6053      	str	r3, [r2, #4]
 800ac4e:	4a06      	ldr	r2, [pc, #24]	; (800ac68 <_malloc_trim_r+0xa4>)
 800ac50:	0020      	movs	r0, r4
 800ac52:	6813      	ldr	r3, [r2, #0]
 800ac54:	1b5b      	subs	r3, r3, r5
 800ac56:	6013      	str	r3, [r2, #0]
 800ac58:	f7fe fe44 	bl	80098e4 <__malloc_unlock>
 800ac5c:	0030      	movs	r0, r6
 800ac5e:	e7cf      	b.n	800ac00 <_malloc_trim_r+0x3c>
 800ac60:	20000034 	.word	0x20000034
 800ac64:	2000043c 	.word	0x2000043c
 800ac68:	20000d64 	.word	0x20000d64

0800ac6c <_free_r>:
 800ac6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac6e:	1e0d      	subs	r5, r1, #0
 800ac70:	9001      	str	r0, [sp, #4]
 800ac72:	d02d      	beq.n	800acd0 <_free_r+0x64>
 800ac74:	f7fe fe2e 	bl	80098d4 <__malloc_lock>
 800ac78:	2301      	movs	r3, #1
 800ac7a:	0029      	movs	r1, r5
 800ac7c:	469c      	mov	ip, r3
 800ac7e:	3908      	subs	r1, #8
 800ac80:	684f      	ldr	r7, [r1, #4]
 800ac82:	4662      	mov	r2, ip
 800ac84:	003b      	movs	r3, r7
 800ac86:	4664      	mov	r4, ip
 800ac88:	4393      	bics	r3, r2
 800ac8a:	18c8      	adds	r0, r1, r3
 800ac8c:	6845      	ldr	r5, [r0, #4]
 800ac8e:	3202      	adds	r2, #2
 800ac90:	4395      	bics	r5, r2
 800ac92:	4a4a      	ldr	r2, [pc, #296]	; (800adbc <_free_r+0x150>)
 800ac94:	4027      	ands	r7, r4
 800ac96:	6896      	ldr	r6, [r2, #8]
 800ac98:	4286      	cmp	r6, r0
 800ac9a:	d11a      	bne.n	800acd2 <_free_r+0x66>
 800ac9c:	195b      	adds	r3, r3, r5
 800ac9e:	2f00      	cmp	r7, #0
 800aca0:	d106      	bne.n	800acb0 <_free_r+0x44>
 800aca2:	6808      	ldr	r0, [r1, #0]
 800aca4:	1a09      	subs	r1, r1, r0
 800aca6:	688d      	ldr	r5, [r1, #8]
 800aca8:	181b      	adds	r3, r3, r0
 800acaa:	68c8      	ldr	r0, [r1, #12]
 800acac:	60e8      	str	r0, [r5, #12]
 800acae:	6085      	str	r5, [r0, #8]
 800acb0:	2001      	movs	r0, #1
 800acb2:	4318      	orrs	r0, r3
 800acb4:	6048      	str	r0, [r1, #4]
 800acb6:	6091      	str	r1, [r2, #8]
 800acb8:	4a41      	ldr	r2, [pc, #260]	; (800adc0 <_free_r+0x154>)
 800acba:	6812      	ldr	r2, [r2, #0]
 800acbc:	429a      	cmp	r2, r3
 800acbe:	d804      	bhi.n	800acca <_free_r+0x5e>
 800acc0:	4b40      	ldr	r3, [pc, #256]	; (800adc4 <_free_r+0x158>)
 800acc2:	9801      	ldr	r0, [sp, #4]
 800acc4:	6819      	ldr	r1, [r3, #0]
 800acc6:	f7ff ff7d 	bl	800abc4 <_malloc_trim_r>
 800acca:	9801      	ldr	r0, [sp, #4]
 800accc:	f7fe fe0a 	bl	80098e4 <__malloc_unlock>
 800acd0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800acd2:	2600      	movs	r6, #0
 800acd4:	6045      	str	r5, [r0, #4]
 800acd6:	42b7      	cmp	r7, r6
 800acd8:	d109      	bne.n	800acee <_free_r+0x82>
 800acda:	680f      	ldr	r7, [r1, #0]
 800acdc:	4c3a      	ldr	r4, [pc, #232]	; (800adc8 <_free_r+0x15c>)
 800acde:	1bc9      	subs	r1, r1, r7
 800ace0:	19db      	adds	r3, r3, r7
 800ace2:	688f      	ldr	r7, [r1, #8]
 800ace4:	42a7      	cmp	r7, r4
 800ace6:	d02c      	beq.n	800ad42 <_free_r+0xd6>
 800ace8:	68cc      	ldr	r4, [r1, #12]
 800acea:	60fc      	str	r4, [r7, #12]
 800acec:	60a7      	str	r7, [r4, #8]
 800acee:	1947      	adds	r7, r0, r5
 800acf0:	687c      	ldr	r4, [r7, #4]
 800acf2:	2701      	movs	r7, #1
 800acf4:	423c      	tst	r4, r7
 800acf6:	d10b      	bne.n	800ad10 <_free_r+0xa4>
 800acf8:	195b      	adds	r3, r3, r5
 800acfa:	6885      	ldr	r5, [r0, #8]
 800acfc:	2e00      	cmp	r6, #0
 800acfe:	d122      	bne.n	800ad46 <_free_r+0xda>
 800ad00:	4c31      	ldr	r4, [pc, #196]	; (800adc8 <_free_r+0x15c>)
 800ad02:	42a5      	cmp	r5, r4
 800ad04:	d11f      	bne.n	800ad46 <_free_r+0xda>
 800ad06:	003e      	movs	r6, r7
 800ad08:	6151      	str	r1, [r2, #20]
 800ad0a:	6111      	str	r1, [r2, #16]
 800ad0c:	60cd      	str	r5, [r1, #12]
 800ad0e:	608d      	str	r5, [r1, #8]
 800ad10:	2501      	movs	r5, #1
 800ad12:	0028      	movs	r0, r5
 800ad14:	4318      	orrs	r0, r3
 800ad16:	6048      	str	r0, [r1, #4]
 800ad18:	50cb      	str	r3, [r1, r3]
 800ad1a:	2e00      	cmp	r6, #0
 800ad1c:	d1d5      	bne.n	800acca <_free_r+0x5e>
 800ad1e:	2080      	movs	r0, #128	; 0x80
 800ad20:	0080      	lsls	r0, r0, #2
 800ad22:	4283      	cmp	r3, r0
 800ad24:	d213      	bcs.n	800ad4e <_free_r+0xe2>
 800ad26:	08d8      	lsrs	r0, r3, #3
 800ad28:	095b      	lsrs	r3, r3, #5
 800ad2a:	409d      	lsls	r5, r3
 800ad2c:	6853      	ldr	r3, [r2, #4]
 800ad2e:	431d      	orrs	r5, r3
 800ad30:	00c3      	lsls	r3, r0, #3
 800ad32:	189b      	adds	r3, r3, r2
 800ad34:	6055      	str	r5, [r2, #4]
 800ad36:	689a      	ldr	r2, [r3, #8]
 800ad38:	60cb      	str	r3, [r1, #12]
 800ad3a:	608a      	str	r2, [r1, #8]
 800ad3c:	6099      	str	r1, [r3, #8]
 800ad3e:	60d1      	str	r1, [r2, #12]
 800ad40:	e7c3      	b.n	800acca <_free_r+0x5e>
 800ad42:	4666      	mov	r6, ip
 800ad44:	e7d3      	b.n	800acee <_free_r+0x82>
 800ad46:	68c0      	ldr	r0, [r0, #12]
 800ad48:	60e8      	str	r0, [r5, #12]
 800ad4a:	6085      	str	r5, [r0, #8]
 800ad4c:	e7e0      	b.n	800ad10 <_free_r+0xa4>
 800ad4e:	0a5d      	lsrs	r5, r3, #9
 800ad50:	2d04      	cmp	r5, #4
 800ad52:	d812      	bhi.n	800ad7a <_free_r+0x10e>
 800ad54:	0998      	lsrs	r0, r3, #6
 800ad56:	3038      	adds	r0, #56	; 0x38
 800ad58:	00c6      	lsls	r6, r0, #3
 800ad5a:	18b6      	adds	r6, r6, r2
 800ad5c:	68b5      	ldr	r5, [r6, #8]
 800ad5e:	2703      	movs	r7, #3
 800ad60:	42ae      	cmp	r6, r5
 800ad62:	d125      	bne.n	800adb0 <_free_r+0x144>
 800ad64:	2301      	movs	r3, #1
 800ad66:	1080      	asrs	r0, r0, #2
 800ad68:	4083      	lsls	r3, r0
 800ad6a:	6850      	ldr	r0, [r2, #4]
 800ad6c:	4303      	orrs	r3, r0
 800ad6e:	6053      	str	r3, [r2, #4]
 800ad70:	60ce      	str	r6, [r1, #12]
 800ad72:	608d      	str	r5, [r1, #8]
 800ad74:	60b1      	str	r1, [r6, #8]
 800ad76:	60e9      	str	r1, [r5, #12]
 800ad78:	e7a7      	b.n	800acca <_free_r+0x5e>
 800ad7a:	2d14      	cmp	r5, #20
 800ad7c:	d802      	bhi.n	800ad84 <_free_r+0x118>
 800ad7e:	0028      	movs	r0, r5
 800ad80:	305b      	adds	r0, #91	; 0x5b
 800ad82:	e7e9      	b.n	800ad58 <_free_r+0xec>
 800ad84:	2d54      	cmp	r5, #84	; 0x54
 800ad86:	d802      	bhi.n	800ad8e <_free_r+0x122>
 800ad88:	0b18      	lsrs	r0, r3, #12
 800ad8a:	306e      	adds	r0, #110	; 0x6e
 800ad8c:	e7e4      	b.n	800ad58 <_free_r+0xec>
 800ad8e:	20aa      	movs	r0, #170	; 0xaa
 800ad90:	0040      	lsls	r0, r0, #1
 800ad92:	4285      	cmp	r5, r0
 800ad94:	d802      	bhi.n	800ad9c <_free_r+0x130>
 800ad96:	0bd8      	lsrs	r0, r3, #15
 800ad98:	3077      	adds	r0, #119	; 0x77
 800ad9a:	e7dd      	b.n	800ad58 <_free_r+0xec>
 800ad9c:	4e0b      	ldr	r6, [pc, #44]	; (800adcc <_free_r+0x160>)
 800ad9e:	207e      	movs	r0, #126	; 0x7e
 800ada0:	42b5      	cmp	r5, r6
 800ada2:	d8d9      	bhi.n	800ad58 <_free_r+0xec>
 800ada4:	0c98      	lsrs	r0, r3, #18
 800ada6:	307c      	adds	r0, #124	; 0x7c
 800ada8:	e7d6      	b.n	800ad58 <_free_r+0xec>
 800adaa:	68ad      	ldr	r5, [r5, #8]
 800adac:	42ae      	cmp	r6, r5
 800adae:	d003      	beq.n	800adb8 <_free_r+0x14c>
 800adb0:	686a      	ldr	r2, [r5, #4]
 800adb2:	43ba      	bics	r2, r7
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d8f8      	bhi.n	800adaa <_free_r+0x13e>
 800adb8:	68ee      	ldr	r6, [r5, #12]
 800adba:	e7d9      	b.n	800ad70 <_free_r+0x104>
 800adbc:	20000034 	.word	0x20000034
 800adc0:	20000440 	.word	0x20000440
 800adc4:	20000d94 	.word	0x20000d94
 800adc8:	2000003c 	.word	0x2000003c
 800adcc:	00000554 	.word	0x00000554

0800add0 <rshift>:
 800add0:	0002      	movs	r2, r0
 800add2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800add4:	6904      	ldr	r4, [r0, #16]
 800add6:	114b      	asrs	r3, r1, #5
 800add8:	b085      	sub	sp, #20
 800adda:	3214      	adds	r2, #20
 800addc:	9302      	str	r3, [sp, #8]
 800adde:	114d      	asrs	r5, r1, #5
 800ade0:	0013      	movs	r3, r2
 800ade2:	42ac      	cmp	r4, r5
 800ade4:	dd32      	ble.n	800ae4c <rshift+0x7c>
 800ade6:	261f      	movs	r6, #31
 800ade8:	000f      	movs	r7, r1
 800adea:	114b      	asrs	r3, r1, #5
 800adec:	009b      	lsls	r3, r3, #2
 800adee:	00a5      	lsls	r5, r4, #2
 800adf0:	18d3      	adds	r3, r2, r3
 800adf2:	4037      	ands	r7, r6
 800adf4:	1955      	adds	r5, r2, r5
 800adf6:	9300      	str	r3, [sp, #0]
 800adf8:	9701      	str	r7, [sp, #4]
 800adfa:	4231      	tst	r1, r6
 800adfc:	d10d      	bne.n	800ae1a <rshift+0x4a>
 800adfe:	0016      	movs	r6, r2
 800ae00:	0019      	movs	r1, r3
 800ae02:	428d      	cmp	r5, r1
 800ae04:	d836      	bhi.n	800ae74 <rshift+0xa4>
 800ae06:	9900      	ldr	r1, [sp, #0]
 800ae08:	2300      	movs	r3, #0
 800ae0a:	3903      	subs	r1, #3
 800ae0c:	428d      	cmp	r5, r1
 800ae0e:	d302      	bcc.n	800ae16 <rshift+0x46>
 800ae10:	9b02      	ldr	r3, [sp, #8]
 800ae12:	1ae4      	subs	r4, r4, r3
 800ae14:	00a3      	lsls	r3, r4, #2
 800ae16:	18d3      	adds	r3, r2, r3
 800ae18:	e018      	b.n	800ae4c <rshift+0x7c>
 800ae1a:	2120      	movs	r1, #32
 800ae1c:	9e01      	ldr	r6, [sp, #4]
 800ae1e:	9f01      	ldr	r7, [sp, #4]
 800ae20:	1b89      	subs	r1, r1, r6
 800ae22:	9e00      	ldr	r6, [sp, #0]
 800ae24:	9103      	str	r1, [sp, #12]
 800ae26:	ce02      	ldmia	r6!, {r1}
 800ae28:	4694      	mov	ip, r2
 800ae2a:	40f9      	lsrs	r1, r7
 800ae2c:	42b5      	cmp	r5, r6
 800ae2e:	d816      	bhi.n	800ae5e <rshift+0x8e>
 800ae30:	9e00      	ldr	r6, [sp, #0]
 800ae32:	2300      	movs	r3, #0
 800ae34:	3601      	adds	r6, #1
 800ae36:	42b5      	cmp	r5, r6
 800ae38:	d303      	bcc.n	800ae42 <rshift+0x72>
 800ae3a:	9b02      	ldr	r3, [sp, #8]
 800ae3c:	1ae3      	subs	r3, r4, r3
 800ae3e:	009b      	lsls	r3, r3, #2
 800ae40:	3b04      	subs	r3, #4
 800ae42:	18d3      	adds	r3, r2, r3
 800ae44:	6019      	str	r1, [r3, #0]
 800ae46:	2900      	cmp	r1, #0
 800ae48:	d000      	beq.n	800ae4c <rshift+0x7c>
 800ae4a:	3304      	adds	r3, #4
 800ae4c:	1a99      	subs	r1, r3, r2
 800ae4e:	1089      	asrs	r1, r1, #2
 800ae50:	6101      	str	r1, [r0, #16]
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d101      	bne.n	800ae5a <rshift+0x8a>
 800ae56:	2300      	movs	r3, #0
 800ae58:	6143      	str	r3, [r0, #20]
 800ae5a:	b005      	add	sp, #20
 800ae5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae5e:	6837      	ldr	r7, [r6, #0]
 800ae60:	9b03      	ldr	r3, [sp, #12]
 800ae62:	409f      	lsls	r7, r3
 800ae64:	430f      	orrs	r7, r1
 800ae66:	4661      	mov	r1, ip
 800ae68:	c180      	stmia	r1!, {r7}
 800ae6a:	468c      	mov	ip, r1
 800ae6c:	9b01      	ldr	r3, [sp, #4]
 800ae6e:	ce02      	ldmia	r6!, {r1}
 800ae70:	40d9      	lsrs	r1, r3
 800ae72:	e7db      	b.n	800ae2c <rshift+0x5c>
 800ae74:	c980      	ldmia	r1!, {r7}
 800ae76:	c680      	stmia	r6!, {r7}
 800ae78:	e7c3      	b.n	800ae02 <rshift+0x32>

0800ae7a <__hexdig_fun>:
 800ae7a:	0002      	movs	r2, r0
 800ae7c:	3a30      	subs	r2, #48	; 0x30
 800ae7e:	0003      	movs	r3, r0
 800ae80:	2a09      	cmp	r2, #9
 800ae82:	d802      	bhi.n	800ae8a <__hexdig_fun+0x10>
 800ae84:	3b20      	subs	r3, #32
 800ae86:	b2d8      	uxtb	r0, r3
 800ae88:	4770      	bx	lr
 800ae8a:	0002      	movs	r2, r0
 800ae8c:	3a61      	subs	r2, #97	; 0x61
 800ae8e:	2a05      	cmp	r2, #5
 800ae90:	d801      	bhi.n	800ae96 <__hexdig_fun+0x1c>
 800ae92:	3b47      	subs	r3, #71	; 0x47
 800ae94:	e7f7      	b.n	800ae86 <__hexdig_fun+0xc>
 800ae96:	001a      	movs	r2, r3
 800ae98:	3a41      	subs	r2, #65	; 0x41
 800ae9a:	2000      	movs	r0, #0
 800ae9c:	2a05      	cmp	r2, #5
 800ae9e:	d8f3      	bhi.n	800ae88 <__hexdig_fun+0xe>
 800aea0:	3b27      	subs	r3, #39	; 0x27
 800aea2:	e7f0      	b.n	800ae86 <__hexdig_fun+0xc>

0800aea4 <__gethex>:
 800aea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aea6:	b089      	sub	sp, #36	; 0x24
 800aea8:	9307      	str	r3, [sp, #28]
 800aeaa:	2302      	movs	r3, #2
 800aeac:	9201      	str	r2, [sp, #4]
 800aeae:	680a      	ldr	r2, [r1, #0]
 800aeb0:	425b      	negs	r3, r3
 800aeb2:	9003      	str	r0, [sp, #12]
 800aeb4:	9106      	str	r1, [sp, #24]
 800aeb6:	1c96      	adds	r6, r2, #2
 800aeb8:	1a9b      	subs	r3, r3, r2
 800aeba:	199a      	adds	r2, r3, r6
 800aebc:	9600      	str	r6, [sp, #0]
 800aebe:	9205      	str	r2, [sp, #20]
 800aec0:	9a00      	ldr	r2, [sp, #0]
 800aec2:	3601      	adds	r6, #1
 800aec4:	7810      	ldrb	r0, [r2, #0]
 800aec6:	2830      	cmp	r0, #48	; 0x30
 800aec8:	d0f7      	beq.n	800aeba <__gethex+0x16>
 800aeca:	f7ff ffd6 	bl	800ae7a <__hexdig_fun>
 800aece:	2300      	movs	r3, #0
 800aed0:	001d      	movs	r5, r3
 800aed2:	9302      	str	r3, [sp, #8]
 800aed4:	4298      	cmp	r0, r3
 800aed6:	d11d      	bne.n	800af14 <__gethex+0x70>
 800aed8:	2201      	movs	r2, #1
 800aeda:	49a6      	ldr	r1, [pc, #664]	; (800b174 <__gethex+0x2d0>)
 800aedc:	9800      	ldr	r0, [sp, #0]
 800aede:	f7ff fd6d 	bl	800a9bc <strncmp>
 800aee2:	0007      	movs	r7, r0
 800aee4:	42a8      	cmp	r0, r5
 800aee6:	d169      	bne.n	800afbc <__gethex+0x118>
 800aee8:	9b00      	ldr	r3, [sp, #0]
 800aeea:	0034      	movs	r4, r6
 800aeec:	7858      	ldrb	r0, [r3, #1]
 800aeee:	f7ff ffc4 	bl	800ae7a <__hexdig_fun>
 800aef2:	2301      	movs	r3, #1
 800aef4:	9302      	str	r3, [sp, #8]
 800aef6:	42a8      	cmp	r0, r5
 800aef8:	d02f      	beq.n	800af5a <__gethex+0xb6>
 800aefa:	9600      	str	r6, [sp, #0]
 800aefc:	9b00      	ldr	r3, [sp, #0]
 800aefe:	7818      	ldrb	r0, [r3, #0]
 800af00:	2830      	cmp	r0, #48	; 0x30
 800af02:	d009      	beq.n	800af18 <__gethex+0x74>
 800af04:	f7ff ffb9 	bl	800ae7a <__hexdig_fun>
 800af08:	4242      	negs	r2, r0
 800af0a:	4142      	adcs	r2, r0
 800af0c:	2301      	movs	r3, #1
 800af0e:	0035      	movs	r5, r6
 800af10:	9202      	str	r2, [sp, #8]
 800af12:	9305      	str	r3, [sp, #20]
 800af14:	9c00      	ldr	r4, [sp, #0]
 800af16:	e004      	b.n	800af22 <__gethex+0x7e>
 800af18:	9b00      	ldr	r3, [sp, #0]
 800af1a:	3301      	adds	r3, #1
 800af1c:	9300      	str	r3, [sp, #0]
 800af1e:	e7ed      	b.n	800aefc <__gethex+0x58>
 800af20:	3401      	adds	r4, #1
 800af22:	7820      	ldrb	r0, [r4, #0]
 800af24:	f7ff ffa9 	bl	800ae7a <__hexdig_fun>
 800af28:	1e07      	subs	r7, r0, #0
 800af2a:	d1f9      	bne.n	800af20 <__gethex+0x7c>
 800af2c:	2201      	movs	r2, #1
 800af2e:	0020      	movs	r0, r4
 800af30:	4990      	ldr	r1, [pc, #576]	; (800b174 <__gethex+0x2d0>)
 800af32:	f7ff fd43 	bl	800a9bc <strncmp>
 800af36:	2800      	cmp	r0, #0
 800af38:	d10d      	bne.n	800af56 <__gethex+0xb2>
 800af3a:	2d00      	cmp	r5, #0
 800af3c:	d106      	bne.n	800af4c <__gethex+0xa8>
 800af3e:	3401      	adds	r4, #1
 800af40:	0025      	movs	r5, r4
 800af42:	7820      	ldrb	r0, [r4, #0]
 800af44:	f7ff ff99 	bl	800ae7a <__hexdig_fun>
 800af48:	2800      	cmp	r0, #0
 800af4a:	d102      	bne.n	800af52 <__gethex+0xae>
 800af4c:	1b2d      	subs	r5, r5, r4
 800af4e:	00af      	lsls	r7, r5, #2
 800af50:	e003      	b.n	800af5a <__gethex+0xb6>
 800af52:	3401      	adds	r4, #1
 800af54:	e7f5      	b.n	800af42 <__gethex+0x9e>
 800af56:	2d00      	cmp	r5, #0
 800af58:	d1f8      	bne.n	800af4c <__gethex+0xa8>
 800af5a:	2220      	movs	r2, #32
 800af5c:	7823      	ldrb	r3, [r4, #0]
 800af5e:	0026      	movs	r6, r4
 800af60:	4393      	bics	r3, r2
 800af62:	2b50      	cmp	r3, #80	; 0x50
 800af64:	d11d      	bne.n	800afa2 <__gethex+0xfe>
 800af66:	7863      	ldrb	r3, [r4, #1]
 800af68:	2b2b      	cmp	r3, #43	; 0x2b
 800af6a:	d02c      	beq.n	800afc6 <__gethex+0x122>
 800af6c:	2b2d      	cmp	r3, #45	; 0x2d
 800af6e:	d02e      	beq.n	800afce <__gethex+0x12a>
 800af70:	2300      	movs	r3, #0
 800af72:	1c66      	adds	r6, r4, #1
 800af74:	9304      	str	r3, [sp, #16]
 800af76:	7830      	ldrb	r0, [r6, #0]
 800af78:	f7ff ff7f 	bl	800ae7a <__hexdig_fun>
 800af7c:	1e43      	subs	r3, r0, #1
 800af7e:	b2db      	uxtb	r3, r3
 800af80:	2b18      	cmp	r3, #24
 800af82:	d82b      	bhi.n	800afdc <__gethex+0x138>
 800af84:	3810      	subs	r0, #16
 800af86:	0005      	movs	r5, r0
 800af88:	7870      	ldrb	r0, [r6, #1]
 800af8a:	f7ff ff76 	bl	800ae7a <__hexdig_fun>
 800af8e:	1e43      	subs	r3, r0, #1
 800af90:	b2db      	uxtb	r3, r3
 800af92:	3601      	adds	r6, #1
 800af94:	2b18      	cmp	r3, #24
 800af96:	d91c      	bls.n	800afd2 <__gethex+0x12e>
 800af98:	9b04      	ldr	r3, [sp, #16]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d000      	beq.n	800afa0 <__gethex+0xfc>
 800af9e:	426d      	negs	r5, r5
 800afa0:	197f      	adds	r7, r7, r5
 800afa2:	9b06      	ldr	r3, [sp, #24]
 800afa4:	601e      	str	r6, [r3, #0]
 800afa6:	9b02      	ldr	r3, [sp, #8]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d019      	beq.n	800afe0 <__gethex+0x13c>
 800afac:	2600      	movs	r6, #0
 800afae:	9b05      	ldr	r3, [sp, #20]
 800afb0:	42b3      	cmp	r3, r6
 800afb2:	d100      	bne.n	800afb6 <__gethex+0x112>
 800afb4:	3606      	adds	r6, #6
 800afb6:	0030      	movs	r0, r6
 800afb8:	b009      	add	sp, #36	; 0x24
 800afba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afbc:	2301      	movs	r3, #1
 800afbe:	2700      	movs	r7, #0
 800afc0:	9c00      	ldr	r4, [sp, #0]
 800afc2:	9302      	str	r3, [sp, #8]
 800afc4:	e7c9      	b.n	800af5a <__gethex+0xb6>
 800afc6:	2300      	movs	r3, #0
 800afc8:	9304      	str	r3, [sp, #16]
 800afca:	1ca6      	adds	r6, r4, #2
 800afcc:	e7d3      	b.n	800af76 <__gethex+0xd2>
 800afce:	2301      	movs	r3, #1
 800afd0:	e7fa      	b.n	800afc8 <__gethex+0x124>
 800afd2:	230a      	movs	r3, #10
 800afd4:	435d      	muls	r5, r3
 800afd6:	182d      	adds	r5, r5, r0
 800afd8:	3d10      	subs	r5, #16
 800afda:	e7d5      	b.n	800af88 <__gethex+0xe4>
 800afdc:	0026      	movs	r6, r4
 800afde:	e7e0      	b.n	800afa2 <__gethex+0xfe>
 800afe0:	9b00      	ldr	r3, [sp, #0]
 800afe2:	9902      	ldr	r1, [sp, #8]
 800afe4:	1ae3      	subs	r3, r4, r3
 800afe6:	3b01      	subs	r3, #1
 800afe8:	2b07      	cmp	r3, #7
 800afea:	dc0a      	bgt.n	800b002 <__gethex+0x15e>
 800afec:	9803      	ldr	r0, [sp, #12]
 800afee:	f000 fa5d 	bl	800b4ac <_Balloc>
 800aff2:	1e05      	subs	r5, r0, #0
 800aff4:	d108      	bne.n	800b008 <__gethex+0x164>
 800aff6:	002a      	movs	r2, r5
 800aff8:	21e4      	movs	r1, #228	; 0xe4
 800affa:	4b5f      	ldr	r3, [pc, #380]	; (800b178 <__gethex+0x2d4>)
 800affc:	485f      	ldr	r0, [pc, #380]	; (800b17c <__gethex+0x2d8>)
 800affe:	f003 fd19 	bl	800ea34 <__assert_func>
 800b002:	3101      	adds	r1, #1
 800b004:	105b      	asrs	r3, r3, #1
 800b006:	e7ef      	b.n	800afe8 <__gethex+0x144>
 800b008:	0003      	movs	r3, r0
 800b00a:	3314      	adds	r3, #20
 800b00c:	9302      	str	r3, [sp, #8]
 800b00e:	9305      	str	r3, [sp, #20]
 800b010:	2300      	movs	r3, #0
 800b012:	001e      	movs	r6, r3
 800b014:	9304      	str	r3, [sp, #16]
 800b016:	9b00      	ldr	r3, [sp, #0]
 800b018:	42a3      	cmp	r3, r4
 800b01a:	d33f      	bcc.n	800b09c <__gethex+0x1f8>
 800b01c:	9c05      	ldr	r4, [sp, #20]
 800b01e:	9b02      	ldr	r3, [sp, #8]
 800b020:	c440      	stmia	r4!, {r6}
 800b022:	1ae4      	subs	r4, r4, r3
 800b024:	10a4      	asrs	r4, r4, #2
 800b026:	0030      	movs	r0, r6
 800b028:	612c      	str	r4, [r5, #16]
 800b02a:	f000 fb01 	bl	800b630 <__hi0bits>
 800b02e:	9b01      	ldr	r3, [sp, #4]
 800b030:	0164      	lsls	r4, r4, #5
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	1a26      	subs	r6, r4, r0
 800b036:	9300      	str	r3, [sp, #0]
 800b038:	429e      	cmp	r6, r3
 800b03a:	dd51      	ble.n	800b0e0 <__gethex+0x23c>
 800b03c:	1af6      	subs	r6, r6, r3
 800b03e:	0031      	movs	r1, r6
 800b040:	0028      	movs	r0, r5
 800b042:	f000 fe7b 	bl	800bd3c <__any_on>
 800b046:	1e04      	subs	r4, r0, #0
 800b048:	d016      	beq.n	800b078 <__gethex+0x1d4>
 800b04a:	2401      	movs	r4, #1
 800b04c:	231f      	movs	r3, #31
 800b04e:	0020      	movs	r0, r4
 800b050:	1e72      	subs	r2, r6, #1
 800b052:	4013      	ands	r3, r2
 800b054:	4098      	lsls	r0, r3
 800b056:	0003      	movs	r3, r0
 800b058:	1151      	asrs	r1, r2, #5
 800b05a:	9802      	ldr	r0, [sp, #8]
 800b05c:	0089      	lsls	r1, r1, #2
 800b05e:	5809      	ldr	r1, [r1, r0]
 800b060:	4219      	tst	r1, r3
 800b062:	d009      	beq.n	800b078 <__gethex+0x1d4>
 800b064:	42a2      	cmp	r2, r4
 800b066:	dd06      	ble.n	800b076 <__gethex+0x1d2>
 800b068:	0028      	movs	r0, r5
 800b06a:	1eb1      	subs	r1, r6, #2
 800b06c:	f000 fe66 	bl	800bd3c <__any_on>
 800b070:	3402      	adds	r4, #2
 800b072:	2800      	cmp	r0, #0
 800b074:	d100      	bne.n	800b078 <__gethex+0x1d4>
 800b076:	2402      	movs	r4, #2
 800b078:	0031      	movs	r1, r6
 800b07a:	0028      	movs	r0, r5
 800b07c:	f7ff fea8 	bl	800add0 <rshift>
 800b080:	19bf      	adds	r7, r7, r6
 800b082:	9b01      	ldr	r3, [sp, #4]
 800b084:	689b      	ldr	r3, [r3, #8]
 800b086:	42bb      	cmp	r3, r7
 800b088:	da3a      	bge.n	800b100 <__gethex+0x25c>
 800b08a:	0029      	movs	r1, r5
 800b08c:	9803      	ldr	r0, [sp, #12]
 800b08e:	f000 fa35 	bl	800b4fc <_Bfree>
 800b092:	2300      	movs	r3, #0
 800b094:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b096:	26a3      	movs	r6, #163	; 0xa3
 800b098:	6013      	str	r3, [r2, #0]
 800b09a:	e78c      	b.n	800afb6 <__gethex+0x112>
 800b09c:	3c01      	subs	r4, #1
 800b09e:	7823      	ldrb	r3, [r4, #0]
 800b0a0:	2b2e      	cmp	r3, #46	; 0x2e
 800b0a2:	d012      	beq.n	800b0ca <__gethex+0x226>
 800b0a4:	9b04      	ldr	r3, [sp, #16]
 800b0a6:	2b20      	cmp	r3, #32
 800b0a8:	d104      	bne.n	800b0b4 <__gethex+0x210>
 800b0aa:	9b05      	ldr	r3, [sp, #20]
 800b0ac:	c340      	stmia	r3!, {r6}
 800b0ae:	2600      	movs	r6, #0
 800b0b0:	9305      	str	r3, [sp, #20]
 800b0b2:	9604      	str	r6, [sp, #16]
 800b0b4:	7820      	ldrb	r0, [r4, #0]
 800b0b6:	f7ff fee0 	bl	800ae7a <__hexdig_fun>
 800b0ba:	230f      	movs	r3, #15
 800b0bc:	4018      	ands	r0, r3
 800b0be:	9b04      	ldr	r3, [sp, #16]
 800b0c0:	4098      	lsls	r0, r3
 800b0c2:	3304      	adds	r3, #4
 800b0c4:	4306      	orrs	r6, r0
 800b0c6:	9304      	str	r3, [sp, #16]
 800b0c8:	e7a5      	b.n	800b016 <__gethex+0x172>
 800b0ca:	9b00      	ldr	r3, [sp, #0]
 800b0cc:	42a3      	cmp	r3, r4
 800b0ce:	d8e9      	bhi.n	800b0a4 <__gethex+0x200>
 800b0d0:	2201      	movs	r2, #1
 800b0d2:	0020      	movs	r0, r4
 800b0d4:	4927      	ldr	r1, [pc, #156]	; (800b174 <__gethex+0x2d0>)
 800b0d6:	f7ff fc71 	bl	800a9bc <strncmp>
 800b0da:	2800      	cmp	r0, #0
 800b0dc:	d1e2      	bne.n	800b0a4 <__gethex+0x200>
 800b0de:	e79a      	b.n	800b016 <__gethex+0x172>
 800b0e0:	9b00      	ldr	r3, [sp, #0]
 800b0e2:	2400      	movs	r4, #0
 800b0e4:	429e      	cmp	r6, r3
 800b0e6:	dacc      	bge.n	800b082 <__gethex+0x1de>
 800b0e8:	1b9e      	subs	r6, r3, r6
 800b0ea:	0029      	movs	r1, r5
 800b0ec:	0032      	movs	r2, r6
 800b0ee:	9803      	ldr	r0, [sp, #12]
 800b0f0:	f000 fbf0 	bl	800b8d4 <__lshift>
 800b0f4:	0003      	movs	r3, r0
 800b0f6:	3314      	adds	r3, #20
 800b0f8:	0005      	movs	r5, r0
 800b0fa:	1bbf      	subs	r7, r7, r6
 800b0fc:	9302      	str	r3, [sp, #8]
 800b0fe:	e7c0      	b.n	800b082 <__gethex+0x1de>
 800b100:	9b01      	ldr	r3, [sp, #4]
 800b102:	685e      	ldr	r6, [r3, #4]
 800b104:	42be      	cmp	r6, r7
 800b106:	dd70      	ble.n	800b1ea <__gethex+0x346>
 800b108:	9b00      	ldr	r3, [sp, #0]
 800b10a:	1bf6      	subs	r6, r6, r7
 800b10c:	42b3      	cmp	r3, r6
 800b10e:	dc37      	bgt.n	800b180 <__gethex+0x2dc>
 800b110:	9b01      	ldr	r3, [sp, #4]
 800b112:	68db      	ldr	r3, [r3, #12]
 800b114:	2b02      	cmp	r3, #2
 800b116:	d024      	beq.n	800b162 <__gethex+0x2be>
 800b118:	2b03      	cmp	r3, #3
 800b11a:	d026      	beq.n	800b16a <__gethex+0x2c6>
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	d117      	bne.n	800b150 <__gethex+0x2ac>
 800b120:	9b00      	ldr	r3, [sp, #0]
 800b122:	42b3      	cmp	r3, r6
 800b124:	d114      	bne.n	800b150 <__gethex+0x2ac>
 800b126:	2b01      	cmp	r3, #1
 800b128:	d10b      	bne.n	800b142 <__gethex+0x29e>
 800b12a:	9b01      	ldr	r3, [sp, #4]
 800b12c:	9a07      	ldr	r2, [sp, #28]
 800b12e:	685b      	ldr	r3, [r3, #4]
 800b130:	2662      	movs	r6, #98	; 0x62
 800b132:	6013      	str	r3, [r2, #0]
 800b134:	2301      	movs	r3, #1
 800b136:	9a02      	ldr	r2, [sp, #8]
 800b138:	612b      	str	r3, [r5, #16]
 800b13a:	6013      	str	r3, [r2, #0]
 800b13c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b13e:	601d      	str	r5, [r3, #0]
 800b140:	e739      	b.n	800afb6 <__gethex+0x112>
 800b142:	9900      	ldr	r1, [sp, #0]
 800b144:	0028      	movs	r0, r5
 800b146:	3901      	subs	r1, #1
 800b148:	f000 fdf8 	bl	800bd3c <__any_on>
 800b14c:	2800      	cmp	r0, #0
 800b14e:	d1ec      	bne.n	800b12a <__gethex+0x286>
 800b150:	0029      	movs	r1, r5
 800b152:	9803      	ldr	r0, [sp, #12]
 800b154:	f000 f9d2 	bl	800b4fc <_Bfree>
 800b158:	2300      	movs	r3, #0
 800b15a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b15c:	2650      	movs	r6, #80	; 0x50
 800b15e:	6013      	str	r3, [r2, #0]
 800b160:	e729      	b.n	800afb6 <__gethex+0x112>
 800b162:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b164:	2b00      	cmp	r3, #0
 800b166:	d1f3      	bne.n	800b150 <__gethex+0x2ac>
 800b168:	e7df      	b.n	800b12a <__gethex+0x286>
 800b16a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d1dc      	bne.n	800b12a <__gethex+0x286>
 800b170:	e7ee      	b.n	800b150 <__gethex+0x2ac>
 800b172:	46c0      	nop			; (mov r8, r8)
 800b174:	08012dd4 	.word	0x08012dd4
 800b178:	08012f31 	.word	0x08012f31
 800b17c:	08012f42 	.word	0x08012f42
 800b180:	1e77      	subs	r7, r6, #1
 800b182:	2c00      	cmp	r4, #0
 800b184:	d12f      	bne.n	800b1e6 <__gethex+0x342>
 800b186:	2f00      	cmp	r7, #0
 800b188:	d004      	beq.n	800b194 <__gethex+0x2f0>
 800b18a:	0039      	movs	r1, r7
 800b18c:	0028      	movs	r0, r5
 800b18e:	f000 fdd5 	bl	800bd3c <__any_on>
 800b192:	0004      	movs	r4, r0
 800b194:	231f      	movs	r3, #31
 800b196:	117a      	asrs	r2, r7, #5
 800b198:	401f      	ands	r7, r3
 800b19a:	3b1e      	subs	r3, #30
 800b19c:	40bb      	lsls	r3, r7
 800b19e:	9902      	ldr	r1, [sp, #8]
 800b1a0:	0092      	lsls	r2, r2, #2
 800b1a2:	5852      	ldr	r2, [r2, r1]
 800b1a4:	421a      	tst	r2, r3
 800b1a6:	d001      	beq.n	800b1ac <__gethex+0x308>
 800b1a8:	2302      	movs	r3, #2
 800b1aa:	431c      	orrs	r4, r3
 800b1ac:	9b00      	ldr	r3, [sp, #0]
 800b1ae:	0031      	movs	r1, r6
 800b1b0:	1b9b      	subs	r3, r3, r6
 800b1b2:	2602      	movs	r6, #2
 800b1b4:	0028      	movs	r0, r5
 800b1b6:	9300      	str	r3, [sp, #0]
 800b1b8:	f7ff fe0a 	bl	800add0 <rshift>
 800b1bc:	9b01      	ldr	r3, [sp, #4]
 800b1be:	685f      	ldr	r7, [r3, #4]
 800b1c0:	2c00      	cmp	r4, #0
 800b1c2:	d041      	beq.n	800b248 <__gethex+0x3a4>
 800b1c4:	9b01      	ldr	r3, [sp, #4]
 800b1c6:	68db      	ldr	r3, [r3, #12]
 800b1c8:	2b02      	cmp	r3, #2
 800b1ca:	d010      	beq.n	800b1ee <__gethex+0x34a>
 800b1cc:	2b03      	cmp	r3, #3
 800b1ce:	d012      	beq.n	800b1f6 <__gethex+0x352>
 800b1d0:	2b01      	cmp	r3, #1
 800b1d2:	d106      	bne.n	800b1e2 <__gethex+0x33e>
 800b1d4:	07a2      	lsls	r2, r4, #30
 800b1d6:	d504      	bpl.n	800b1e2 <__gethex+0x33e>
 800b1d8:	9a02      	ldr	r2, [sp, #8]
 800b1da:	6812      	ldr	r2, [r2, #0]
 800b1dc:	4314      	orrs	r4, r2
 800b1de:	421c      	tst	r4, r3
 800b1e0:	d10c      	bne.n	800b1fc <__gethex+0x358>
 800b1e2:	2310      	movs	r3, #16
 800b1e4:	e02f      	b.n	800b246 <__gethex+0x3a2>
 800b1e6:	2401      	movs	r4, #1
 800b1e8:	e7d4      	b.n	800b194 <__gethex+0x2f0>
 800b1ea:	2601      	movs	r6, #1
 800b1ec:	e7e8      	b.n	800b1c0 <__gethex+0x31c>
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b1f2:	1a9b      	subs	r3, r3, r2
 800b1f4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b1f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d0f2      	beq.n	800b1e2 <__gethex+0x33e>
 800b1fc:	692b      	ldr	r3, [r5, #16]
 800b1fe:	2000      	movs	r0, #0
 800b200:	9302      	str	r3, [sp, #8]
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	9304      	str	r3, [sp, #16]
 800b206:	002b      	movs	r3, r5
 800b208:	9a04      	ldr	r2, [sp, #16]
 800b20a:	3314      	adds	r3, #20
 800b20c:	1899      	adds	r1, r3, r2
 800b20e:	681a      	ldr	r2, [r3, #0]
 800b210:	1c54      	adds	r4, r2, #1
 800b212:	d01e      	beq.n	800b252 <__gethex+0x3ae>
 800b214:	3201      	adds	r2, #1
 800b216:	601a      	str	r2, [r3, #0]
 800b218:	002b      	movs	r3, r5
 800b21a:	3314      	adds	r3, #20
 800b21c:	2e02      	cmp	r6, #2
 800b21e:	d141      	bne.n	800b2a4 <__gethex+0x400>
 800b220:	9a01      	ldr	r2, [sp, #4]
 800b222:	9900      	ldr	r1, [sp, #0]
 800b224:	6812      	ldr	r2, [r2, #0]
 800b226:	3a01      	subs	r2, #1
 800b228:	428a      	cmp	r2, r1
 800b22a:	d10b      	bne.n	800b244 <__gethex+0x3a0>
 800b22c:	221f      	movs	r2, #31
 800b22e:	9800      	ldr	r0, [sp, #0]
 800b230:	1149      	asrs	r1, r1, #5
 800b232:	4002      	ands	r2, r0
 800b234:	2001      	movs	r0, #1
 800b236:	0004      	movs	r4, r0
 800b238:	4094      	lsls	r4, r2
 800b23a:	0089      	lsls	r1, r1, #2
 800b23c:	58cb      	ldr	r3, [r1, r3]
 800b23e:	4223      	tst	r3, r4
 800b240:	d000      	beq.n	800b244 <__gethex+0x3a0>
 800b242:	2601      	movs	r6, #1
 800b244:	2320      	movs	r3, #32
 800b246:	431e      	orrs	r6, r3
 800b248:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b24a:	601d      	str	r5, [r3, #0]
 800b24c:	9b07      	ldr	r3, [sp, #28]
 800b24e:	601f      	str	r7, [r3, #0]
 800b250:	e6b1      	b.n	800afb6 <__gethex+0x112>
 800b252:	c301      	stmia	r3!, {r0}
 800b254:	4299      	cmp	r1, r3
 800b256:	d8da      	bhi.n	800b20e <__gethex+0x36a>
 800b258:	68ab      	ldr	r3, [r5, #8]
 800b25a:	9a02      	ldr	r2, [sp, #8]
 800b25c:	429a      	cmp	r2, r3
 800b25e:	db18      	blt.n	800b292 <__gethex+0x3ee>
 800b260:	6869      	ldr	r1, [r5, #4]
 800b262:	9803      	ldr	r0, [sp, #12]
 800b264:	3101      	adds	r1, #1
 800b266:	f000 f921 	bl	800b4ac <_Balloc>
 800b26a:	1e04      	subs	r4, r0, #0
 800b26c:	d104      	bne.n	800b278 <__gethex+0x3d4>
 800b26e:	0022      	movs	r2, r4
 800b270:	2184      	movs	r1, #132	; 0x84
 800b272:	4b1c      	ldr	r3, [pc, #112]	; (800b2e4 <__gethex+0x440>)
 800b274:	481c      	ldr	r0, [pc, #112]	; (800b2e8 <__gethex+0x444>)
 800b276:	e6c2      	b.n	800affe <__gethex+0x15a>
 800b278:	0029      	movs	r1, r5
 800b27a:	692a      	ldr	r2, [r5, #16]
 800b27c:	310c      	adds	r1, #12
 800b27e:	3202      	adds	r2, #2
 800b280:	0092      	lsls	r2, r2, #2
 800b282:	300c      	adds	r0, #12
 800b284:	f7ff fc77 	bl	800ab76 <memcpy>
 800b288:	0029      	movs	r1, r5
 800b28a:	9803      	ldr	r0, [sp, #12]
 800b28c:	f000 f936 	bl	800b4fc <_Bfree>
 800b290:	0025      	movs	r5, r4
 800b292:	692b      	ldr	r3, [r5, #16]
 800b294:	1c5a      	adds	r2, r3, #1
 800b296:	612a      	str	r2, [r5, #16]
 800b298:	2201      	movs	r2, #1
 800b29a:	3304      	adds	r3, #4
 800b29c:	009b      	lsls	r3, r3, #2
 800b29e:	18eb      	adds	r3, r5, r3
 800b2a0:	605a      	str	r2, [r3, #4]
 800b2a2:	e7b9      	b.n	800b218 <__gethex+0x374>
 800b2a4:	692a      	ldr	r2, [r5, #16]
 800b2a6:	9902      	ldr	r1, [sp, #8]
 800b2a8:	428a      	cmp	r2, r1
 800b2aa:	dd09      	ble.n	800b2c0 <__gethex+0x41c>
 800b2ac:	2101      	movs	r1, #1
 800b2ae:	0028      	movs	r0, r5
 800b2b0:	f7ff fd8e 	bl	800add0 <rshift>
 800b2b4:	9b01      	ldr	r3, [sp, #4]
 800b2b6:	3701      	adds	r7, #1
 800b2b8:	689b      	ldr	r3, [r3, #8]
 800b2ba:	42bb      	cmp	r3, r7
 800b2bc:	dac1      	bge.n	800b242 <__gethex+0x39e>
 800b2be:	e6e4      	b.n	800b08a <__gethex+0x1e6>
 800b2c0:	221f      	movs	r2, #31
 800b2c2:	9c00      	ldr	r4, [sp, #0]
 800b2c4:	9900      	ldr	r1, [sp, #0]
 800b2c6:	2601      	movs	r6, #1
 800b2c8:	4014      	ands	r4, r2
 800b2ca:	4211      	tst	r1, r2
 800b2cc:	d0ba      	beq.n	800b244 <__gethex+0x3a0>
 800b2ce:	9a04      	ldr	r2, [sp, #16]
 800b2d0:	189b      	adds	r3, r3, r2
 800b2d2:	3b04      	subs	r3, #4
 800b2d4:	6818      	ldr	r0, [r3, #0]
 800b2d6:	f000 f9ab 	bl	800b630 <__hi0bits>
 800b2da:	2320      	movs	r3, #32
 800b2dc:	1b1b      	subs	r3, r3, r4
 800b2de:	4298      	cmp	r0, r3
 800b2e0:	dbe4      	blt.n	800b2ac <__gethex+0x408>
 800b2e2:	e7af      	b.n	800b244 <__gethex+0x3a0>
 800b2e4:	08012f31 	.word	0x08012f31
 800b2e8:	08012f42 	.word	0x08012f42

0800b2ec <L_shift>:
 800b2ec:	2308      	movs	r3, #8
 800b2ee:	b570      	push	{r4, r5, r6, lr}
 800b2f0:	2520      	movs	r5, #32
 800b2f2:	1a9a      	subs	r2, r3, r2
 800b2f4:	0092      	lsls	r2, r2, #2
 800b2f6:	1aad      	subs	r5, r5, r2
 800b2f8:	6843      	ldr	r3, [r0, #4]
 800b2fa:	6804      	ldr	r4, [r0, #0]
 800b2fc:	001e      	movs	r6, r3
 800b2fe:	40ae      	lsls	r6, r5
 800b300:	40d3      	lsrs	r3, r2
 800b302:	4334      	orrs	r4, r6
 800b304:	6004      	str	r4, [r0, #0]
 800b306:	6043      	str	r3, [r0, #4]
 800b308:	3004      	adds	r0, #4
 800b30a:	4288      	cmp	r0, r1
 800b30c:	d3f4      	bcc.n	800b2f8 <L_shift+0xc>
 800b30e:	bd70      	pop	{r4, r5, r6, pc}

0800b310 <__match>:
 800b310:	b530      	push	{r4, r5, lr}
 800b312:	6803      	ldr	r3, [r0, #0]
 800b314:	780c      	ldrb	r4, [r1, #0]
 800b316:	3301      	adds	r3, #1
 800b318:	2c00      	cmp	r4, #0
 800b31a:	d102      	bne.n	800b322 <__match+0x12>
 800b31c:	6003      	str	r3, [r0, #0]
 800b31e:	2001      	movs	r0, #1
 800b320:	bd30      	pop	{r4, r5, pc}
 800b322:	781a      	ldrb	r2, [r3, #0]
 800b324:	0015      	movs	r5, r2
 800b326:	3d41      	subs	r5, #65	; 0x41
 800b328:	2d19      	cmp	r5, #25
 800b32a:	d800      	bhi.n	800b32e <__match+0x1e>
 800b32c:	3220      	adds	r2, #32
 800b32e:	3101      	adds	r1, #1
 800b330:	42a2      	cmp	r2, r4
 800b332:	d0ef      	beq.n	800b314 <__match+0x4>
 800b334:	2000      	movs	r0, #0
 800b336:	e7f3      	b.n	800b320 <__match+0x10>

0800b338 <__hexnan>:
 800b338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b33a:	680b      	ldr	r3, [r1, #0]
 800b33c:	b08b      	sub	sp, #44	; 0x2c
 800b33e:	9201      	str	r2, [sp, #4]
 800b340:	9901      	ldr	r1, [sp, #4]
 800b342:	115a      	asrs	r2, r3, #5
 800b344:	0092      	lsls	r2, r2, #2
 800b346:	188a      	adds	r2, r1, r2
 800b348:	9202      	str	r2, [sp, #8]
 800b34a:	0019      	movs	r1, r3
 800b34c:	221f      	movs	r2, #31
 800b34e:	4011      	ands	r1, r2
 800b350:	9008      	str	r0, [sp, #32]
 800b352:	9106      	str	r1, [sp, #24]
 800b354:	4213      	tst	r3, r2
 800b356:	d002      	beq.n	800b35e <__hexnan+0x26>
 800b358:	9b02      	ldr	r3, [sp, #8]
 800b35a:	3304      	adds	r3, #4
 800b35c:	9302      	str	r3, [sp, #8]
 800b35e:	9b02      	ldr	r3, [sp, #8]
 800b360:	2500      	movs	r5, #0
 800b362:	1f1f      	subs	r7, r3, #4
 800b364:	003e      	movs	r6, r7
 800b366:	003c      	movs	r4, r7
 800b368:	9b08      	ldr	r3, [sp, #32]
 800b36a:	603d      	str	r5, [r7, #0]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	9507      	str	r5, [sp, #28]
 800b370:	9305      	str	r3, [sp, #20]
 800b372:	9503      	str	r5, [sp, #12]
 800b374:	9b05      	ldr	r3, [sp, #20]
 800b376:	3301      	adds	r3, #1
 800b378:	9309      	str	r3, [sp, #36]	; 0x24
 800b37a:	9b05      	ldr	r3, [sp, #20]
 800b37c:	785b      	ldrb	r3, [r3, #1]
 800b37e:	9304      	str	r3, [sp, #16]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d028      	beq.n	800b3d6 <__hexnan+0x9e>
 800b384:	9804      	ldr	r0, [sp, #16]
 800b386:	f7ff fd78 	bl	800ae7a <__hexdig_fun>
 800b38a:	2800      	cmp	r0, #0
 800b38c:	d154      	bne.n	800b438 <__hexnan+0x100>
 800b38e:	9b04      	ldr	r3, [sp, #16]
 800b390:	2b20      	cmp	r3, #32
 800b392:	d819      	bhi.n	800b3c8 <__hexnan+0x90>
 800b394:	9b03      	ldr	r3, [sp, #12]
 800b396:	9a07      	ldr	r2, [sp, #28]
 800b398:	4293      	cmp	r3, r2
 800b39a:	dd12      	ble.n	800b3c2 <__hexnan+0x8a>
 800b39c:	42b4      	cmp	r4, r6
 800b39e:	d206      	bcs.n	800b3ae <__hexnan+0x76>
 800b3a0:	2d07      	cmp	r5, #7
 800b3a2:	dc04      	bgt.n	800b3ae <__hexnan+0x76>
 800b3a4:	002a      	movs	r2, r5
 800b3a6:	0031      	movs	r1, r6
 800b3a8:	0020      	movs	r0, r4
 800b3aa:	f7ff ff9f 	bl	800b2ec <L_shift>
 800b3ae:	9b01      	ldr	r3, [sp, #4]
 800b3b0:	2508      	movs	r5, #8
 800b3b2:	429c      	cmp	r4, r3
 800b3b4:	d905      	bls.n	800b3c2 <__hexnan+0x8a>
 800b3b6:	1f26      	subs	r6, r4, #4
 800b3b8:	2500      	movs	r5, #0
 800b3ba:	0034      	movs	r4, r6
 800b3bc:	9b03      	ldr	r3, [sp, #12]
 800b3be:	6035      	str	r5, [r6, #0]
 800b3c0:	9307      	str	r3, [sp, #28]
 800b3c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3c4:	9305      	str	r3, [sp, #20]
 800b3c6:	e7d5      	b.n	800b374 <__hexnan+0x3c>
 800b3c8:	9b04      	ldr	r3, [sp, #16]
 800b3ca:	2b29      	cmp	r3, #41	; 0x29
 800b3cc:	d159      	bne.n	800b482 <__hexnan+0x14a>
 800b3ce:	9b05      	ldr	r3, [sp, #20]
 800b3d0:	9a08      	ldr	r2, [sp, #32]
 800b3d2:	3302      	adds	r3, #2
 800b3d4:	6013      	str	r3, [r2, #0]
 800b3d6:	9b03      	ldr	r3, [sp, #12]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d052      	beq.n	800b482 <__hexnan+0x14a>
 800b3dc:	42b4      	cmp	r4, r6
 800b3de:	d206      	bcs.n	800b3ee <__hexnan+0xb6>
 800b3e0:	2d07      	cmp	r5, #7
 800b3e2:	dc04      	bgt.n	800b3ee <__hexnan+0xb6>
 800b3e4:	002a      	movs	r2, r5
 800b3e6:	0031      	movs	r1, r6
 800b3e8:	0020      	movs	r0, r4
 800b3ea:	f7ff ff7f 	bl	800b2ec <L_shift>
 800b3ee:	9b01      	ldr	r3, [sp, #4]
 800b3f0:	429c      	cmp	r4, r3
 800b3f2:	d935      	bls.n	800b460 <__hexnan+0x128>
 800b3f4:	001a      	movs	r2, r3
 800b3f6:	0023      	movs	r3, r4
 800b3f8:	cb02      	ldmia	r3!, {r1}
 800b3fa:	c202      	stmia	r2!, {r1}
 800b3fc:	429f      	cmp	r7, r3
 800b3fe:	d2fb      	bcs.n	800b3f8 <__hexnan+0xc0>
 800b400:	9b02      	ldr	r3, [sp, #8]
 800b402:	1c62      	adds	r2, r4, #1
 800b404:	1ed9      	subs	r1, r3, #3
 800b406:	2304      	movs	r3, #4
 800b408:	4291      	cmp	r1, r2
 800b40a:	d305      	bcc.n	800b418 <__hexnan+0xe0>
 800b40c:	9b02      	ldr	r3, [sp, #8]
 800b40e:	3b04      	subs	r3, #4
 800b410:	1b1b      	subs	r3, r3, r4
 800b412:	089b      	lsrs	r3, r3, #2
 800b414:	3301      	adds	r3, #1
 800b416:	009b      	lsls	r3, r3, #2
 800b418:	9a01      	ldr	r2, [sp, #4]
 800b41a:	18d3      	adds	r3, r2, r3
 800b41c:	2200      	movs	r2, #0
 800b41e:	c304      	stmia	r3!, {r2}
 800b420:	429f      	cmp	r7, r3
 800b422:	d2fc      	bcs.n	800b41e <__hexnan+0xe6>
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d104      	bne.n	800b434 <__hexnan+0xfc>
 800b42a:	9b01      	ldr	r3, [sp, #4]
 800b42c:	429f      	cmp	r7, r3
 800b42e:	d126      	bne.n	800b47e <__hexnan+0x146>
 800b430:	2301      	movs	r3, #1
 800b432:	603b      	str	r3, [r7, #0]
 800b434:	2005      	movs	r0, #5
 800b436:	e025      	b.n	800b484 <__hexnan+0x14c>
 800b438:	9b03      	ldr	r3, [sp, #12]
 800b43a:	3501      	adds	r5, #1
 800b43c:	3301      	adds	r3, #1
 800b43e:	9303      	str	r3, [sp, #12]
 800b440:	2d08      	cmp	r5, #8
 800b442:	dd06      	ble.n	800b452 <__hexnan+0x11a>
 800b444:	9b01      	ldr	r3, [sp, #4]
 800b446:	429c      	cmp	r4, r3
 800b448:	d9bb      	bls.n	800b3c2 <__hexnan+0x8a>
 800b44a:	2300      	movs	r3, #0
 800b44c:	2501      	movs	r5, #1
 800b44e:	3c04      	subs	r4, #4
 800b450:	6023      	str	r3, [r4, #0]
 800b452:	220f      	movs	r2, #15
 800b454:	6823      	ldr	r3, [r4, #0]
 800b456:	4010      	ands	r0, r2
 800b458:	011b      	lsls	r3, r3, #4
 800b45a:	4303      	orrs	r3, r0
 800b45c:	6023      	str	r3, [r4, #0]
 800b45e:	e7b0      	b.n	800b3c2 <__hexnan+0x8a>
 800b460:	9b06      	ldr	r3, [sp, #24]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d0de      	beq.n	800b424 <__hexnan+0xec>
 800b466:	2320      	movs	r3, #32
 800b468:	9a06      	ldr	r2, [sp, #24]
 800b46a:	9902      	ldr	r1, [sp, #8]
 800b46c:	1a9b      	subs	r3, r3, r2
 800b46e:	2201      	movs	r2, #1
 800b470:	4252      	negs	r2, r2
 800b472:	40da      	lsrs	r2, r3
 800b474:	3904      	subs	r1, #4
 800b476:	680b      	ldr	r3, [r1, #0]
 800b478:	4013      	ands	r3, r2
 800b47a:	600b      	str	r3, [r1, #0]
 800b47c:	e7d2      	b.n	800b424 <__hexnan+0xec>
 800b47e:	3f04      	subs	r7, #4
 800b480:	e7d0      	b.n	800b424 <__hexnan+0xec>
 800b482:	2004      	movs	r0, #4
 800b484:	b00b      	add	sp, #44	; 0x2c
 800b486:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b488 <__ascii_mbtowc>:
 800b488:	b082      	sub	sp, #8
 800b48a:	2900      	cmp	r1, #0
 800b48c:	d100      	bne.n	800b490 <__ascii_mbtowc+0x8>
 800b48e:	a901      	add	r1, sp, #4
 800b490:	1e10      	subs	r0, r2, #0
 800b492:	d006      	beq.n	800b4a2 <__ascii_mbtowc+0x1a>
 800b494:	2b00      	cmp	r3, #0
 800b496:	d006      	beq.n	800b4a6 <__ascii_mbtowc+0x1e>
 800b498:	7813      	ldrb	r3, [r2, #0]
 800b49a:	600b      	str	r3, [r1, #0]
 800b49c:	7810      	ldrb	r0, [r2, #0]
 800b49e:	1e43      	subs	r3, r0, #1
 800b4a0:	4198      	sbcs	r0, r3
 800b4a2:	b002      	add	sp, #8
 800b4a4:	4770      	bx	lr
 800b4a6:	2002      	movs	r0, #2
 800b4a8:	4240      	negs	r0, r0
 800b4aa:	e7fa      	b.n	800b4a2 <__ascii_mbtowc+0x1a>

0800b4ac <_Balloc>:
 800b4ac:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b4ae:	b570      	push	{r4, r5, r6, lr}
 800b4b0:	0006      	movs	r6, r0
 800b4b2:	000c      	movs	r4, r1
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d012      	beq.n	800b4de <_Balloc+0x32>
 800b4b8:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800b4ba:	00a2      	lsls	r2, r4, #2
 800b4bc:	189b      	adds	r3, r3, r2
 800b4be:	6818      	ldr	r0, [r3, #0]
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	d115      	bne.n	800b4f0 <_Balloc+0x44>
 800b4c4:	2101      	movs	r1, #1
 800b4c6:	000d      	movs	r5, r1
 800b4c8:	40a5      	lsls	r5, r4
 800b4ca:	1d6a      	adds	r2, r5, #5
 800b4cc:	0030      	movs	r0, r6
 800b4ce:	0092      	lsls	r2, r2, #2
 800b4d0:	f003 face 	bl	800ea70 <_calloc_r>
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	d009      	beq.n	800b4ec <_Balloc+0x40>
 800b4d8:	6044      	str	r4, [r0, #4]
 800b4da:	6085      	str	r5, [r0, #8]
 800b4dc:	e00a      	b.n	800b4f4 <_Balloc+0x48>
 800b4de:	2221      	movs	r2, #33	; 0x21
 800b4e0:	2104      	movs	r1, #4
 800b4e2:	f003 fac5 	bl	800ea70 <_calloc_r>
 800b4e6:	6470      	str	r0, [r6, #68]	; 0x44
 800b4e8:	2800      	cmp	r0, #0
 800b4ea:	d1e5      	bne.n	800b4b8 <_Balloc+0xc>
 800b4ec:	2000      	movs	r0, #0
 800b4ee:	bd70      	pop	{r4, r5, r6, pc}
 800b4f0:	6802      	ldr	r2, [r0, #0]
 800b4f2:	601a      	str	r2, [r3, #0]
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	6103      	str	r3, [r0, #16]
 800b4f8:	60c3      	str	r3, [r0, #12]
 800b4fa:	e7f8      	b.n	800b4ee <_Balloc+0x42>

0800b4fc <_Bfree>:
 800b4fc:	2900      	cmp	r1, #0
 800b4fe:	d006      	beq.n	800b50e <_Bfree+0x12>
 800b500:	684a      	ldr	r2, [r1, #4]
 800b502:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b504:	0092      	lsls	r2, r2, #2
 800b506:	189b      	adds	r3, r3, r2
 800b508:	681a      	ldr	r2, [r3, #0]
 800b50a:	600a      	str	r2, [r1, #0]
 800b50c:	6019      	str	r1, [r3, #0]
 800b50e:	4770      	bx	lr

0800b510 <__multadd>:
 800b510:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b512:	000e      	movs	r6, r1
 800b514:	9001      	str	r0, [sp, #4]
 800b516:	000c      	movs	r4, r1
 800b518:	001d      	movs	r5, r3
 800b51a:	2000      	movs	r0, #0
 800b51c:	690f      	ldr	r7, [r1, #16]
 800b51e:	3614      	adds	r6, #20
 800b520:	6833      	ldr	r3, [r6, #0]
 800b522:	3001      	adds	r0, #1
 800b524:	b299      	uxth	r1, r3
 800b526:	4351      	muls	r1, r2
 800b528:	0c1b      	lsrs	r3, r3, #16
 800b52a:	4353      	muls	r3, r2
 800b52c:	1949      	adds	r1, r1, r5
 800b52e:	0c0d      	lsrs	r5, r1, #16
 800b530:	195b      	adds	r3, r3, r5
 800b532:	0c1d      	lsrs	r5, r3, #16
 800b534:	b289      	uxth	r1, r1
 800b536:	041b      	lsls	r3, r3, #16
 800b538:	185b      	adds	r3, r3, r1
 800b53a:	c608      	stmia	r6!, {r3}
 800b53c:	4287      	cmp	r7, r0
 800b53e:	dcef      	bgt.n	800b520 <__multadd+0x10>
 800b540:	2d00      	cmp	r5, #0
 800b542:	d022      	beq.n	800b58a <__multadd+0x7a>
 800b544:	68a3      	ldr	r3, [r4, #8]
 800b546:	42bb      	cmp	r3, r7
 800b548:	dc19      	bgt.n	800b57e <__multadd+0x6e>
 800b54a:	6861      	ldr	r1, [r4, #4]
 800b54c:	9801      	ldr	r0, [sp, #4]
 800b54e:	3101      	adds	r1, #1
 800b550:	f7ff ffac 	bl	800b4ac <_Balloc>
 800b554:	1e06      	subs	r6, r0, #0
 800b556:	d105      	bne.n	800b564 <__multadd+0x54>
 800b558:	0032      	movs	r2, r6
 800b55a:	21ba      	movs	r1, #186	; 0xba
 800b55c:	4b0c      	ldr	r3, [pc, #48]	; (800b590 <__multadd+0x80>)
 800b55e:	480d      	ldr	r0, [pc, #52]	; (800b594 <__multadd+0x84>)
 800b560:	f003 fa68 	bl	800ea34 <__assert_func>
 800b564:	0021      	movs	r1, r4
 800b566:	6922      	ldr	r2, [r4, #16]
 800b568:	310c      	adds	r1, #12
 800b56a:	3202      	adds	r2, #2
 800b56c:	0092      	lsls	r2, r2, #2
 800b56e:	300c      	adds	r0, #12
 800b570:	f7ff fb01 	bl	800ab76 <memcpy>
 800b574:	0021      	movs	r1, r4
 800b576:	9801      	ldr	r0, [sp, #4]
 800b578:	f7ff ffc0 	bl	800b4fc <_Bfree>
 800b57c:	0034      	movs	r4, r6
 800b57e:	1d3b      	adds	r3, r7, #4
 800b580:	009b      	lsls	r3, r3, #2
 800b582:	18e3      	adds	r3, r4, r3
 800b584:	605d      	str	r5, [r3, #4]
 800b586:	1c7b      	adds	r3, r7, #1
 800b588:	6123      	str	r3, [r4, #16]
 800b58a:	0020      	movs	r0, r4
 800b58c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b58e:	46c0      	nop			; (mov r8, r8)
 800b590:	08012f31 	.word	0x08012f31
 800b594:	08012fa2 	.word	0x08012fa2

0800b598 <__s2b>:
 800b598:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b59a:	0006      	movs	r6, r0
 800b59c:	0018      	movs	r0, r3
 800b59e:	000c      	movs	r4, r1
 800b5a0:	3008      	adds	r0, #8
 800b5a2:	2109      	movs	r1, #9
 800b5a4:	9301      	str	r3, [sp, #4]
 800b5a6:	0015      	movs	r5, r2
 800b5a8:	f7f4 fe52 	bl	8000250 <__divsi3>
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	2100      	movs	r1, #0
 800b5b0:	4283      	cmp	r3, r0
 800b5b2:	db0a      	blt.n	800b5ca <__s2b+0x32>
 800b5b4:	0030      	movs	r0, r6
 800b5b6:	f7ff ff79 	bl	800b4ac <_Balloc>
 800b5ba:	1e01      	subs	r1, r0, #0
 800b5bc:	d108      	bne.n	800b5d0 <__s2b+0x38>
 800b5be:	000a      	movs	r2, r1
 800b5c0:	4b19      	ldr	r3, [pc, #100]	; (800b628 <__s2b+0x90>)
 800b5c2:	481a      	ldr	r0, [pc, #104]	; (800b62c <__s2b+0x94>)
 800b5c4:	31d3      	adds	r1, #211	; 0xd3
 800b5c6:	f003 fa35 	bl	800ea34 <__assert_func>
 800b5ca:	005b      	lsls	r3, r3, #1
 800b5cc:	3101      	adds	r1, #1
 800b5ce:	e7ef      	b.n	800b5b0 <__s2b+0x18>
 800b5d0:	9b08      	ldr	r3, [sp, #32]
 800b5d2:	6143      	str	r3, [r0, #20]
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	6103      	str	r3, [r0, #16]
 800b5d8:	2d09      	cmp	r5, #9
 800b5da:	dd18      	ble.n	800b60e <__s2b+0x76>
 800b5dc:	0023      	movs	r3, r4
 800b5de:	3309      	adds	r3, #9
 800b5e0:	001f      	movs	r7, r3
 800b5e2:	9300      	str	r3, [sp, #0]
 800b5e4:	1964      	adds	r4, r4, r5
 800b5e6:	783b      	ldrb	r3, [r7, #0]
 800b5e8:	220a      	movs	r2, #10
 800b5ea:	0030      	movs	r0, r6
 800b5ec:	3b30      	subs	r3, #48	; 0x30
 800b5ee:	f7ff ff8f 	bl	800b510 <__multadd>
 800b5f2:	3701      	adds	r7, #1
 800b5f4:	0001      	movs	r1, r0
 800b5f6:	42a7      	cmp	r7, r4
 800b5f8:	d1f5      	bne.n	800b5e6 <__s2b+0x4e>
 800b5fa:	002c      	movs	r4, r5
 800b5fc:	9b00      	ldr	r3, [sp, #0]
 800b5fe:	3c08      	subs	r4, #8
 800b600:	191c      	adds	r4, r3, r4
 800b602:	002f      	movs	r7, r5
 800b604:	9b01      	ldr	r3, [sp, #4]
 800b606:	429f      	cmp	r7, r3
 800b608:	db04      	blt.n	800b614 <__s2b+0x7c>
 800b60a:	0008      	movs	r0, r1
 800b60c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b60e:	2509      	movs	r5, #9
 800b610:	340a      	adds	r4, #10
 800b612:	e7f6      	b.n	800b602 <__s2b+0x6a>
 800b614:	1b63      	subs	r3, r4, r5
 800b616:	5ddb      	ldrb	r3, [r3, r7]
 800b618:	220a      	movs	r2, #10
 800b61a:	0030      	movs	r0, r6
 800b61c:	3b30      	subs	r3, #48	; 0x30
 800b61e:	f7ff ff77 	bl	800b510 <__multadd>
 800b622:	3701      	adds	r7, #1
 800b624:	0001      	movs	r1, r0
 800b626:	e7ed      	b.n	800b604 <__s2b+0x6c>
 800b628:	08012f31 	.word	0x08012f31
 800b62c:	08012fa2 	.word	0x08012fa2

0800b630 <__hi0bits>:
 800b630:	0003      	movs	r3, r0
 800b632:	0c02      	lsrs	r2, r0, #16
 800b634:	2000      	movs	r0, #0
 800b636:	4282      	cmp	r2, r0
 800b638:	d101      	bne.n	800b63e <__hi0bits+0xe>
 800b63a:	041b      	lsls	r3, r3, #16
 800b63c:	3010      	adds	r0, #16
 800b63e:	0e1a      	lsrs	r2, r3, #24
 800b640:	d101      	bne.n	800b646 <__hi0bits+0x16>
 800b642:	3008      	adds	r0, #8
 800b644:	021b      	lsls	r3, r3, #8
 800b646:	0f1a      	lsrs	r2, r3, #28
 800b648:	d101      	bne.n	800b64e <__hi0bits+0x1e>
 800b64a:	3004      	adds	r0, #4
 800b64c:	011b      	lsls	r3, r3, #4
 800b64e:	0f9a      	lsrs	r2, r3, #30
 800b650:	d101      	bne.n	800b656 <__hi0bits+0x26>
 800b652:	3002      	adds	r0, #2
 800b654:	009b      	lsls	r3, r3, #2
 800b656:	2b00      	cmp	r3, #0
 800b658:	db03      	blt.n	800b662 <__hi0bits+0x32>
 800b65a:	3001      	adds	r0, #1
 800b65c:	005b      	lsls	r3, r3, #1
 800b65e:	d400      	bmi.n	800b662 <__hi0bits+0x32>
 800b660:	2020      	movs	r0, #32
 800b662:	4770      	bx	lr

0800b664 <__lo0bits>:
 800b664:	6803      	ldr	r3, [r0, #0]
 800b666:	0001      	movs	r1, r0
 800b668:	2207      	movs	r2, #7
 800b66a:	0018      	movs	r0, r3
 800b66c:	4010      	ands	r0, r2
 800b66e:	4213      	tst	r3, r2
 800b670:	d00d      	beq.n	800b68e <__lo0bits+0x2a>
 800b672:	3a06      	subs	r2, #6
 800b674:	2000      	movs	r0, #0
 800b676:	4213      	tst	r3, r2
 800b678:	d105      	bne.n	800b686 <__lo0bits+0x22>
 800b67a:	3002      	adds	r0, #2
 800b67c:	4203      	tst	r3, r0
 800b67e:	d003      	beq.n	800b688 <__lo0bits+0x24>
 800b680:	40d3      	lsrs	r3, r2
 800b682:	0010      	movs	r0, r2
 800b684:	600b      	str	r3, [r1, #0]
 800b686:	4770      	bx	lr
 800b688:	089b      	lsrs	r3, r3, #2
 800b68a:	600b      	str	r3, [r1, #0]
 800b68c:	e7fb      	b.n	800b686 <__lo0bits+0x22>
 800b68e:	b29a      	uxth	r2, r3
 800b690:	2a00      	cmp	r2, #0
 800b692:	d101      	bne.n	800b698 <__lo0bits+0x34>
 800b694:	2010      	movs	r0, #16
 800b696:	0c1b      	lsrs	r3, r3, #16
 800b698:	b2da      	uxtb	r2, r3
 800b69a:	2a00      	cmp	r2, #0
 800b69c:	d101      	bne.n	800b6a2 <__lo0bits+0x3e>
 800b69e:	3008      	adds	r0, #8
 800b6a0:	0a1b      	lsrs	r3, r3, #8
 800b6a2:	071a      	lsls	r2, r3, #28
 800b6a4:	d101      	bne.n	800b6aa <__lo0bits+0x46>
 800b6a6:	3004      	adds	r0, #4
 800b6a8:	091b      	lsrs	r3, r3, #4
 800b6aa:	079a      	lsls	r2, r3, #30
 800b6ac:	d101      	bne.n	800b6b2 <__lo0bits+0x4e>
 800b6ae:	3002      	adds	r0, #2
 800b6b0:	089b      	lsrs	r3, r3, #2
 800b6b2:	07da      	lsls	r2, r3, #31
 800b6b4:	d4e9      	bmi.n	800b68a <__lo0bits+0x26>
 800b6b6:	3001      	adds	r0, #1
 800b6b8:	085b      	lsrs	r3, r3, #1
 800b6ba:	d1e6      	bne.n	800b68a <__lo0bits+0x26>
 800b6bc:	2020      	movs	r0, #32
 800b6be:	e7e2      	b.n	800b686 <__lo0bits+0x22>

0800b6c0 <__i2b>:
 800b6c0:	b510      	push	{r4, lr}
 800b6c2:	000c      	movs	r4, r1
 800b6c4:	2101      	movs	r1, #1
 800b6c6:	f7ff fef1 	bl	800b4ac <_Balloc>
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	d107      	bne.n	800b6de <__i2b+0x1e>
 800b6ce:	2146      	movs	r1, #70	; 0x46
 800b6d0:	4c05      	ldr	r4, [pc, #20]	; (800b6e8 <__i2b+0x28>)
 800b6d2:	0002      	movs	r2, r0
 800b6d4:	4b05      	ldr	r3, [pc, #20]	; (800b6ec <__i2b+0x2c>)
 800b6d6:	0020      	movs	r0, r4
 800b6d8:	31ff      	adds	r1, #255	; 0xff
 800b6da:	f003 f9ab 	bl	800ea34 <__assert_func>
 800b6de:	2301      	movs	r3, #1
 800b6e0:	6144      	str	r4, [r0, #20]
 800b6e2:	6103      	str	r3, [r0, #16]
 800b6e4:	bd10      	pop	{r4, pc}
 800b6e6:	46c0      	nop			; (mov r8, r8)
 800b6e8:	08012fa2 	.word	0x08012fa2
 800b6ec:	08012f31 	.word	0x08012f31

0800b6f0 <__multiply>:
 800b6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6f2:	0015      	movs	r5, r2
 800b6f4:	690a      	ldr	r2, [r1, #16]
 800b6f6:	692b      	ldr	r3, [r5, #16]
 800b6f8:	000c      	movs	r4, r1
 800b6fa:	b08b      	sub	sp, #44	; 0x2c
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	da01      	bge.n	800b704 <__multiply+0x14>
 800b700:	002c      	movs	r4, r5
 800b702:	000d      	movs	r5, r1
 800b704:	6927      	ldr	r7, [r4, #16]
 800b706:	692e      	ldr	r6, [r5, #16]
 800b708:	6861      	ldr	r1, [r4, #4]
 800b70a:	19bb      	adds	r3, r7, r6
 800b70c:	9303      	str	r3, [sp, #12]
 800b70e:	68a3      	ldr	r3, [r4, #8]
 800b710:	19ba      	adds	r2, r7, r6
 800b712:	4293      	cmp	r3, r2
 800b714:	da00      	bge.n	800b718 <__multiply+0x28>
 800b716:	3101      	adds	r1, #1
 800b718:	f7ff fec8 	bl	800b4ac <_Balloc>
 800b71c:	9002      	str	r0, [sp, #8]
 800b71e:	2800      	cmp	r0, #0
 800b720:	d106      	bne.n	800b730 <__multiply+0x40>
 800b722:	21b1      	movs	r1, #177	; 0xb1
 800b724:	4b48      	ldr	r3, [pc, #288]	; (800b848 <__multiply+0x158>)
 800b726:	4849      	ldr	r0, [pc, #292]	; (800b84c <__multiply+0x15c>)
 800b728:	9a02      	ldr	r2, [sp, #8]
 800b72a:	0049      	lsls	r1, r1, #1
 800b72c:	f003 f982 	bl	800ea34 <__assert_func>
 800b730:	9b02      	ldr	r3, [sp, #8]
 800b732:	2200      	movs	r2, #0
 800b734:	3314      	adds	r3, #20
 800b736:	469c      	mov	ip, r3
 800b738:	19bb      	adds	r3, r7, r6
 800b73a:	009b      	lsls	r3, r3, #2
 800b73c:	4463      	add	r3, ip
 800b73e:	9304      	str	r3, [sp, #16]
 800b740:	4663      	mov	r3, ip
 800b742:	9904      	ldr	r1, [sp, #16]
 800b744:	428b      	cmp	r3, r1
 800b746:	d32a      	bcc.n	800b79e <__multiply+0xae>
 800b748:	0023      	movs	r3, r4
 800b74a:	00bf      	lsls	r7, r7, #2
 800b74c:	3314      	adds	r3, #20
 800b74e:	3514      	adds	r5, #20
 800b750:	9308      	str	r3, [sp, #32]
 800b752:	00b6      	lsls	r6, r6, #2
 800b754:	19db      	adds	r3, r3, r7
 800b756:	9305      	str	r3, [sp, #20]
 800b758:	19ab      	adds	r3, r5, r6
 800b75a:	9309      	str	r3, [sp, #36]	; 0x24
 800b75c:	2304      	movs	r3, #4
 800b75e:	9306      	str	r3, [sp, #24]
 800b760:	0023      	movs	r3, r4
 800b762:	9a05      	ldr	r2, [sp, #20]
 800b764:	3315      	adds	r3, #21
 800b766:	9501      	str	r5, [sp, #4]
 800b768:	429a      	cmp	r2, r3
 800b76a:	d305      	bcc.n	800b778 <__multiply+0x88>
 800b76c:	1b13      	subs	r3, r2, r4
 800b76e:	3b15      	subs	r3, #21
 800b770:	089b      	lsrs	r3, r3, #2
 800b772:	3301      	adds	r3, #1
 800b774:	009b      	lsls	r3, r3, #2
 800b776:	9306      	str	r3, [sp, #24]
 800b778:	9b01      	ldr	r3, [sp, #4]
 800b77a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d310      	bcc.n	800b7a2 <__multiply+0xb2>
 800b780:	9b03      	ldr	r3, [sp, #12]
 800b782:	2b00      	cmp	r3, #0
 800b784:	dd05      	ble.n	800b792 <__multiply+0xa2>
 800b786:	9b04      	ldr	r3, [sp, #16]
 800b788:	3b04      	subs	r3, #4
 800b78a:	9304      	str	r3, [sp, #16]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d056      	beq.n	800b840 <__multiply+0x150>
 800b792:	9b02      	ldr	r3, [sp, #8]
 800b794:	9a03      	ldr	r2, [sp, #12]
 800b796:	0018      	movs	r0, r3
 800b798:	611a      	str	r2, [r3, #16]
 800b79a:	b00b      	add	sp, #44	; 0x2c
 800b79c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b79e:	c304      	stmia	r3!, {r2}
 800b7a0:	e7cf      	b.n	800b742 <__multiply+0x52>
 800b7a2:	9b01      	ldr	r3, [sp, #4]
 800b7a4:	6818      	ldr	r0, [r3, #0]
 800b7a6:	b280      	uxth	r0, r0
 800b7a8:	2800      	cmp	r0, #0
 800b7aa:	d01e      	beq.n	800b7ea <__multiply+0xfa>
 800b7ac:	4667      	mov	r7, ip
 800b7ae:	2500      	movs	r5, #0
 800b7b0:	9e08      	ldr	r6, [sp, #32]
 800b7b2:	ce02      	ldmia	r6!, {r1}
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	9307      	str	r3, [sp, #28]
 800b7b8:	b28b      	uxth	r3, r1
 800b7ba:	4343      	muls	r3, r0
 800b7bc:	001a      	movs	r2, r3
 800b7be:	466b      	mov	r3, sp
 800b7c0:	8b9b      	ldrh	r3, [r3, #28]
 800b7c2:	18d3      	adds	r3, r2, r3
 800b7c4:	195b      	adds	r3, r3, r5
 800b7c6:	0c0d      	lsrs	r5, r1, #16
 800b7c8:	4345      	muls	r5, r0
 800b7ca:	9a07      	ldr	r2, [sp, #28]
 800b7cc:	0c11      	lsrs	r1, r2, #16
 800b7ce:	1869      	adds	r1, r5, r1
 800b7d0:	0c1a      	lsrs	r2, r3, #16
 800b7d2:	188a      	adds	r2, r1, r2
 800b7d4:	b29b      	uxth	r3, r3
 800b7d6:	0c15      	lsrs	r5, r2, #16
 800b7d8:	0412      	lsls	r2, r2, #16
 800b7da:	431a      	orrs	r2, r3
 800b7dc:	9b05      	ldr	r3, [sp, #20]
 800b7de:	c704      	stmia	r7!, {r2}
 800b7e0:	42b3      	cmp	r3, r6
 800b7e2:	d8e6      	bhi.n	800b7b2 <__multiply+0xc2>
 800b7e4:	4663      	mov	r3, ip
 800b7e6:	9a06      	ldr	r2, [sp, #24]
 800b7e8:	509d      	str	r5, [r3, r2]
 800b7ea:	9b01      	ldr	r3, [sp, #4]
 800b7ec:	6818      	ldr	r0, [r3, #0]
 800b7ee:	0c00      	lsrs	r0, r0, #16
 800b7f0:	d020      	beq.n	800b834 <__multiply+0x144>
 800b7f2:	4663      	mov	r3, ip
 800b7f4:	0025      	movs	r5, r4
 800b7f6:	4661      	mov	r1, ip
 800b7f8:	2700      	movs	r7, #0
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	3514      	adds	r5, #20
 800b7fe:	682a      	ldr	r2, [r5, #0]
 800b800:	680e      	ldr	r6, [r1, #0]
 800b802:	b292      	uxth	r2, r2
 800b804:	4342      	muls	r2, r0
 800b806:	0c36      	lsrs	r6, r6, #16
 800b808:	1992      	adds	r2, r2, r6
 800b80a:	19d2      	adds	r2, r2, r7
 800b80c:	0416      	lsls	r6, r2, #16
 800b80e:	b29b      	uxth	r3, r3
 800b810:	431e      	orrs	r6, r3
 800b812:	600e      	str	r6, [r1, #0]
 800b814:	cd40      	ldmia	r5!, {r6}
 800b816:	684b      	ldr	r3, [r1, #4]
 800b818:	0c36      	lsrs	r6, r6, #16
 800b81a:	4346      	muls	r6, r0
 800b81c:	b29b      	uxth	r3, r3
 800b81e:	0c12      	lsrs	r2, r2, #16
 800b820:	18f3      	adds	r3, r6, r3
 800b822:	189b      	adds	r3, r3, r2
 800b824:	9a05      	ldr	r2, [sp, #20]
 800b826:	0c1f      	lsrs	r7, r3, #16
 800b828:	3104      	adds	r1, #4
 800b82a:	42aa      	cmp	r2, r5
 800b82c:	d8e7      	bhi.n	800b7fe <__multiply+0x10e>
 800b82e:	4662      	mov	r2, ip
 800b830:	9906      	ldr	r1, [sp, #24]
 800b832:	5053      	str	r3, [r2, r1]
 800b834:	9b01      	ldr	r3, [sp, #4]
 800b836:	3304      	adds	r3, #4
 800b838:	9301      	str	r3, [sp, #4]
 800b83a:	2304      	movs	r3, #4
 800b83c:	449c      	add	ip, r3
 800b83e:	e79b      	b.n	800b778 <__multiply+0x88>
 800b840:	9b03      	ldr	r3, [sp, #12]
 800b842:	3b01      	subs	r3, #1
 800b844:	9303      	str	r3, [sp, #12]
 800b846:	e79b      	b.n	800b780 <__multiply+0x90>
 800b848:	08012f31 	.word	0x08012f31
 800b84c:	08012fa2 	.word	0x08012fa2

0800b850 <__pow5mult>:
 800b850:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b852:	2303      	movs	r3, #3
 800b854:	0015      	movs	r5, r2
 800b856:	0007      	movs	r7, r0
 800b858:	000e      	movs	r6, r1
 800b85a:	401a      	ands	r2, r3
 800b85c:	421d      	tst	r5, r3
 800b85e:	d008      	beq.n	800b872 <__pow5mult+0x22>
 800b860:	491a      	ldr	r1, [pc, #104]	; (800b8cc <__pow5mult+0x7c>)
 800b862:	3a01      	subs	r2, #1
 800b864:	0092      	lsls	r2, r2, #2
 800b866:	5852      	ldr	r2, [r2, r1]
 800b868:	2300      	movs	r3, #0
 800b86a:	0031      	movs	r1, r6
 800b86c:	f7ff fe50 	bl	800b510 <__multadd>
 800b870:	0006      	movs	r6, r0
 800b872:	10ad      	asrs	r5, r5, #2
 800b874:	d027      	beq.n	800b8c6 <__pow5mult+0x76>
 800b876:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800b878:	2c00      	cmp	r4, #0
 800b87a:	d107      	bne.n	800b88c <__pow5mult+0x3c>
 800b87c:	0038      	movs	r0, r7
 800b87e:	4914      	ldr	r1, [pc, #80]	; (800b8d0 <__pow5mult+0x80>)
 800b880:	f7ff ff1e 	bl	800b6c0 <__i2b>
 800b884:	2300      	movs	r3, #0
 800b886:	0004      	movs	r4, r0
 800b888:	6438      	str	r0, [r7, #64]	; 0x40
 800b88a:	6003      	str	r3, [r0, #0]
 800b88c:	2301      	movs	r3, #1
 800b88e:	421d      	tst	r5, r3
 800b890:	d00a      	beq.n	800b8a8 <__pow5mult+0x58>
 800b892:	0031      	movs	r1, r6
 800b894:	0022      	movs	r2, r4
 800b896:	0038      	movs	r0, r7
 800b898:	f7ff ff2a 	bl	800b6f0 <__multiply>
 800b89c:	0031      	movs	r1, r6
 800b89e:	9001      	str	r0, [sp, #4]
 800b8a0:	0038      	movs	r0, r7
 800b8a2:	f7ff fe2b 	bl	800b4fc <_Bfree>
 800b8a6:	9e01      	ldr	r6, [sp, #4]
 800b8a8:	106d      	asrs	r5, r5, #1
 800b8aa:	d00c      	beq.n	800b8c6 <__pow5mult+0x76>
 800b8ac:	6820      	ldr	r0, [r4, #0]
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	d107      	bne.n	800b8c2 <__pow5mult+0x72>
 800b8b2:	0022      	movs	r2, r4
 800b8b4:	0021      	movs	r1, r4
 800b8b6:	0038      	movs	r0, r7
 800b8b8:	f7ff ff1a 	bl	800b6f0 <__multiply>
 800b8bc:	2300      	movs	r3, #0
 800b8be:	6020      	str	r0, [r4, #0]
 800b8c0:	6003      	str	r3, [r0, #0]
 800b8c2:	0004      	movs	r4, r0
 800b8c4:	e7e2      	b.n	800b88c <__pow5mult+0x3c>
 800b8c6:	0030      	movs	r0, r6
 800b8c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b8ca:	46c0      	nop			; (mov r8, r8)
 800b8cc:	080130f0 	.word	0x080130f0
 800b8d0:	00000271 	.word	0x00000271

0800b8d4 <__lshift>:
 800b8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8d6:	000c      	movs	r4, r1
 800b8d8:	0017      	movs	r7, r2
 800b8da:	6923      	ldr	r3, [r4, #16]
 800b8dc:	1155      	asrs	r5, r2, #5
 800b8de:	b087      	sub	sp, #28
 800b8e0:	18eb      	adds	r3, r5, r3
 800b8e2:	9302      	str	r3, [sp, #8]
 800b8e4:	3301      	adds	r3, #1
 800b8e6:	9301      	str	r3, [sp, #4]
 800b8e8:	6849      	ldr	r1, [r1, #4]
 800b8ea:	68a3      	ldr	r3, [r4, #8]
 800b8ec:	9004      	str	r0, [sp, #16]
 800b8ee:	9a01      	ldr	r2, [sp, #4]
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	db10      	blt.n	800b916 <__lshift+0x42>
 800b8f4:	9804      	ldr	r0, [sp, #16]
 800b8f6:	f7ff fdd9 	bl	800b4ac <_Balloc>
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	0002      	movs	r2, r0
 800b8fe:	0006      	movs	r6, r0
 800b900:	0019      	movs	r1, r3
 800b902:	3214      	adds	r2, #20
 800b904:	4298      	cmp	r0, r3
 800b906:	d10c      	bne.n	800b922 <__lshift+0x4e>
 800b908:	31df      	adds	r1, #223	; 0xdf
 800b90a:	0032      	movs	r2, r6
 800b90c:	4b26      	ldr	r3, [pc, #152]	; (800b9a8 <__lshift+0xd4>)
 800b90e:	4827      	ldr	r0, [pc, #156]	; (800b9ac <__lshift+0xd8>)
 800b910:	31ff      	adds	r1, #255	; 0xff
 800b912:	f003 f88f 	bl	800ea34 <__assert_func>
 800b916:	3101      	adds	r1, #1
 800b918:	005b      	lsls	r3, r3, #1
 800b91a:	e7e8      	b.n	800b8ee <__lshift+0x1a>
 800b91c:	0098      	lsls	r0, r3, #2
 800b91e:	5011      	str	r1, [r2, r0]
 800b920:	3301      	adds	r3, #1
 800b922:	42ab      	cmp	r3, r5
 800b924:	dbfa      	blt.n	800b91c <__lshift+0x48>
 800b926:	43eb      	mvns	r3, r5
 800b928:	17db      	asrs	r3, r3, #31
 800b92a:	401d      	ands	r5, r3
 800b92c:	211f      	movs	r1, #31
 800b92e:	0023      	movs	r3, r4
 800b930:	0038      	movs	r0, r7
 800b932:	00ad      	lsls	r5, r5, #2
 800b934:	1955      	adds	r5, r2, r5
 800b936:	6922      	ldr	r2, [r4, #16]
 800b938:	3314      	adds	r3, #20
 800b93a:	0092      	lsls	r2, r2, #2
 800b93c:	4008      	ands	r0, r1
 800b93e:	4684      	mov	ip, r0
 800b940:	189a      	adds	r2, r3, r2
 800b942:	420f      	tst	r7, r1
 800b944:	d02a      	beq.n	800b99c <__lshift+0xc8>
 800b946:	3101      	adds	r1, #1
 800b948:	1a09      	subs	r1, r1, r0
 800b94a:	9105      	str	r1, [sp, #20]
 800b94c:	2100      	movs	r1, #0
 800b94e:	9503      	str	r5, [sp, #12]
 800b950:	4667      	mov	r7, ip
 800b952:	6818      	ldr	r0, [r3, #0]
 800b954:	40b8      	lsls	r0, r7
 800b956:	4308      	orrs	r0, r1
 800b958:	9903      	ldr	r1, [sp, #12]
 800b95a:	c101      	stmia	r1!, {r0}
 800b95c:	9103      	str	r1, [sp, #12]
 800b95e:	9805      	ldr	r0, [sp, #20]
 800b960:	cb02      	ldmia	r3!, {r1}
 800b962:	40c1      	lsrs	r1, r0
 800b964:	429a      	cmp	r2, r3
 800b966:	d8f3      	bhi.n	800b950 <__lshift+0x7c>
 800b968:	0020      	movs	r0, r4
 800b96a:	3015      	adds	r0, #21
 800b96c:	2304      	movs	r3, #4
 800b96e:	4282      	cmp	r2, r0
 800b970:	d304      	bcc.n	800b97c <__lshift+0xa8>
 800b972:	1b13      	subs	r3, r2, r4
 800b974:	3b15      	subs	r3, #21
 800b976:	089b      	lsrs	r3, r3, #2
 800b978:	3301      	adds	r3, #1
 800b97a:	009b      	lsls	r3, r3, #2
 800b97c:	50e9      	str	r1, [r5, r3]
 800b97e:	2900      	cmp	r1, #0
 800b980:	d002      	beq.n	800b988 <__lshift+0xb4>
 800b982:	9b02      	ldr	r3, [sp, #8]
 800b984:	3302      	adds	r3, #2
 800b986:	9301      	str	r3, [sp, #4]
 800b988:	9b01      	ldr	r3, [sp, #4]
 800b98a:	9804      	ldr	r0, [sp, #16]
 800b98c:	3b01      	subs	r3, #1
 800b98e:	0021      	movs	r1, r4
 800b990:	6133      	str	r3, [r6, #16]
 800b992:	f7ff fdb3 	bl	800b4fc <_Bfree>
 800b996:	0030      	movs	r0, r6
 800b998:	b007      	add	sp, #28
 800b99a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b99c:	cb02      	ldmia	r3!, {r1}
 800b99e:	c502      	stmia	r5!, {r1}
 800b9a0:	429a      	cmp	r2, r3
 800b9a2:	d8fb      	bhi.n	800b99c <__lshift+0xc8>
 800b9a4:	e7f0      	b.n	800b988 <__lshift+0xb4>
 800b9a6:	46c0      	nop			; (mov r8, r8)
 800b9a8:	08012f31 	.word	0x08012f31
 800b9ac:	08012fa2 	.word	0x08012fa2

0800b9b0 <__mcmp>:
 800b9b0:	b530      	push	{r4, r5, lr}
 800b9b2:	690b      	ldr	r3, [r1, #16]
 800b9b4:	6904      	ldr	r4, [r0, #16]
 800b9b6:	0002      	movs	r2, r0
 800b9b8:	1ae0      	subs	r0, r4, r3
 800b9ba:	429c      	cmp	r4, r3
 800b9bc:	d10e      	bne.n	800b9dc <__mcmp+0x2c>
 800b9be:	3214      	adds	r2, #20
 800b9c0:	009b      	lsls	r3, r3, #2
 800b9c2:	3114      	adds	r1, #20
 800b9c4:	0014      	movs	r4, r2
 800b9c6:	18c9      	adds	r1, r1, r3
 800b9c8:	18d2      	adds	r2, r2, r3
 800b9ca:	3a04      	subs	r2, #4
 800b9cc:	3904      	subs	r1, #4
 800b9ce:	6815      	ldr	r5, [r2, #0]
 800b9d0:	680b      	ldr	r3, [r1, #0]
 800b9d2:	429d      	cmp	r5, r3
 800b9d4:	d003      	beq.n	800b9de <__mcmp+0x2e>
 800b9d6:	2001      	movs	r0, #1
 800b9d8:	429d      	cmp	r5, r3
 800b9da:	d303      	bcc.n	800b9e4 <__mcmp+0x34>
 800b9dc:	bd30      	pop	{r4, r5, pc}
 800b9de:	4294      	cmp	r4, r2
 800b9e0:	d3f3      	bcc.n	800b9ca <__mcmp+0x1a>
 800b9e2:	e7fb      	b.n	800b9dc <__mcmp+0x2c>
 800b9e4:	4240      	negs	r0, r0
 800b9e6:	e7f9      	b.n	800b9dc <__mcmp+0x2c>

0800b9e8 <__mdiff>:
 800b9e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9ea:	000e      	movs	r6, r1
 800b9ec:	0007      	movs	r7, r0
 800b9ee:	0011      	movs	r1, r2
 800b9f0:	0030      	movs	r0, r6
 800b9f2:	b087      	sub	sp, #28
 800b9f4:	0014      	movs	r4, r2
 800b9f6:	f7ff ffdb 	bl	800b9b0 <__mcmp>
 800b9fa:	1e05      	subs	r5, r0, #0
 800b9fc:	d110      	bne.n	800ba20 <__mdiff+0x38>
 800b9fe:	0001      	movs	r1, r0
 800ba00:	0038      	movs	r0, r7
 800ba02:	f7ff fd53 	bl	800b4ac <_Balloc>
 800ba06:	1e02      	subs	r2, r0, #0
 800ba08:	d104      	bne.n	800ba14 <__mdiff+0x2c>
 800ba0a:	4b3f      	ldr	r3, [pc, #252]	; (800bb08 <__mdiff+0x120>)
 800ba0c:	483f      	ldr	r0, [pc, #252]	; (800bb0c <__mdiff+0x124>)
 800ba0e:	4940      	ldr	r1, [pc, #256]	; (800bb10 <__mdiff+0x128>)
 800ba10:	f003 f810 	bl	800ea34 <__assert_func>
 800ba14:	2301      	movs	r3, #1
 800ba16:	6145      	str	r5, [r0, #20]
 800ba18:	6103      	str	r3, [r0, #16]
 800ba1a:	0010      	movs	r0, r2
 800ba1c:	b007      	add	sp, #28
 800ba1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba20:	2301      	movs	r3, #1
 800ba22:	9301      	str	r3, [sp, #4]
 800ba24:	2800      	cmp	r0, #0
 800ba26:	db04      	blt.n	800ba32 <__mdiff+0x4a>
 800ba28:	0023      	movs	r3, r4
 800ba2a:	0034      	movs	r4, r6
 800ba2c:	001e      	movs	r6, r3
 800ba2e:	2300      	movs	r3, #0
 800ba30:	9301      	str	r3, [sp, #4]
 800ba32:	0038      	movs	r0, r7
 800ba34:	6861      	ldr	r1, [r4, #4]
 800ba36:	f7ff fd39 	bl	800b4ac <_Balloc>
 800ba3a:	1e02      	subs	r2, r0, #0
 800ba3c:	d103      	bne.n	800ba46 <__mdiff+0x5e>
 800ba3e:	4b32      	ldr	r3, [pc, #200]	; (800bb08 <__mdiff+0x120>)
 800ba40:	4832      	ldr	r0, [pc, #200]	; (800bb0c <__mdiff+0x124>)
 800ba42:	4934      	ldr	r1, [pc, #208]	; (800bb14 <__mdiff+0x12c>)
 800ba44:	e7e4      	b.n	800ba10 <__mdiff+0x28>
 800ba46:	9b01      	ldr	r3, [sp, #4]
 800ba48:	2700      	movs	r7, #0
 800ba4a:	60c3      	str	r3, [r0, #12]
 800ba4c:	6920      	ldr	r0, [r4, #16]
 800ba4e:	3414      	adds	r4, #20
 800ba50:	0083      	lsls	r3, r0, #2
 800ba52:	18e3      	adds	r3, r4, r3
 800ba54:	0021      	movs	r1, r4
 800ba56:	9401      	str	r4, [sp, #4]
 800ba58:	0034      	movs	r4, r6
 800ba5a:	9302      	str	r3, [sp, #8]
 800ba5c:	6933      	ldr	r3, [r6, #16]
 800ba5e:	3414      	adds	r4, #20
 800ba60:	009b      	lsls	r3, r3, #2
 800ba62:	18e3      	adds	r3, r4, r3
 800ba64:	9303      	str	r3, [sp, #12]
 800ba66:	0013      	movs	r3, r2
 800ba68:	3314      	adds	r3, #20
 800ba6a:	469c      	mov	ip, r3
 800ba6c:	9305      	str	r3, [sp, #20]
 800ba6e:	9104      	str	r1, [sp, #16]
 800ba70:	9b04      	ldr	r3, [sp, #16]
 800ba72:	cc02      	ldmia	r4!, {r1}
 800ba74:	cb20      	ldmia	r3!, {r5}
 800ba76:	9304      	str	r3, [sp, #16]
 800ba78:	b2ab      	uxth	r3, r5
 800ba7a:	19df      	adds	r7, r3, r7
 800ba7c:	b28b      	uxth	r3, r1
 800ba7e:	1afb      	subs	r3, r7, r3
 800ba80:	0c09      	lsrs	r1, r1, #16
 800ba82:	0c2d      	lsrs	r5, r5, #16
 800ba84:	1a6d      	subs	r5, r5, r1
 800ba86:	1419      	asrs	r1, r3, #16
 800ba88:	1869      	adds	r1, r5, r1
 800ba8a:	b29b      	uxth	r3, r3
 800ba8c:	140f      	asrs	r7, r1, #16
 800ba8e:	0409      	lsls	r1, r1, #16
 800ba90:	4319      	orrs	r1, r3
 800ba92:	4663      	mov	r3, ip
 800ba94:	c302      	stmia	r3!, {r1}
 800ba96:	469c      	mov	ip, r3
 800ba98:	9b03      	ldr	r3, [sp, #12]
 800ba9a:	42a3      	cmp	r3, r4
 800ba9c:	d8e8      	bhi.n	800ba70 <__mdiff+0x88>
 800ba9e:	0031      	movs	r1, r6
 800baa0:	9c03      	ldr	r4, [sp, #12]
 800baa2:	3115      	adds	r1, #21
 800baa4:	2304      	movs	r3, #4
 800baa6:	428c      	cmp	r4, r1
 800baa8:	d304      	bcc.n	800bab4 <__mdiff+0xcc>
 800baaa:	1ba3      	subs	r3, r4, r6
 800baac:	3b15      	subs	r3, #21
 800baae:	089b      	lsrs	r3, r3, #2
 800bab0:	3301      	adds	r3, #1
 800bab2:	009b      	lsls	r3, r3, #2
 800bab4:	9901      	ldr	r1, [sp, #4]
 800bab6:	18cd      	adds	r5, r1, r3
 800bab8:	9905      	ldr	r1, [sp, #20]
 800baba:	002e      	movs	r6, r5
 800babc:	18cb      	adds	r3, r1, r3
 800babe:	469c      	mov	ip, r3
 800bac0:	9902      	ldr	r1, [sp, #8]
 800bac2:	428e      	cmp	r6, r1
 800bac4:	d310      	bcc.n	800bae8 <__mdiff+0x100>
 800bac6:	9e02      	ldr	r6, [sp, #8]
 800bac8:	1ee9      	subs	r1, r5, #3
 800baca:	2400      	movs	r4, #0
 800bacc:	428e      	cmp	r6, r1
 800bace:	d304      	bcc.n	800bada <__mdiff+0xf2>
 800bad0:	0031      	movs	r1, r6
 800bad2:	3103      	adds	r1, #3
 800bad4:	1b49      	subs	r1, r1, r5
 800bad6:	0889      	lsrs	r1, r1, #2
 800bad8:	008c      	lsls	r4, r1, #2
 800bada:	191b      	adds	r3, r3, r4
 800badc:	3b04      	subs	r3, #4
 800bade:	6819      	ldr	r1, [r3, #0]
 800bae0:	2900      	cmp	r1, #0
 800bae2:	d00f      	beq.n	800bb04 <__mdiff+0x11c>
 800bae4:	6110      	str	r0, [r2, #16]
 800bae6:	e798      	b.n	800ba1a <__mdiff+0x32>
 800bae8:	ce02      	ldmia	r6!, {r1}
 800baea:	b28c      	uxth	r4, r1
 800baec:	19e4      	adds	r4, r4, r7
 800baee:	0c0f      	lsrs	r7, r1, #16
 800baf0:	1421      	asrs	r1, r4, #16
 800baf2:	1879      	adds	r1, r7, r1
 800baf4:	b2a4      	uxth	r4, r4
 800baf6:	140f      	asrs	r7, r1, #16
 800baf8:	0409      	lsls	r1, r1, #16
 800bafa:	4321      	orrs	r1, r4
 800bafc:	4664      	mov	r4, ip
 800bafe:	c402      	stmia	r4!, {r1}
 800bb00:	46a4      	mov	ip, r4
 800bb02:	e7dd      	b.n	800bac0 <__mdiff+0xd8>
 800bb04:	3801      	subs	r0, #1
 800bb06:	e7e9      	b.n	800badc <__mdiff+0xf4>
 800bb08:	08012f31 	.word	0x08012f31
 800bb0c:	08012fa2 	.word	0x08012fa2
 800bb10:	00000237 	.word	0x00000237
 800bb14:	00000245 	.word	0x00000245

0800bb18 <__ulp>:
 800bb18:	2000      	movs	r0, #0
 800bb1a:	4b0b      	ldr	r3, [pc, #44]	; (800bb48 <__ulp+0x30>)
 800bb1c:	4019      	ands	r1, r3
 800bb1e:	4b0b      	ldr	r3, [pc, #44]	; (800bb4c <__ulp+0x34>)
 800bb20:	18c9      	adds	r1, r1, r3
 800bb22:	4281      	cmp	r1, r0
 800bb24:	dc06      	bgt.n	800bb34 <__ulp+0x1c>
 800bb26:	4249      	negs	r1, r1
 800bb28:	150b      	asrs	r3, r1, #20
 800bb2a:	2b13      	cmp	r3, #19
 800bb2c:	dc03      	bgt.n	800bb36 <__ulp+0x1e>
 800bb2e:	2180      	movs	r1, #128	; 0x80
 800bb30:	0309      	lsls	r1, r1, #12
 800bb32:	4119      	asrs	r1, r3
 800bb34:	4770      	bx	lr
 800bb36:	3b14      	subs	r3, #20
 800bb38:	2001      	movs	r0, #1
 800bb3a:	2b1e      	cmp	r3, #30
 800bb3c:	dc02      	bgt.n	800bb44 <__ulp+0x2c>
 800bb3e:	2080      	movs	r0, #128	; 0x80
 800bb40:	0600      	lsls	r0, r0, #24
 800bb42:	40d8      	lsrs	r0, r3
 800bb44:	2100      	movs	r1, #0
 800bb46:	e7f5      	b.n	800bb34 <__ulp+0x1c>
 800bb48:	7ff00000 	.word	0x7ff00000
 800bb4c:	fcc00000 	.word	0xfcc00000

0800bb50 <__b2d>:
 800bb50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb52:	0006      	movs	r6, r0
 800bb54:	6903      	ldr	r3, [r0, #16]
 800bb56:	3614      	adds	r6, #20
 800bb58:	009b      	lsls	r3, r3, #2
 800bb5a:	18f3      	adds	r3, r6, r3
 800bb5c:	1f1d      	subs	r5, r3, #4
 800bb5e:	682c      	ldr	r4, [r5, #0]
 800bb60:	000f      	movs	r7, r1
 800bb62:	0020      	movs	r0, r4
 800bb64:	9301      	str	r3, [sp, #4]
 800bb66:	f7ff fd63 	bl	800b630 <__hi0bits>
 800bb6a:	2220      	movs	r2, #32
 800bb6c:	1a12      	subs	r2, r2, r0
 800bb6e:	603a      	str	r2, [r7, #0]
 800bb70:	0003      	movs	r3, r0
 800bb72:	4a1c      	ldr	r2, [pc, #112]	; (800bbe4 <__b2d+0x94>)
 800bb74:	280a      	cmp	r0, #10
 800bb76:	dc15      	bgt.n	800bba4 <__b2d+0x54>
 800bb78:	210b      	movs	r1, #11
 800bb7a:	0027      	movs	r7, r4
 800bb7c:	1a09      	subs	r1, r1, r0
 800bb7e:	40cf      	lsrs	r7, r1
 800bb80:	433a      	orrs	r2, r7
 800bb82:	468c      	mov	ip, r1
 800bb84:	0011      	movs	r1, r2
 800bb86:	2200      	movs	r2, #0
 800bb88:	42ae      	cmp	r6, r5
 800bb8a:	d202      	bcs.n	800bb92 <__b2d+0x42>
 800bb8c:	9a01      	ldr	r2, [sp, #4]
 800bb8e:	3a08      	subs	r2, #8
 800bb90:	6812      	ldr	r2, [r2, #0]
 800bb92:	3315      	adds	r3, #21
 800bb94:	409c      	lsls	r4, r3
 800bb96:	4663      	mov	r3, ip
 800bb98:	0027      	movs	r7, r4
 800bb9a:	40da      	lsrs	r2, r3
 800bb9c:	4317      	orrs	r7, r2
 800bb9e:	0038      	movs	r0, r7
 800bba0:	b003      	add	sp, #12
 800bba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bba4:	2700      	movs	r7, #0
 800bba6:	42ae      	cmp	r6, r5
 800bba8:	d202      	bcs.n	800bbb0 <__b2d+0x60>
 800bbaa:	9d01      	ldr	r5, [sp, #4]
 800bbac:	3d08      	subs	r5, #8
 800bbae:	682f      	ldr	r7, [r5, #0]
 800bbb0:	210b      	movs	r1, #11
 800bbb2:	4249      	negs	r1, r1
 800bbb4:	468c      	mov	ip, r1
 800bbb6:	449c      	add	ip, r3
 800bbb8:	2b0b      	cmp	r3, #11
 800bbba:	d010      	beq.n	800bbde <__b2d+0x8e>
 800bbbc:	4661      	mov	r1, ip
 800bbbe:	2320      	movs	r3, #32
 800bbc0:	408c      	lsls	r4, r1
 800bbc2:	1a5b      	subs	r3, r3, r1
 800bbc4:	0039      	movs	r1, r7
 800bbc6:	40d9      	lsrs	r1, r3
 800bbc8:	430c      	orrs	r4, r1
 800bbca:	4322      	orrs	r2, r4
 800bbcc:	0011      	movs	r1, r2
 800bbce:	2200      	movs	r2, #0
 800bbd0:	42b5      	cmp	r5, r6
 800bbd2:	d901      	bls.n	800bbd8 <__b2d+0x88>
 800bbd4:	3d04      	subs	r5, #4
 800bbd6:	682a      	ldr	r2, [r5, #0]
 800bbd8:	4664      	mov	r4, ip
 800bbda:	40a7      	lsls	r7, r4
 800bbdc:	e7dd      	b.n	800bb9a <__b2d+0x4a>
 800bbde:	4322      	orrs	r2, r4
 800bbe0:	0011      	movs	r1, r2
 800bbe2:	e7dc      	b.n	800bb9e <__b2d+0x4e>
 800bbe4:	3ff00000 	.word	0x3ff00000

0800bbe8 <__d2b>:
 800bbe8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbea:	2101      	movs	r1, #1
 800bbec:	0014      	movs	r4, r2
 800bbee:	001d      	movs	r5, r3
 800bbf0:	9f08      	ldr	r7, [sp, #32]
 800bbf2:	f7ff fc5b 	bl	800b4ac <_Balloc>
 800bbf6:	1e06      	subs	r6, r0, #0
 800bbf8:	d105      	bne.n	800bc06 <__d2b+0x1e>
 800bbfa:	0032      	movs	r2, r6
 800bbfc:	4b24      	ldr	r3, [pc, #144]	; (800bc90 <__d2b+0xa8>)
 800bbfe:	4825      	ldr	r0, [pc, #148]	; (800bc94 <__d2b+0xac>)
 800bc00:	4925      	ldr	r1, [pc, #148]	; (800bc98 <__d2b+0xb0>)
 800bc02:	f002 ff17 	bl	800ea34 <__assert_func>
 800bc06:	032b      	lsls	r3, r5, #12
 800bc08:	006d      	lsls	r5, r5, #1
 800bc0a:	0b1b      	lsrs	r3, r3, #12
 800bc0c:	0d6d      	lsrs	r5, r5, #21
 800bc0e:	d125      	bne.n	800bc5c <__d2b+0x74>
 800bc10:	9301      	str	r3, [sp, #4]
 800bc12:	2c00      	cmp	r4, #0
 800bc14:	d028      	beq.n	800bc68 <__d2b+0x80>
 800bc16:	4668      	mov	r0, sp
 800bc18:	9400      	str	r4, [sp, #0]
 800bc1a:	f7ff fd23 	bl	800b664 <__lo0bits>
 800bc1e:	9b01      	ldr	r3, [sp, #4]
 800bc20:	9900      	ldr	r1, [sp, #0]
 800bc22:	2800      	cmp	r0, #0
 800bc24:	d01e      	beq.n	800bc64 <__d2b+0x7c>
 800bc26:	2220      	movs	r2, #32
 800bc28:	001c      	movs	r4, r3
 800bc2a:	1a12      	subs	r2, r2, r0
 800bc2c:	4094      	lsls	r4, r2
 800bc2e:	0022      	movs	r2, r4
 800bc30:	40c3      	lsrs	r3, r0
 800bc32:	430a      	orrs	r2, r1
 800bc34:	6172      	str	r2, [r6, #20]
 800bc36:	9301      	str	r3, [sp, #4]
 800bc38:	9c01      	ldr	r4, [sp, #4]
 800bc3a:	61b4      	str	r4, [r6, #24]
 800bc3c:	1e63      	subs	r3, r4, #1
 800bc3e:	419c      	sbcs	r4, r3
 800bc40:	3401      	adds	r4, #1
 800bc42:	6134      	str	r4, [r6, #16]
 800bc44:	2d00      	cmp	r5, #0
 800bc46:	d017      	beq.n	800bc78 <__d2b+0x90>
 800bc48:	2435      	movs	r4, #53	; 0x35
 800bc4a:	4b14      	ldr	r3, [pc, #80]	; (800bc9c <__d2b+0xb4>)
 800bc4c:	18ed      	adds	r5, r5, r3
 800bc4e:	182d      	adds	r5, r5, r0
 800bc50:	603d      	str	r5, [r7, #0]
 800bc52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc54:	1a24      	subs	r4, r4, r0
 800bc56:	601c      	str	r4, [r3, #0]
 800bc58:	0030      	movs	r0, r6
 800bc5a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc5c:	2280      	movs	r2, #128	; 0x80
 800bc5e:	0352      	lsls	r2, r2, #13
 800bc60:	4313      	orrs	r3, r2
 800bc62:	e7d5      	b.n	800bc10 <__d2b+0x28>
 800bc64:	6171      	str	r1, [r6, #20]
 800bc66:	e7e7      	b.n	800bc38 <__d2b+0x50>
 800bc68:	a801      	add	r0, sp, #4
 800bc6a:	f7ff fcfb 	bl	800b664 <__lo0bits>
 800bc6e:	9b01      	ldr	r3, [sp, #4]
 800bc70:	2401      	movs	r4, #1
 800bc72:	6173      	str	r3, [r6, #20]
 800bc74:	3020      	adds	r0, #32
 800bc76:	e7e4      	b.n	800bc42 <__d2b+0x5a>
 800bc78:	4b09      	ldr	r3, [pc, #36]	; (800bca0 <__d2b+0xb8>)
 800bc7a:	18c0      	adds	r0, r0, r3
 800bc7c:	4b09      	ldr	r3, [pc, #36]	; (800bca4 <__d2b+0xbc>)
 800bc7e:	6038      	str	r0, [r7, #0]
 800bc80:	18e3      	adds	r3, r4, r3
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	18f3      	adds	r3, r6, r3
 800bc86:	6958      	ldr	r0, [r3, #20]
 800bc88:	f7ff fcd2 	bl	800b630 <__hi0bits>
 800bc8c:	0164      	lsls	r4, r4, #5
 800bc8e:	e7e0      	b.n	800bc52 <__d2b+0x6a>
 800bc90:	08012f31 	.word	0x08012f31
 800bc94:	08012fa2 	.word	0x08012fa2
 800bc98:	0000030f 	.word	0x0000030f
 800bc9c:	fffffbcd 	.word	0xfffffbcd
 800bca0:	fffffbce 	.word	0xfffffbce
 800bca4:	3fffffff 	.word	0x3fffffff

0800bca8 <__ratio>:
 800bca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcaa:	b087      	sub	sp, #28
 800bcac:	000f      	movs	r7, r1
 800bcae:	a904      	add	r1, sp, #16
 800bcb0:	0006      	movs	r6, r0
 800bcb2:	f7ff ff4d 	bl	800bb50 <__b2d>
 800bcb6:	9000      	str	r0, [sp, #0]
 800bcb8:	9101      	str	r1, [sp, #4]
 800bcba:	9c00      	ldr	r4, [sp, #0]
 800bcbc:	9d01      	ldr	r5, [sp, #4]
 800bcbe:	0038      	movs	r0, r7
 800bcc0:	a905      	add	r1, sp, #20
 800bcc2:	f7ff ff45 	bl	800bb50 <__b2d>
 800bcc6:	9002      	str	r0, [sp, #8]
 800bcc8:	9103      	str	r1, [sp, #12]
 800bcca:	9a02      	ldr	r2, [sp, #8]
 800bccc:	9b03      	ldr	r3, [sp, #12]
 800bcce:	6930      	ldr	r0, [r6, #16]
 800bcd0:	6939      	ldr	r1, [r7, #16]
 800bcd2:	9e04      	ldr	r6, [sp, #16]
 800bcd4:	1a40      	subs	r0, r0, r1
 800bcd6:	9905      	ldr	r1, [sp, #20]
 800bcd8:	0140      	lsls	r0, r0, #5
 800bcda:	1a71      	subs	r1, r6, r1
 800bcdc:	1841      	adds	r1, r0, r1
 800bcde:	0508      	lsls	r0, r1, #20
 800bce0:	2900      	cmp	r1, #0
 800bce2:	dd07      	ble.n	800bcf4 <__ratio+0x4c>
 800bce4:	9901      	ldr	r1, [sp, #4]
 800bce6:	1845      	adds	r5, r0, r1
 800bce8:	0020      	movs	r0, r4
 800bcea:	0029      	movs	r1, r5
 800bcec:	f7f5 f8c4 	bl	8000e78 <__aeabi_ddiv>
 800bcf0:	b007      	add	sp, #28
 800bcf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcf4:	9903      	ldr	r1, [sp, #12]
 800bcf6:	1a0b      	subs	r3, r1, r0
 800bcf8:	e7f6      	b.n	800bce8 <__ratio+0x40>

0800bcfa <__copybits>:
 800bcfa:	b570      	push	{r4, r5, r6, lr}
 800bcfc:	0014      	movs	r4, r2
 800bcfe:	0005      	movs	r5, r0
 800bd00:	3901      	subs	r1, #1
 800bd02:	6913      	ldr	r3, [r2, #16]
 800bd04:	1149      	asrs	r1, r1, #5
 800bd06:	3101      	adds	r1, #1
 800bd08:	0089      	lsls	r1, r1, #2
 800bd0a:	3414      	adds	r4, #20
 800bd0c:	009b      	lsls	r3, r3, #2
 800bd0e:	1841      	adds	r1, r0, r1
 800bd10:	18e3      	adds	r3, r4, r3
 800bd12:	42a3      	cmp	r3, r4
 800bd14:	d80d      	bhi.n	800bd32 <__copybits+0x38>
 800bd16:	0014      	movs	r4, r2
 800bd18:	3411      	adds	r4, #17
 800bd1a:	2500      	movs	r5, #0
 800bd1c:	429c      	cmp	r4, r3
 800bd1e:	d803      	bhi.n	800bd28 <__copybits+0x2e>
 800bd20:	1a9b      	subs	r3, r3, r2
 800bd22:	3b11      	subs	r3, #17
 800bd24:	089b      	lsrs	r3, r3, #2
 800bd26:	009d      	lsls	r5, r3, #2
 800bd28:	2300      	movs	r3, #0
 800bd2a:	1940      	adds	r0, r0, r5
 800bd2c:	4281      	cmp	r1, r0
 800bd2e:	d803      	bhi.n	800bd38 <__copybits+0x3e>
 800bd30:	bd70      	pop	{r4, r5, r6, pc}
 800bd32:	cc40      	ldmia	r4!, {r6}
 800bd34:	c540      	stmia	r5!, {r6}
 800bd36:	e7ec      	b.n	800bd12 <__copybits+0x18>
 800bd38:	c008      	stmia	r0!, {r3}
 800bd3a:	e7f7      	b.n	800bd2c <__copybits+0x32>

0800bd3c <__any_on>:
 800bd3c:	0002      	movs	r2, r0
 800bd3e:	6900      	ldr	r0, [r0, #16]
 800bd40:	b510      	push	{r4, lr}
 800bd42:	3214      	adds	r2, #20
 800bd44:	114b      	asrs	r3, r1, #5
 800bd46:	4298      	cmp	r0, r3
 800bd48:	db13      	blt.n	800bd72 <__any_on+0x36>
 800bd4a:	dd0c      	ble.n	800bd66 <__any_on+0x2a>
 800bd4c:	241f      	movs	r4, #31
 800bd4e:	0008      	movs	r0, r1
 800bd50:	4020      	ands	r0, r4
 800bd52:	4221      	tst	r1, r4
 800bd54:	d007      	beq.n	800bd66 <__any_on+0x2a>
 800bd56:	0099      	lsls	r1, r3, #2
 800bd58:	588c      	ldr	r4, [r1, r2]
 800bd5a:	0021      	movs	r1, r4
 800bd5c:	40c1      	lsrs	r1, r0
 800bd5e:	4081      	lsls	r1, r0
 800bd60:	2001      	movs	r0, #1
 800bd62:	428c      	cmp	r4, r1
 800bd64:	d104      	bne.n	800bd70 <__any_on+0x34>
 800bd66:	009b      	lsls	r3, r3, #2
 800bd68:	18d3      	adds	r3, r2, r3
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d803      	bhi.n	800bd76 <__any_on+0x3a>
 800bd6e:	2000      	movs	r0, #0
 800bd70:	bd10      	pop	{r4, pc}
 800bd72:	0003      	movs	r3, r0
 800bd74:	e7f7      	b.n	800bd66 <__any_on+0x2a>
 800bd76:	3b04      	subs	r3, #4
 800bd78:	6819      	ldr	r1, [r3, #0]
 800bd7a:	2900      	cmp	r1, #0
 800bd7c:	d0f5      	beq.n	800bd6a <__any_on+0x2e>
 800bd7e:	2001      	movs	r0, #1
 800bd80:	e7f6      	b.n	800bd70 <__any_on+0x34>

0800bd82 <__ascii_wctomb>:
 800bd82:	0003      	movs	r3, r0
 800bd84:	1e08      	subs	r0, r1, #0
 800bd86:	d005      	beq.n	800bd94 <__ascii_wctomb+0x12>
 800bd88:	2aff      	cmp	r2, #255	; 0xff
 800bd8a:	d904      	bls.n	800bd96 <__ascii_wctomb+0x14>
 800bd8c:	228a      	movs	r2, #138	; 0x8a
 800bd8e:	2001      	movs	r0, #1
 800bd90:	601a      	str	r2, [r3, #0]
 800bd92:	4240      	negs	r0, r0
 800bd94:	4770      	bx	lr
 800bd96:	2001      	movs	r0, #1
 800bd98:	700a      	strb	r2, [r1, #0]
 800bd9a:	e7fb      	b.n	800bd94 <__ascii_wctomb+0x12>

0800bd9c <_svfprintf_r>:
 800bd9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd9e:	b0d9      	sub	sp, #356	; 0x164
 800bda0:	001c      	movs	r4, r3
 800bda2:	910b      	str	r1, [sp, #44]	; 0x2c
 800bda4:	9208      	str	r2, [sp, #32]
 800bda6:	900a      	str	r0, [sp, #40]	; 0x28
 800bda8:	f002 fdae 	bl	800e908 <_localeconv_r>
 800bdac:	6803      	ldr	r3, [r0, #0]
 800bdae:	0018      	movs	r0, r3
 800bdb0:	931c      	str	r3, [sp, #112]	; 0x70
 800bdb2:	f7f4 f9a7 	bl	8000104 <strlen>
 800bdb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdb8:	9016      	str	r0, [sp, #88]	; 0x58
 800bdba:	899b      	ldrh	r3, [r3, #12]
 800bdbc:	061b      	lsls	r3, r3, #24
 800bdbe:	d517      	bpl.n	800bdf0 <_svfprintf_r+0x54>
 800bdc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdc2:	691b      	ldr	r3, [r3, #16]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d113      	bne.n	800bdf0 <_svfprintf_r+0x54>
 800bdc8:	2140      	movs	r1, #64	; 0x40
 800bdca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bdcc:	f7fd fb6e 	bl	80094ac <_malloc_r>
 800bdd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdd2:	6018      	str	r0, [r3, #0]
 800bdd4:	6118      	str	r0, [r3, #16]
 800bdd6:	2800      	cmp	r0, #0
 800bdd8:	d107      	bne.n	800bdea <_svfprintf_r+0x4e>
 800bdda:	230c      	movs	r3, #12
 800bddc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bdde:	6013      	str	r3, [r2, #0]
 800bde0:	3b0d      	subs	r3, #13
 800bde2:	9317      	str	r3, [sp, #92]	; 0x5c
 800bde4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800bde6:	b059      	add	sp, #356	; 0x164
 800bde8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdea:	2340      	movs	r3, #64	; 0x40
 800bdec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bdee:	6153      	str	r3, [r2, #20]
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	932e      	str	r3, [sp, #184]	; 0xb8
 800bdf6:	932d      	str	r3, [sp, #180]	; 0xb4
 800bdf8:	930e      	str	r3, [sp, #56]	; 0x38
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	9214      	str	r2, [sp, #80]	; 0x50
 800bdfe:	9315      	str	r3, [sp, #84]	; 0x54
 800be00:	2300      	movs	r3, #0
 800be02:	af2f      	add	r7, sp, #188	; 0xbc
 800be04:	972c      	str	r7, [sp, #176]	; 0xb0
 800be06:	931f      	str	r3, [sp, #124]	; 0x7c
 800be08:	931e      	str	r3, [sp, #120]	; 0x78
 800be0a:	9312      	str	r3, [sp, #72]	; 0x48
 800be0c:	931b      	str	r3, [sp, #108]	; 0x6c
 800be0e:	931d      	str	r3, [sp, #116]	; 0x74
 800be10:	9317      	str	r3, [sp, #92]	; 0x5c
 800be12:	9d08      	ldr	r5, [sp, #32]
 800be14:	782b      	ldrb	r3, [r5, #0]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d002      	beq.n	800be20 <_svfprintf_r+0x84>
 800be1a:	2b25      	cmp	r3, #37	; 0x25
 800be1c:	d000      	beq.n	800be20 <_svfprintf_r+0x84>
 800be1e:	e091      	b.n	800bf44 <_svfprintf_r+0x1a8>
 800be20:	9b08      	ldr	r3, [sp, #32]
 800be22:	1aee      	subs	r6, r5, r3
 800be24:	429d      	cmp	r5, r3
 800be26:	d016      	beq.n	800be56 <_svfprintf_r+0xba>
 800be28:	603b      	str	r3, [r7, #0]
 800be2a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800be2c:	607e      	str	r6, [r7, #4]
 800be2e:	199b      	adds	r3, r3, r6
 800be30:	932e      	str	r3, [sp, #184]	; 0xb8
 800be32:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800be34:	3708      	adds	r7, #8
 800be36:	3301      	adds	r3, #1
 800be38:	932d      	str	r3, [sp, #180]	; 0xb4
 800be3a:	2b07      	cmp	r3, #7
 800be3c:	dd08      	ble.n	800be50 <_svfprintf_r+0xb4>
 800be3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800be40:	980a      	ldr	r0, [sp, #40]	; 0x28
 800be42:	aa2c      	add	r2, sp, #176	; 0xb0
 800be44:	f004 f8c0 	bl	800ffc8 <__ssprint_r>
 800be48:	2800      	cmp	r0, #0
 800be4a:	d000      	beq.n	800be4e <_svfprintf_r+0xb2>
 800be4c:	e1cf      	b.n	800c1ee <_svfprintf_r+0x452>
 800be4e:	af2f      	add	r7, sp, #188	; 0xbc
 800be50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be52:	199b      	adds	r3, r3, r6
 800be54:	9317      	str	r3, [sp, #92]	; 0x5c
 800be56:	782b      	ldrb	r3, [r5, #0]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d101      	bne.n	800be60 <_svfprintf_r+0xc4>
 800be5c:	f001 f99e 	bl	800d19c <_svfprintf_r+0x1400>
 800be60:	221b      	movs	r2, #27
 800be62:	2300      	movs	r3, #0
 800be64:	a91e      	add	r1, sp, #120	; 0x78
 800be66:	1852      	adds	r2, r2, r1
 800be68:	7013      	strb	r3, [r2, #0]
 800be6a:	2201      	movs	r2, #1
 800be6c:	001e      	movs	r6, r3
 800be6e:	4252      	negs	r2, r2
 800be70:	3501      	adds	r5, #1
 800be72:	9209      	str	r2, [sp, #36]	; 0x24
 800be74:	9318      	str	r3, [sp, #96]	; 0x60
 800be76:	1c6b      	adds	r3, r5, #1
 800be78:	9313      	str	r3, [sp, #76]	; 0x4c
 800be7a:	782b      	ldrb	r3, [r5, #0]
 800be7c:	930f      	str	r3, [sp, #60]	; 0x3c
 800be7e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800be80:	3820      	subs	r0, #32
 800be82:	285a      	cmp	r0, #90	; 0x5a
 800be84:	d901      	bls.n	800be8a <_svfprintf_r+0xee>
 800be86:	f000 fe20 	bl	800caca <_svfprintf_r+0xd2e>
 800be8a:	f7f4 f94d 	bl	8000128 <__gnu_thumb1_case_uhi>
 800be8e:	0078      	.short	0x0078
 800be90:	061e061e 	.word	0x061e061e
 800be94:	061e0082 	.word	0x061e0082
 800be98:	061e061e 	.word	0x061e061e
 800be9c:	061e005d 	.word	0x061e005d
 800bea0:	0084061e 	.word	0x0084061e
 800bea4:	061e008c 	.word	0x061e008c
 800bea8:	0091008a 	.word	0x0091008a
 800beac:	00b2061e 	.word	0x00b2061e
 800beb0:	00b400b4 	.word	0x00b400b4
 800beb4:	00b400b4 	.word	0x00b400b4
 800beb8:	00b400b4 	.word	0x00b400b4
 800bebc:	00b400b4 	.word	0x00b400b4
 800bec0:	061e00b4 	.word	0x061e00b4
 800bec4:	061e061e 	.word	0x061e061e
 800bec8:	061e061e 	.word	0x061e061e
 800becc:	061e061e 	.word	0x061e061e
 800bed0:	061e013b 	.word	0x061e013b
 800bed4:	00f400e0 	.word	0x00f400e0
 800bed8:	013b013b 	.word	0x013b013b
 800bedc:	061e013b 	.word	0x061e013b
 800bee0:	061e061e 	.word	0x061e061e
 800bee4:	00c7061e 	.word	0x00c7061e
 800bee8:	061e061e 	.word	0x061e061e
 800beec:	061e04c7 	.word	0x061e04c7
 800bef0:	061e061e 	.word	0x061e061e
 800bef4:	061e050a 	.word	0x061e050a
 800bef8:	061e052a 	.word	0x061e052a
 800befc:	055c061e 	.word	0x055c061e
 800bf00:	061e061e 	.word	0x061e061e
 800bf04:	061e061e 	.word	0x061e061e
 800bf08:	061e061e 	.word	0x061e061e
 800bf0c:	061e061e 	.word	0x061e061e
 800bf10:	061e013b 	.word	0x061e013b
 800bf14:	00f600e0 	.word	0x00f600e0
 800bf18:	013b013b 	.word	0x013b013b
 800bf1c:	00c9013b 	.word	0x00c9013b
 800bf20:	00dc00f6 	.word	0x00dc00f6
 800bf24:	00d5061e 	.word	0x00d5061e
 800bf28:	04a7061e 	.word	0x04a7061e
 800bf2c:	04fa04c9 	.word	0x04fa04c9
 800bf30:	061e00dc 	.word	0x061e00dc
 800bf34:	0080050a 	.word	0x0080050a
 800bf38:	061e052c 	.word	0x061e052c
 800bf3c:	057c061e 	.word	0x057c061e
 800bf40:	0080061e 	.word	0x0080061e
 800bf44:	3501      	adds	r5, #1
 800bf46:	e765      	b.n	800be14 <_svfprintf_r+0x78>
 800bf48:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf4a:	f002 fcdd 	bl	800e908 <_localeconv_r>
 800bf4e:	6843      	ldr	r3, [r0, #4]
 800bf50:	0018      	movs	r0, r3
 800bf52:	931d      	str	r3, [sp, #116]	; 0x74
 800bf54:	f7f4 f8d6 	bl	8000104 <strlen>
 800bf58:	901b      	str	r0, [sp, #108]	; 0x6c
 800bf5a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf5c:	f002 fcd4 	bl	800e908 <_localeconv_r>
 800bf60:	6883      	ldr	r3, [r0, #8]
 800bf62:	9312      	str	r3, [sp, #72]	; 0x48
 800bf64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d011      	beq.n	800bf8e <_svfprintf_r+0x1f2>
 800bf6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d00e      	beq.n	800bf8e <_svfprintf_r+0x1f2>
 800bf70:	781b      	ldrb	r3, [r3, #0]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d00b      	beq.n	800bf8e <_svfprintf_r+0x1f2>
 800bf76:	2380      	movs	r3, #128	; 0x80
 800bf78:	00db      	lsls	r3, r3, #3
 800bf7a:	431e      	orrs	r6, r3
 800bf7c:	e007      	b.n	800bf8e <_svfprintf_r+0x1f2>
 800bf7e:	231b      	movs	r3, #27
 800bf80:	aa1e      	add	r2, sp, #120	; 0x78
 800bf82:	189b      	adds	r3, r3, r2
 800bf84:	781a      	ldrb	r2, [r3, #0]
 800bf86:	2a00      	cmp	r2, #0
 800bf88:	d101      	bne.n	800bf8e <_svfprintf_r+0x1f2>
 800bf8a:	3220      	adds	r2, #32
 800bf8c:	701a      	strb	r2, [r3, #0]
 800bf8e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800bf90:	e771      	b.n	800be76 <_svfprintf_r+0xda>
 800bf92:	2301      	movs	r3, #1
 800bf94:	e7f1      	b.n	800bf7a <_svfprintf_r+0x1de>
 800bf96:	cc08      	ldmia	r4!, {r3}
 800bf98:	9318      	str	r3, [sp, #96]	; 0x60
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	daf7      	bge.n	800bf8e <_svfprintf_r+0x1f2>
 800bf9e:	425b      	negs	r3, r3
 800bfa0:	9318      	str	r3, [sp, #96]	; 0x60
 800bfa2:	2304      	movs	r3, #4
 800bfa4:	e7e9      	b.n	800bf7a <_svfprintf_r+0x1de>
 800bfa6:	231b      	movs	r3, #27
 800bfa8:	aa1e      	add	r2, sp, #120	; 0x78
 800bfaa:	189b      	adds	r3, r3, r2
 800bfac:	222b      	movs	r2, #43	; 0x2b
 800bfae:	e7ed      	b.n	800bf8c <_svfprintf_r+0x1f0>
 800bfb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bfb2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bfb4:	7812      	ldrb	r2, [r2, #0]
 800bfb6:	3301      	adds	r3, #1
 800bfb8:	920f      	str	r2, [sp, #60]	; 0x3c
 800bfba:	2a2a      	cmp	r2, #42	; 0x2a
 800bfbc:	d010      	beq.n	800bfe0 <_svfprintf_r+0x244>
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	9209      	str	r2, [sp, #36]	; 0x24
 800bfc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bfc4:	9313      	str	r3, [sp, #76]	; 0x4c
 800bfc6:	3a30      	subs	r2, #48	; 0x30
 800bfc8:	2a09      	cmp	r2, #9
 800bfca:	d900      	bls.n	800bfce <_svfprintf_r+0x232>
 800bfcc:	e757      	b.n	800be7e <_svfprintf_r+0xe2>
 800bfce:	200a      	movs	r0, #10
 800bfd0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bfd2:	4341      	muls	r1, r0
 800bfd4:	188a      	adds	r2, r1, r2
 800bfd6:	9209      	str	r2, [sp, #36]	; 0x24
 800bfd8:	781a      	ldrb	r2, [r3, #0]
 800bfda:	3301      	adds	r3, #1
 800bfdc:	920f      	str	r2, [sp, #60]	; 0x3c
 800bfde:	e7f0      	b.n	800bfc2 <_svfprintf_r+0x226>
 800bfe0:	cc04      	ldmia	r4!, {r2}
 800bfe2:	9209      	str	r2, [sp, #36]	; 0x24
 800bfe4:	2a00      	cmp	r2, #0
 800bfe6:	da02      	bge.n	800bfee <_svfprintf_r+0x252>
 800bfe8:	2201      	movs	r2, #1
 800bfea:	4252      	negs	r2, r2
 800bfec:	9209      	str	r2, [sp, #36]	; 0x24
 800bfee:	9313      	str	r3, [sp, #76]	; 0x4c
 800bff0:	e7cd      	b.n	800bf8e <_svfprintf_r+0x1f2>
 800bff2:	2380      	movs	r3, #128	; 0x80
 800bff4:	e7c1      	b.n	800bf7a <_svfprintf_r+0x1de>
 800bff6:	2200      	movs	r2, #0
 800bff8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bffa:	9218      	str	r2, [sp, #96]	; 0x60
 800bffc:	210a      	movs	r1, #10
 800bffe:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c000:	434a      	muls	r2, r1
 800c002:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c004:	3930      	subs	r1, #48	; 0x30
 800c006:	188a      	adds	r2, r1, r2
 800c008:	9218      	str	r2, [sp, #96]	; 0x60
 800c00a:	001a      	movs	r2, r3
 800c00c:	7812      	ldrb	r2, [r2, #0]
 800c00e:	3301      	adds	r3, #1
 800c010:	920f      	str	r2, [sp, #60]	; 0x3c
 800c012:	3a30      	subs	r2, #48	; 0x30
 800c014:	9313      	str	r3, [sp, #76]	; 0x4c
 800c016:	2a09      	cmp	r2, #9
 800c018:	d9f0      	bls.n	800bffc <_svfprintf_r+0x260>
 800c01a:	e730      	b.n	800be7e <_svfprintf_r+0xe2>
 800c01c:	2308      	movs	r3, #8
 800c01e:	e7ac      	b.n	800bf7a <_svfprintf_r+0x1de>
 800c020:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	2b68      	cmp	r3, #104	; 0x68
 800c026:	d105      	bne.n	800c034 <_svfprintf_r+0x298>
 800c028:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c02a:	3301      	adds	r3, #1
 800c02c:	9313      	str	r3, [sp, #76]	; 0x4c
 800c02e:	2380      	movs	r3, #128	; 0x80
 800c030:	009b      	lsls	r3, r3, #2
 800c032:	e7a2      	b.n	800bf7a <_svfprintf_r+0x1de>
 800c034:	2340      	movs	r3, #64	; 0x40
 800c036:	e7a0      	b.n	800bf7a <_svfprintf_r+0x1de>
 800c038:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	2b6c      	cmp	r3, #108	; 0x6c
 800c03e:	d104      	bne.n	800c04a <_svfprintf_r+0x2ae>
 800c040:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c042:	3301      	adds	r3, #1
 800c044:	9313      	str	r3, [sp, #76]	; 0x4c
 800c046:	2320      	movs	r3, #32
 800c048:	e797      	b.n	800bf7a <_svfprintf_r+0x1de>
 800c04a:	2310      	movs	r3, #16
 800c04c:	e795      	b.n	800bf7a <_svfprintf_r+0x1de>
 800c04e:	0021      	movs	r1, r4
 800c050:	c904      	ldmia	r1!, {r2}
 800c052:	ab3f      	add	r3, sp, #252	; 0xfc
 800c054:	910d      	str	r1, [sp, #52]	; 0x34
 800c056:	211b      	movs	r1, #27
 800c058:	701a      	strb	r2, [r3, #0]
 800c05a:	2200      	movs	r2, #0
 800c05c:	a81e      	add	r0, sp, #120	; 0x78
 800c05e:	1809      	adds	r1, r1, r0
 800c060:	700a      	strb	r2, [r1, #0]
 800c062:	920c      	str	r2, [sp, #48]	; 0x30
 800c064:	3201      	adds	r2, #1
 800c066:	9209      	str	r2, [sp, #36]	; 0x24
 800c068:	2200      	movs	r2, #0
 800c06a:	9308      	str	r3, [sp, #32]
 800c06c:	0015      	movs	r5, r2
 800c06e:	9219      	str	r2, [sp, #100]	; 0x64
 800c070:	9210      	str	r2, [sp, #64]	; 0x40
 800c072:	9211      	str	r2, [sp, #68]	; 0x44
 800c074:	e1f1      	b.n	800c45a <_svfprintf_r+0x6be>
 800c076:	2310      	movs	r3, #16
 800c078:	431e      	orrs	r6, r3
 800c07a:	06b3      	lsls	r3, r6, #26
 800c07c:	d531      	bpl.n	800c0e2 <_svfprintf_r+0x346>
 800c07e:	2307      	movs	r3, #7
 800c080:	3407      	adds	r4, #7
 800c082:	439c      	bics	r4, r3
 800c084:	0022      	movs	r2, r4
 800c086:	ca18      	ldmia	r2!, {r3, r4}
 800c088:	9306      	str	r3, [sp, #24]
 800c08a:	9407      	str	r4, [sp, #28]
 800c08c:	920d      	str	r2, [sp, #52]	; 0x34
 800c08e:	9a07      	ldr	r2, [sp, #28]
 800c090:	2301      	movs	r3, #1
 800c092:	2a00      	cmp	r2, #0
 800c094:	da0b      	bge.n	800c0ae <_svfprintf_r+0x312>
 800c096:	9c06      	ldr	r4, [sp, #24]
 800c098:	9d07      	ldr	r5, [sp, #28]
 800c09a:	2200      	movs	r2, #0
 800c09c:	4261      	negs	r1, r4
 800c09e:	41aa      	sbcs	r2, r5
 800c0a0:	9106      	str	r1, [sp, #24]
 800c0a2:	9207      	str	r2, [sp, #28]
 800c0a4:	221b      	movs	r2, #27
 800c0a6:	a91e      	add	r1, sp, #120	; 0x78
 800c0a8:	1852      	adds	r2, r2, r1
 800c0aa:	212d      	movs	r1, #45	; 0x2d
 800c0ac:	7011      	strb	r1, [r2, #0]
 800c0ae:	9907      	ldr	r1, [sp, #28]
 800c0b0:	9a06      	ldr	r2, [sp, #24]
 800c0b2:	430a      	orrs	r2, r1
 800c0b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c0b6:	3101      	adds	r1, #1
 800c0b8:	d101      	bne.n	800c0be <_svfprintf_r+0x322>
 800c0ba:	f001 f87b 	bl	800d1b4 <_svfprintf_r+0x1418>
 800c0be:	2180      	movs	r1, #128	; 0x80
 800c0c0:	0034      	movs	r4, r6
 800c0c2:	438c      	bics	r4, r1
 800c0c4:	2a00      	cmp	r2, #0
 800c0c6:	d001      	beq.n	800c0cc <_svfprintf_r+0x330>
 800c0c8:	f001 f879 	bl	800d1be <_svfprintf_r+0x1422>
 800c0cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0ce:	2a00      	cmp	r2, #0
 800c0d0:	d101      	bne.n	800c0d6 <_svfprintf_r+0x33a>
 800c0d2:	f000 fcef 	bl	800cab4 <_svfprintf_r+0xd18>
 800c0d6:	2b01      	cmp	r3, #1
 800c0d8:	d001      	beq.n	800c0de <_svfprintf_r+0x342>
 800c0da:	f001 f874 	bl	800d1c6 <_svfprintf_r+0x142a>
 800c0de:	f000 fc79 	bl	800c9d4 <_svfprintf_r+0xc38>
 800c0e2:	0022      	movs	r2, r4
 800c0e4:	ca08      	ldmia	r2!, {r3}
 800c0e6:	920d      	str	r2, [sp, #52]	; 0x34
 800c0e8:	06f2      	lsls	r2, r6, #27
 800c0ea:	d503      	bpl.n	800c0f4 <_svfprintf_r+0x358>
 800c0ec:	9306      	str	r3, [sp, #24]
 800c0ee:	17db      	asrs	r3, r3, #31
 800c0f0:	9307      	str	r3, [sp, #28]
 800c0f2:	e7cc      	b.n	800c08e <_svfprintf_r+0x2f2>
 800c0f4:	0672      	lsls	r2, r6, #25
 800c0f6:	d501      	bpl.n	800c0fc <_svfprintf_r+0x360>
 800c0f8:	b21b      	sxth	r3, r3
 800c0fa:	e7f7      	b.n	800c0ec <_svfprintf_r+0x350>
 800c0fc:	05b2      	lsls	r2, r6, #22
 800c0fe:	d5f5      	bpl.n	800c0ec <_svfprintf_r+0x350>
 800c100:	b25b      	sxtb	r3, r3
 800c102:	e7f3      	b.n	800c0ec <_svfprintf_r+0x350>
 800c104:	2307      	movs	r3, #7
 800c106:	3407      	adds	r4, #7
 800c108:	439c      	bics	r4, r3
 800c10a:	0022      	movs	r2, r4
 800c10c:	ca18      	ldmia	r2!, {r3, r4}
 800c10e:	920d      	str	r2, [sp, #52]	; 0x34
 800c110:	2201      	movs	r2, #1
 800c112:	9314      	str	r3, [sp, #80]	; 0x50
 800c114:	9415      	str	r4, [sp, #84]	; 0x54
 800c116:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c118:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800c11a:	005c      	lsls	r4, r3, #1
 800c11c:	0864      	lsrs	r4, r4, #1
 800c11e:	0028      	movs	r0, r5
 800c120:	0021      	movs	r1, r4
 800c122:	4b3e      	ldr	r3, [pc, #248]	; (800c21c <_svfprintf_r+0x480>)
 800c124:	4252      	negs	r2, r2
 800c126:	f7f6 f8e5 	bl	80022f4 <__aeabi_dcmpun>
 800c12a:	2800      	cmp	r0, #0
 800c12c:	d126      	bne.n	800c17c <_svfprintf_r+0x3e0>
 800c12e:	2201      	movs	r2, #1
 800c130:	0028      	movs	r0, r5
 800c132:	0021      	movs	r1, r4
 800c134:	4b39      	ldr	r3, [pc, #228]	; (800c21c <_svfprintf_r+0x480>)
 800c136:	4252      	negs	r2, r2
 800c138:	f7f4 f996 	bl	8000468 <__aeabi_dcmple>
 800c13c:	2800      	cmp	r0, #0
 800c13e:	d11d      	bne.n	800c17c <_svfprintf_r+0x3e0>
 800c140:	9814      	ldr	r0, [sp, #80]	; 0x50
 800c142:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c144:	2200      	movs	r2, #0
 800c146:	2300      	movs	r3, #0
 800c148:	f7f4 f984 	bl	8000454 <__aeabi_dcmplt>
 800c14c:	2800      	cmp	r0, #0
 800c14e:	d004      	beq.n	800c15a <_svfprintf_r+0x3be>
 800c150:	231b      	movs	r3, #27
 800c152:	aa1e      	add	r2, sp, #120	; 0x78
 800c154:	189b      	adds	r3, r3, r2
 800c156:	222d      	movs	r2, #45	; 0x2d
 800c158:	701a      	strb	r2, [r3, #0]
 800c15a:	4b31      	ldr	r3, [pc, #196]	; (800c220 <_svfprintf_r+0x484>)
 800c15c:	9308      	str	r3, [sp, #32]
 800c15e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c160:	2b47      	cmp	r3, #71	; 0x47
 800c162:	dd01      	ble.n	800c168 <_svfprintf_r+0x3cc>
 800c164:	4b2f      	ldr	r3, [pc, #188]	; (800c224 <_svfprintf_r+0x488>)
 800c166:	9308      	str	r3, [sp, #32]
 800c168:	2380      	movs	r3, #128	; 0x80
 800c16a:	439e      	bics	r6, r3
 800c16c:	2300      	movs	r3, #0
 800c16e:	930c      	str	r3, [sp, #48]	; 0x30
 800c170:	3303      	adds	r3, #3
 800c172:	9309      	str	r3, [sp, #36]	; 0x24
 800c174:	2300      	movs	r3, #0
 800c176:	9319      	str	r3, [sp, #100]	; 0x64
 800c178:	f000 fc78 	bl	800ca6c <_svfprintf_r+0xcd0>
 800c17c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c17e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c180:	0010      	movs	r0, r2
 800c182:	0019      	movs	r1, r3
 800c184:	f7f6 f8b6 	bl	80022f4 <__aeabi_dcmpun>
 800c188:	2800      	cmp	r0, #0
 800c18a:	d00e      	beq.n	800c1aa <_svfprintf_r+0x40e>
 800c18c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c18e:	2b00      	cmp	r3, #0
 800c190:	da04      	bge.n	800c19c <_svfprintf_r+0x400>
 800c192:	231b      	movs	r3, #27
 800c194:	aa1e      	add	r2, sp, #120	; 0x78
 800c196:	189b      	adds	r3, r3, r2
 800c198:	222d      	movs	r2, #45	; 0x2d
 800c19a:	701a      	strb	r2, [r3, #0]
 800c19c:	4b22      	ldr	r3, [pc, #136]	; (800c228 <_svfprintf_r+0x48c>)
 800c19e:	9308      	str	r3, [sp, #32]
 800c1a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1a2:	2b47      	cmp	r3, #71	; 0x47
 800c1a4:	dde0      	ble.n	800c168 <_svfprintf_r+0x3cc>
 800c1a6:	4b21      	ldr	r3, [pc, #132]	; (800c22c <_svfprintf_r+0x490>)
 800c1a8:	e7dd      	b.n	800c166 <_svfprintf_r+0x3ca>
 800c1aa:	2320      	movs	r3, #32
 800c1ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c1ae:	439a      	bics	r2, r3
 800c1b0:	9210      	str	r2, [sp, #64]	; 0x40
 800c1b2:	2a41      	cmp	r2, #65	; 0x41
 800c1b4:	d123      	bne.n	800c1fe <_svfprintf_r+0x462>
 800c1b6:	2230      	movs	r2, #48	; 0x30
 800c1b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c1ba:	ab25      	add	r3, sp, #148	; 0x94
 800c1bc:	701a      	strb	r2, [r3, #0]
 800c1be:	3248      	adds	r2, #72	; 0x48
 800c1c0:	2961      	cmp	r1, #97	; 0x61
 800c1c2:	d000      	beq.n	800c1c6 <_svfprintf_r+0x42a>
 800c1c4:	3a20      	subs	r2, #32
 800c1c6:	705a      	strb	r2, [r3, #1]
 800c1c8:	2302      	movs	r3, #2
 800c1ca:	431e      	orrs	r6, r3
 800c1cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1ce:	2b63      	cmp	r3, #99	; 0x63
 800c1d0:	dd2e      	ble.n	800c230 <_svfprintf_r+0x494>
 800c1d2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c1d4:	1c59      	adds	r1, r3, #1
 800c1d6:	f7fd f969 	bl	80094ac <_malloc_r>
 800c1da:	9008      	str	r0, [sp, #32]
 800c1dc:	2800      	cmp	r0, #0
 800c1de:	d000      	beq.n	800c1e2 <_svfprintf_r+0x446>
 800c1e0:	e216      	b.n	800c610 <_svfprintf_r+0x874>
 800c1e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1e4:	899a      	ldrh	r2, [r3, #12]
 800c1e6:	2340      	movs	r3, #64	; 0x40
 800c1e8:	4313      	orrs	r3, r2
 800c1ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c1ec:	8193      	strh	r3, [r2, #12]
 800c1ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1f0:	899b      	ldrh	r3, [r3, #12]
 800c1f2:	065b      	lsls	r3, r3, #25
 800c1f4:	d400      	bmi.n	800c1f8 <_svfprintf_r+0x45c>
 800c1f6:	e5f5      	b.n	800bde4 <_svfprintf_r+0x48>
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	425b      	negs	r3, r3
 800c1fc:	e5f1      	b.n	800bde2 <_svfprintf_r+0x46>
 800c1fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c200:	900c      	str	r0, [sp, #48]	; 0x30
 800c202:	3301      	adds	r3, #1
 800c204:	d100      	bne.n	800c208 <_svfprintf_r+0x46c>
 800c206:	e206      	b.n	800c616 <_svfprintf_r+0x87a>
 800c208:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c20a:	2b47      	cmp	r3, #71	; 0x47
 800c20c:	d114      	bne.n	800c238 <_svfprintf_r+0x49c>
 800c20e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c210:	2b00      	cmp	r3, #0
 800c212:	d111      	bne.n	800c238 <_svfprintf_r+0x49c>
 800c214:	3301      	adds	r3, #1
 800c216:	9309      	str	r3, [sp, #36]	; 0x24
 800c218:	e00e      	b.n	800c238 <_svfprintf_r+0x49c>
 800c21a:	46c0      	nop			; (mov r8, r8)
 800c21c:	7fefffff 	.word	0x7fefffff
 800c220:	080130fc 	.word	0x080130fc
 800c224:	08013100 	.word	0x08013100
 800c228:	08013104 	.word	0x08013104
 800c22c:	08013108 	.word	0x08013108
 800c230:	2300      	movs	r3, #0
 800c232:	930c      	str	r3, [sp, #48]	; 0x30
 800c234:	ab3f      	add	r3, sp, #252	; 0xfc
 800c236:	9308      	str	r3, [sp, #32]
 800c238:	2380      	movs	r3, #128	; 0x80
 800c23a:	005b      	lsls	r3, r3, #1
 800c23c:	4333      	orrs	r3, r6
 800c23e:	931a      	str	r3, [sp, #104]	; 0x68
 800c240:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c242:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800c244:	2b00      	cmp	r3, #0
 800c246:	db00      	blt.n	800c24a <_svfprintf_r+0x4ae>
 800c248:	e1e7      	b.n	800c61a <_svfprintf_r+0x87e>
 800c24a:	2280      	movs	r2, #128	; 0x80
 800c24c:	0612      	lsls	r2, r2, #24
 800c24e:	4694      	mov	ip, r2
 800c250:	4463      	add	r3, ip
 800c252:	930e      	str	r3, [sp, #56]	; 0x38
 800c254:	232d      	movs	r3, #45	; 0x2d
 800c256:	9322      	str	r3, [sp, #136]	; 0x88
 800c258:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c25a:	2b41      	cmp	r3, #65	; 0x41
 800c25c:	d000      	beq.n	800c260 <_svfprintf_r+0x4c4>
 800c25e:	e1f5      	b.n	800c64c <_svfprintf_r+0x8b0>
 800c260:	0028      	movs	r0, r5
 800c262:	aa26      	add	r2, sp, #152	; 0x98
 800c264:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c266:	f002 fb73 	bl	800e950 <frexp>
 800c26a:	23ff      	movs	r3, #255	; 0xff
 800c26c:	2200      	movs	r2, #0
 800c26e:	059b      	lsls	r3, r3, #22
 800c270:	f7f5 f9fc 	bl	800166c <__aeabi_dmul>
 800c274:	2200      	movs	r2, #0
 800c276:	2300      	movs	r3, #0
 800c278:	0004      	movs	r4, r0
 800c27a:	000d      	movs	r5, r1
 800c27c:	f7f4 f8e4 	bl	8000448 <__aeabi_dcmpeq>
 800c280:	2800      	cmp	r0, #0
 800c282:	d001      	beq.n	800c288 <_svfprintf_r+0x4ec>
 800c284:	2301      	movs	r3, #1
 800c286:	9326      	str	r3, [sp, #152]	; 0x98
 800c288:	4bda      	ldr	r3, [pc, #872]	; (800c5f4 <_svfprintf_r+0x858>)
 800c28a:	9319      	str	r3, [sp, #100]	; 0x64
 800c28c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c28e:	2b61      	cmp	r3, #97	; 0x61
 800c290:	d001      	beq.n	800c296 <_svfprintf_r+0x4fa>
 800c292:	4bd9      	ldr	r3, [pc, #868]	; (800c5f8 <_svfprintf_r+0x85c>)
 800c294:	9319      	str	r3, [sp, #100]	; 0x64
 800c296:	9b08      	ldr	r3, [sp, #32]
 800c298:	930e      	str	r3, [sp, #56]	; 0x38
 800c29a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c29c:	3b01      	subs	r3, #1
 800c29e:	9311      	str	r3, [sp, #68]	; 0x44
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	4bd6      	ldr	r3, [pc, #856]	; (800c5fc <_svfprintf_r+0x860>)
 800c2a4:	0020      	movs	r0, r4
 800c2a6:	0029      	movs	r1, r5
 800c2a8:	f7f5 f9e0 	bl	800166c <__aeabi_dmul>
 800c2ac:	000d      	movs	r5, r1
 800c2ae:	0004      	movs	r4, r0
 800c2b0:	f7f6 f83e 	bl	8002330 <__aeabi_d2iz>
 800c2b4:	9021      	str	r0, [sp, #132]	; 0x84
 800c2b6:	f7f6 f871 	bl	800239c <__aeabi_i2d>
 800c2ba:	0002      	movs	r2, r0
 800c2bc:	000b      	movs	r3, r1
 800c2be:	0020      	movs	r0, r4
 800c2c0:	0029      	movs	r1, r5
 800c2c2:	f7f5 fc95 	bl	8001bf0 <__aeabi_dsub>
 800c2c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c2c8:	000d      	movs	r5, r1
 800c2ca:	001a      	movs	r2, r3
 800c2cc:	3201      	adds	r2, #1
 800c2ce:	9921      	ldr	r1, [sp, #132]	; 0x84
 800c2d0:	920e      	str	r2, [sp, #56]	; 0x38
 800c2d2:	9223      	str	r2, [sp, #140]	; 0x8c
 800c2d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c2d6:	0004      	movs	r4, r0
 800c2d8:	5c52      	ldrb	r2, [r2, r1]
 800c2da:	701a      	strb	r2, [r3, #0]
 800c2dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c2de:	9320      	str	r3, [sp, #128]	; 0x80
 800c2e0:	3301      	adds	r3, #1
 800c2e2:	d00a      	beq.n	800c2fa <_svfprintf_r+0x55e>
 800c2e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	3b01      	subs	r3, #1
 800c2ea:	9311      	str	r3, [sp, #68]	; 0x44
 800c2ec:	0020      	movs	r0, r4
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	0029      	movs	r1, r5
 800c2f2:	f7f4 f8a9 	bl	8000448 <__aeabi_dcmpeq>
 800c2f6:	2800      	cmp	r0, #0
 800c2f8:	d0d2      	beq.n	800c2a0 <_svfprintf_r+0x504>
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	0020      	movs	r0, r4
 800c2fe:	0029      	movs	r1, r5
 800c300:	4bbf      	ldr	r3, [pc, #764]	; (800c600 <_svfprintf_r+0x864>)
 800c302:	f7f4 f8bb 	bl	800047c <__aeabi_dcmpgt>
 800c306:	2800      	cmp	r0, #0
 800c308:	d10c      	bne.n	800c324 <_svfprintf_r+0x588>
 800c30a:	2200      	movs	r2, #0
 800c30c:	0020      	movs	r0, r4
 800c30e:	0029      	movs	r1, r5
 800c310:	4bbb      	ldr	r3, [pc, #748]	; (800c600 <_svfprintf_r+0x864>)
 800c312:	f7f4 f899 	bl	8000448 <__aeabi_dcmpeq>
 800c316:	2800      	cmp	r0, #0
 800c318:	d100      	bne.n	800c31c <_svfprintf_r+0x580>
 800c31a:	e191      	b.n	800c640 <_svfprintf_r+0x8a4>
 800c31c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c31e:	07db      	lsls	r3, r3, #31
 800c320:	d400      	bmi.n	800c324 <_svfprintf_r+0x588>
 800c322:	e18d      	b.n	800c640 <_svfprintf_r+0x8a4>
 800c324:	2030      	movs	r0, #48	; 0x30
 800c326:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c328:	932a      	str	r3, [sp, #168]	; 0xa8
 800c32a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c32c:	7bdb      	ldrb	r3, [r3, #15]
 800c32e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800c330:	3a01      	subs	r2, #1
 800c332:	922a      	str	r2, [sp, #168]	; 0xa8
 800c334:	7811      	ldrb	r1, [r2, #0]
 800c336:	4299      	cmp	r1, r3
 800c338:	d100      	bne.n	800c33c <_svfprintf_r+0x5a0>
 800c33a:	e171      	b.n	800c620 <_svfprintf_r+0x884>
 800c33c:	1c4b      	adds	r3, r1, #1
 800c33e:	b2db      	uxtb	r3, r3
 800c340:	2939      	cmp	r1, #57	; 0x39
 800c342:	d101      	bne.n	800c348 <_svfprintf_r+0x5ac>
 800c344:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c346:	7a9b      	ldrb	r3, [r3, #10]
 800c348:	7013      	strb	r3, [r2, #0]
 800c34a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c34c:	9a08      	ldr	r2, [sp, #32]
 800c34e:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800c350:	1a9b      	subs	r3, r3, r2
 800c352:	930e      	str	r3, [sp, #56]	; 0x38
 800c354:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c356:	2b47      	cmp	r3, #71	; 0x47
 800c358:	d000      	beq.n	800c35c <_svfprintf_r+0x5c0>
 800c35a:	e1c4      	b.n	800c6e6 <_svfprintf_r+0x94a>
 800c35c:	1ceb      	adds	r3, r5, #3
 800c35e:	db03      	blt.n	800c368 <_svfprintf_r+0x5cc>
 800c360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c362:	42ab      	cmp	r3, r5
 800c364:	db00      	blt.n	800c368 <_svfprintf_r+0x5cc>
 800c366:	e1e6      	b.n	800c736 <_svfprintf_r+0x99a>
 800c368:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c36a:	3b02      	subs	r3, #2
 800c36c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c36e:	223c      	movs	r2, #60	; 0x3c
 800c370:	466b      	mov	r3, sp
 800c372:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c374:	189b      	adds	r3, r3, r2
 800c376:	1e6c      	subs	r4, r5, #1
 800c378:	3a1c      	subs	r2, #28
 800c37a:	2000      	movs	r0, #0
 800c37c:	781b      	ldrb	r3, [r3, #0]
 800c37e:	9426      	str	r4, [sp, #152]	; 0x98
 800c380:	4391      	bics	r1, r2
 800c382:	2941      	cmp	r1, #65	; 0x41
 800c384:	d102      	bne.n	800c38c <_svfprintf_r+0x5f0>
 800c386:	330f      	adds	r3, #15
 800c388:	b2db      	uxtb	r3, r3
 800c38a:	3001      	adds	r0, #1
 800c38c:	a928      	add	r1, sp, #160	; 0xa0
 800c38e:	700b      	strb	r3, [r1, #0]
 800c390:	232b      	movs	r3, #43	; 0x2b
 800c392:	2c00      	cmp	r4, #0
 800c394:	da02      	bge.n	800c39c <_svfprintf_r+0x600>
 800c396:	2401      	movs	r4, #1
 800c398:	3302      	adds	r3, #2
 800c39a:	1b64      	subs	r4, r4, r5
 800c39c:	704b      	strb	r3, [r1, #1]
 800c39e:	2c09      	cmp	r4, #9
 800c3a0:	dc00      	bgt.n	800c3a4 <_svfprintf_r+0x608>
 800c3a2:	e1ba      	b.n	800c71a <_svfprintf_r+0x97e>
 800c3a4:	2337      	movs	r3, #55	; 0x37
 800c3a6:	250a      	movs	r5, #10
 800c3a8:	aa1e      	add	r2, sp, #120	; 0x78
 800c3aa:	189b      	adds	r3, r3, r2
 800c3ac:	9310      	str	r3, [sp, #64]	; 0x40
 800c3ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c3b0:	0020      	movs	r0, r4
 800c3b2:	9309      	str	r3, [sp, #36]	; 0x24
 800c3b4:	0029      	movs	r1, r5
 800c3b6:	3b01      	subs	r3, #1
 800c3b8:	9310      	str	r3, [sp, #64]	; 0x40
 800c3ba:	f7f4 f82f 	bl	800041c <__aeabi_idivmod>
 800c3be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c3c0:	3130      	adds	r1, #48	; 0x30
 800c3c2:	7019      	strb	r1, [r3, #0]
 800c3c4:	0020      	movs	r0, r4
 800c3c6:	0029      	movs	r1, r5
 800c3c8:	9411      	str	r4, [sp, #68]	; 0x44
 800c3ca:	f7f3 ff41 	bl	8000250 <__divsi3>
 800c3ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c3d0:	0004      	movs	r4, r0
 800c3d2:	2b63      	cmp	r3, #99	; 0x63
 800c3d4:	dceb      	bgt.n	800c3ae <_svfprintf_r+0x612>
 800c3d6:	222a      	movs	r2, #42	; 0x2a
 800c3d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3da:	a81e      	add	r0, sp, #120	; 0x78
 800c3dc:	1e99      	subs	r1, r3, #2
 800c3de:	1812      	adds	r2, r2, r0
 800c3e0:	2037      	movs	r0, #55	; 0x37
 800c3e2:	000b      	movs	r3, r1
 800c3e4:	3430      	adds	r4, #48	; 0x30
 800c3e6:	700c      	strb	r4, [r1, #0]
 800c3e8:	ac1e      	add	r4, sp, #120	; 0x78
 800c3ea:	1900      	adds	r0, r0, r4
 800c3ec:	4283      	cmp	r3, r0
 800c3ee:	d200      	bcs.n	800c3f2 <_svfprintf_r+0x656>
 800c3f0:	e18e      	b.n	800c710 <_svfprintf_r+0x974>
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	4281      	cmp	r1, r0
 800c3f6:	d804      	bhi.n	800c402 <_svfprintf_r+0x666>
 800c3f8:	aa1e      	add	r2, sp, #120	; 0x78
 800c3fa:	3339      	adds	r3, #57	; 0x39
 800c3fc:	189b      	adds	r3, r3, r2
 800c3fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c400:	1a9b      	subs	r3, r3, r2
 800c402:	222a      	movs	r2, #42	; 0x2a
 800c404:	a91e      	add	r1, sp, #120	; 0x78
 800c406:	1852      	adds	r2, r2, r1
 800c408:	18d3      	adds	r3, r2, r3
 800c40a:	aa28      	add	r2, sp, #160	; 0xa0
 800c40c:	1a9b      	subs	r3, r3, r2
 800c40e:	931e      	str	r3, [sp, #120]	; 0x78
 800c410:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c412:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c414:	4694      	mov	ip, r2
 800c416:	4463      	add	r3, ip
 800c418:	9309      	str	r3, [sp, #36]	; 0x24
 800c41a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c41c:	2b01      	cmp	r3, #1
 800c41e:	dc01      	bgt.n	800c424 <_svfprintf_r+0x688>
 800c420:	07f3      	lsls	r3, r6, #31
 800c422:	d504      	bpl.n	800c42e <_svfprintf_r+0x692>
 800c424:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c428:	4694      	mov	ip, r2
 800c42a:	4463      	add	r3, ip
 800c42c:	9309      	str	r3, [sp, #36]	; 0x24
 800c42e:	2280      	movs	r2, #128	; 0x80
 800c430:	4b74      	ldr	r3, [pc, #464]	; (800c604 <_svfprintf_r+0x868>)
 800c432:	0052      	lsls	r2, r2, #1
 800c434:	4033      	ands	r3, r6
 800c436:	431a      	orrs	r2, r3
 800c438:	2300      	movs	r3, #0
 800c43a:	001d      	movs	r5, r3
 800c43c:	921a      	str	r2, [sp, #104]	; 0x68
 800c43e:	9310      	str	r3, [sp, #64]	; 0x40
 800c440:	9311      	str	r3, [sp, #68]	; 0x44
 800c442:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c444:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800c446:	9319      	str	r3, [sp, #100]	; 0x64
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d006      	beq.n	800c45a <_svfprintf_r+0x6be>
 800c44c:	231b      	movs	r3, #27
 800c44e:	aa1e      	add	r2, sp, #120	; 0x78
 800c450:	189b      	adds	r3, r3, r2
 800c452:	222d      	movs	r2, #45	; 0x2d
 800c454:	701a      	strb	r2, [r3, #0]
 800c456:	2300      	movs	r3, #0
 800c458:	9319      	str	r3, [sp, #100]	; 0x64
 800c45a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c45c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c45e:	931a      	str	r3, [sp, #104]	; 0x68
 800c460:	4293      	cmp	r3, r2
 800c462:	da00      	bge.n	800c466 <_svfprintf_r+0x6ca>
 800c464:	921a      	str	r2, [sp, #104]	; 0x68
 800c466:	231b      	movs	r3, #27
 800c468:	aa1e      	add	r2, sp, #120	; 0x78
 800c46a:	189b      	adds	r3, r3, r2
 800c46c:	781b      	ldrb	r3, [r3, #0]
 800c46e:	1e5a      	subs	r2, r3, #1
 800c470:	4193      	sbcs	r3, r2
 800c472:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c474:	18d3      	adds	r3, r2, r3
 800c476:	931a      	str	r3, [sp, #104]	; 0x68
 800c478:	0032      	movs	r2, r6
 800c47a:	2302      	movs	r3, #2
 800c47c:	401a      	ands	r2, r3
 800c47e:	9220      	str	r2, [sp, #128]	; 0x80
 800c480:	421e      	tst	r6, r3
 800c482:	d002      	beq.n	800c48a <_svfprintf_r+0x6ee>
 800c484:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c486:	3302      	adds	r3, #2
 800c488:	931a      	str	r3, [sp, #104]	; 0x68
 800c48a:	2384      	movs	r3, #132	; 0x84
 800c48c:	0032      	movs	r2, r6
 800c48e:	401a      	ands	r2, r3
 800c490:	9221      	str	r2, [sp, #132]	; 0x84
 800c492:	421e      	tst	r6, r3
 800c494:	d11f      	bne.n	800c4d6 <_svfprintf_r+0x73a>
 800c496:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c498:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c49a:	1a9c      	subs	r4, r3, r2
 800c49c:	2c00      	cmp	r4, #0
 800c49e:	dd1a      	ble.n	800c4d6 <_svfprintf_r+0x73a>
 800c4a0:	0039      	movs	r1, r7
 800c4a2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c4a4:	4858      	ldr	r0, [pc, #352]	; (800c608 <_svfprintf_r+0x86c>)
 800c4a6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800c4a8:	3301      	adds	r3, #1
 800c4aa:	3108      	adds	r1, #8
 800c4ac:	6038      	str	r0, [r7, #0]
 800c4ae:	2c10      	cmp	r4, #16
 800c4b0:	dd00      	ble.n	800c4b4 <_svfprintf_r+0x718>
 800c4b2:	e31c      	b.n	800caee <_svfprintf_r+0xd52>
 800c4b4:	607c      	str	r4, [r7, #4]
 800c4b6:	18a4      	adds	r4, r4, r2
 800c4b8:	000f      	movs	r7, r1
 800c4ba:	942e      	str	r4, [sp, #184]	; 0xb8
 800c4bc:	932d      	str	r3, [sp, #180]	; 0xb4
 800c4be:	2b07      	cmp	r3, #7
 800c4c0:	dd09      	ble.n	800c4d6 <_svfprintf_r+0x73a>
 800c4c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c4c4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c4c6:	aa2c      	add	r2, sp, #176	; 0xb0
 800c4c8:	f003 fd7e 	bl	800ffc8 <__ssprint_r>
 800c4cc:	2800      	cmp	r0, #0
 800c4ce:	d001      	beq.n	800c4d4 <_svfprintf_r+0x738>
 800c4d0:	f000 fe43 	bl	800d15a <_svfprintf_r+0x13be>
 800c4d4:	af2f      	add	r7, sp, #188	; 0xbc
 800c4d6:	221b      	movs	r2, #27
 800c4d8:	a91e      	add	r1, sp, #120	; 0x78
 800c4da:	1852      	adds	r2, r2, r1
 800c4dc:	7811      	ldrb	r1, [r2, #0]
 800c4de:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c4e0:	2900      	cmp	r1, #0
 800c4e2:	d014      	beq.n	800c50e <_svfprintf_r+0x772>
 800c4e4:	603a      	str	r2, [r7, #0]
 800c4e6:	2201      	movs	r2, #1
 800c4e8:	189b      	adds	r3, r3, r2
 800c4ea:	932e      	str	r3, [sp, #184]	; 0xb8
 800c4ec:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c4ee:	607a      	str	r2, [r7, #4]
 800c4f0:	189b      	adds	r3, r3, r2
 800c4f2:	932d      	str	r3, [sp, #180]	; 0xb4
 800c4f4:	3708      	adds	r7, #8
 800c4f6:	2b07      	cmp	r3, #7
 800c4f8:	dd09      	ble.n	800c50e <_svfprintf_r+0x772>
 800c4fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c4fc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c4fe:	aa2c      	add	r2, sp, #176	; 0xb0
 800c500:	f003 fd62 	bl	800ffc8 <__ssprint_r>
 800c504:	2800      	cmp	r0, #0
 800c506:	d001      	beq.n	800c50c <_svfprintf_r+0x770>
 800c508:	f000 fe27 	bl	800d15a <_svfprintf_r+0x13be>
 800c50c:	af2f      	add	r7, sp, #188	; 0xbc
 800c50e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c510:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c512:	2a00      	cmp	r2, #0
 800c514:	d015      	beq.n	800c542 <_svfprintf_r+0x7a6>
 800c516:	aa25      	add	r2, sp, #148	; 0x94
 800c518:	603a      	str	r2, [r7, #0]
 800c51a:	2202      	movs	r2, #2
 800c51c:	189b      	adds	r3, r3, r2
 800c51e:	932e      	str	r3, [sp, #184]	; 0xb8
 800c520:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c522:	607a      	str	r2, [r7, #4]
 800c524:	3301      	adds	r3, #1
 800c526:	932d      	str	r3, [sp, #180]	; 0xb4
 800c528:	3708      	adds	r7, #8
 800c52a:	2b07      	cmp	r3, #7
 800c52c:	dd09      	ble.n	800c542 <_svfprintf_r+0x7a6>
 800c52e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c530:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c532:	aa2c      	add	r2, sp, #176	; 0xb0
 800c534:	f003 fd48 	bl	800ffc8 <__ssprint_r>
 800c538:	2800      	cmp	r0, #0
 800c53a:	d001      	beq.n	800c540 <_svfprintf_r+0x7a4>
 800c53c:	f000 fe0d 	bl	800d15a <_svfprintf_r+0x13be>
 800c540:	af2f      	add	r7, sp, #188	; 0xbc
 800c542:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c544:	2b80      	cmp	r3, #128	; 0x80
 800c546:	d11f      	bne.n	800c588 <_svfprintf_r+0x7ec>
 800c548:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c54a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c54c:	1a9c      	subs	r4, r3, r2
 800c54e:	2c00      	cmp	r4, #0
 800c550:	dd1a      	ble.n	800c588 <_svfprintf_r+0x7ec>
 800c552:	0039      	movs	r1, r7
 800c554:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c556:	482d      	ldr	r0, [pc, #180]	; (800c60c <_svfprintf_r+0x870>)
 800c558:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800c55a:	3301      	adds	r3, #1
 800c55c:	3108      	adds	r1, #8
 800c55e:	6038      	str	r0, [r7, #0]
 800c560:	2c10      	cmp	r4, #16
 800c562:	dd00      	ble.n	800c566 <_svfprintf_r+0x7ca>
 800c564:	e2d6      	b.n	800cb14 <_svfprintf_r+0xd78>
 800c566:	607c      	str	r4, [r7, #4]
 800c568:	18a4      	adds	r4, r4, r2
 800c56a:	000f      	movs	r7, r1
 800c56c:	942e      	str	r4, [sp, #184]	; 0xb8
 800c56e:	932d      	str	r3, [sp, #180]	; 0xb4
 800c570:	2b07      	cmp	r3, #7
 800c572:	dd09      	ble.n	800c588 <_svfprintf_r+0x7ec>
 800c574:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c576:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c578:	aa2c      	add	r2, sp, #176	; 0xb0
 800c57a:	f003 fd25 	bl	800ffc8 <__ssprint_r>
 800c57e:	2800      	cmp	r0, #0
 800c580:	d001      	beq.n	800c586 <_svfprintf_r+0x7ea>
 800c582:	f000 fdea 	bl	800d15a <_svfprintf_r+0x13be>
 800c586:	af2f      	add	r7, sp, #188	; 0xbc
 800c588:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c58a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c58c:	1a9c      	subs	r4, r3, r2
 800c58e:	2c00      	cmp	r4, #0
 800c590:	dd1a      	ble.n	800c5c8 <_svfprintf_r+0x82c>
 800c592:	0039      	movs	r1, r7
 800c594:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c596:	481d      	ldr	r0, [pc, #116]	; (800c60c <_svfprintf_r+0x870>)
 800c598:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800c59a:	3301      	adds	r3, #1
 800c59c:	3108      	adds	r1, #8
 800c59e:	6038      	str	r0, [r7, #0]
 800c5a0:	2c10      	cmp	r4, #16
 800c5a2:	dd00      	ble.n	800c5a6 <_svfprintf_r+0x80a>
 800c5a4:	e2c9      	b.n	800cb3a <_svfprintf_r+0xd9e>
 800c5a6:	18a2      	adds	r2, r4, r2
 800c5a8:	607c      	str	r4, [r7, #4]
 800c5aa:	922e      	str	r2, [sp, #184]	; 0xb8
 800c5ac:	000f      	movs	r7, r1
 800c5ae:	932d      	str	r3, [sp, #180]	; 0xb4
 800c5b0:	2b07      	cmp	r3, #7
 800c5b2:	dd09      	ble.n	800c5c8 <_svfprintf_r+0x82c>
 800c5b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c5b6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c5b8:	aa2c      	add	r2, sp, #176	; 0xb0
 800c5ba:	f003 fd05 	bl	800ffc8 <__ssprint_r>
 800c5be:	2800      	cmp	r0, #0
 800c5c0:	d001      	beq.n	800c5c6 <_svfprintf_r+0x82a>
 800c5c2:	f000 fdca 	bl	800d15a <_svfprintf_r+0x13be>
 800c5c6:	af2f      	add	r7, sp, #188	; 0xbc
 800c5c8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c5ca:	9319      	str	r3, [sp, #100]	; 0x64
 800c5cc:	05f3      	lsls	r3, r6, #23
 800c5ce:	d500      	bpl.n	800c5d2 <_svfprintf_r+0x836>
 800c5d0:	e2ce      	b.n	800cb70 <_svfprintf_r+0xdd4>
 800c5d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5d4:	9b08      	ldr	r3, [sp, #32]
 800c5d6:	4694      	mov	ip, r2
 800c5d8:	603b      	str	r3, [r7, #0]
 800c5da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5dc:	607b      	str	r3, [r7, #4]
 800c5de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c5e0:	4463      	add	r3, ip
 800c5e2:	932e      	str	r3, [sp, #184]	; 0xb8
 800c5e4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c5e6:	3301      	adds	r3, #1
 800c5e8:	932d      	str	r3, [sp, #180]	; 0xb4
 800c5ea:	2b07      	cmp	r3, #7
 800c5ec:	dd00      	ble.n	800c5f0 <_svfprintf_r+0x854>
 800c5ee:	e3a3      	b.n	800cd38 <_svfprintf_r+0xf9c>
 800c5f0:	3708      	adds	r7, #8
 800c5f2:	e301      	b.n	800cbf8 <_svfprintf_r+0xe5c>
 800c5f4:	0801310c 	.word	0x0801310c
 800c5f8:	0801311d 	.word	0x0801311d
 800c5fc:	40300000 	.word	0x40300000
 800c600:	3fe00000 	.word	0x3fe00000
 800c604:	fffffbff 	.word	0xfffffbff
 800c608:	08013130 	.word	0x08013130
 800c60c:	08013140 	.word	0x08013140
 800c610:	9b08      	ldr	r3, [sp, #32]
 800c612:	930c      	str	r3, [sp, #48]	; 0x30
 800c614:	e610      	b.n	800c238 <_svfprintf_r+0x49c>
 800c616:	2306      	movs	r3, #6
 800c618:	e5fd      	b.n	800c216 <_svfprintf_r+0x47a>
 800c61a:	930e      	str	r3, [sp, #56]	; 0x38
 800c61c:	2300      	movs	r3, #0
 800c61e:	e61a      	b.n	800c256 <_svfprintf_r+0x4ba>
 800c620:	7010      	strb	r0, [r2, #0]
 800c622:	e684      	b.n	800c32e <_svfprintf_r+0x592>
 800c624:	7018      	strb	r0, [r3, #0]
 800c626:	3301      	adds	r3, #1
 800c628:	1aca      	subs	r2, r1, r3
 800c62a:	d5fb      	bpl.n	800c624 <_svfprintf_r+0x888>
 800c62c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c62e:	2300      	movs	r3, #0
 800c630:	3201      	adds	r2, #1
 800c632:	db01      	blt.n	800c638 <_svfprintf_r+0x89c>
 800c634:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c636:	3301      	adds	r3, #1
 800c638:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c63a:	18d3      	adds	r3, r2, r3
 800c63c:	9323      	str	r3, [sp, #140]	; 0x8c
 800c63e:	e684      	b.n	800c34a <_svfprintf_r+0x5ae>
 800c640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c642:	9920      	ldr	r1, [sp, #128]	; 0x80
 800c644:	2030      	movs	r0, #48	; 0x30
 800c646:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c648:	1851      	adds	r1, r2, r1
 800c64a:	e7ed      	b.n	800c628 <_svfprintf_r+0x88c>
 800c64c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c64e:	2303      	movs	r3, #3
 800c650:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800c652:	2a46      	cmp	r2, #70	; 0x46
 800c654:	d006      	beq.n	800c664 <_svfprintf_r+0x8c8>
 800c656:	0014      	movs	r4, r2
 800c658:	3c45      	subs	r4, #69	; 0x45
 800c65a:	4262      	negs	r2, r4
 800c65c:	4154      	adcs	r4, r2
 800c65e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c660:	3b01      	subs	r3, #1
 800c662:	1914      	adds	r4, r2, r4
 800c664:	aa2a      	add	r2, sp, #168	; 0xa8
 800c666:	9204      	str	r2, [sp, #16]
 800c668:	aa27      	add	r2, sp, #156	; 0x9c
 800c66a:	9203      	str	r2, [sp, #12]
 800c66c:	aa26      	add	r2, sp, #152	; 0x98
 800c66e:	9202      	str	r2, [sp, #8]
 800c670:	9300      	str	r3, [sp, #0]
 800c672:	002a      	movs	r2, r5
 800c674:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c676:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c678:	9401      	str	r4, [sp, #4]
 800c67a:	f002 fad7 	bl	800ec2c <_dtoa_r>
 800c67e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c680:	9008      	str	r0, [sp, #32]
 800c682:	2b47      	cmp	r3, #71	; 0x47
 800c684:	d103      	bne.n	800c68e <_svfprintf_r+0x8f2>
 800c686:	07f3      	lsls	r3, r6, #31
 800c688:	d401      	bmi.n	800c68e <_svfprintf_r+0x8f2>
 800c68a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800c68c:	e65e      	b.n	800c34c <_svfprintf_r+0x5b0>
 800c68e:	9b08      	ldr	r3, [sp, #32]
 800c690:	191b      	adds	r3, r3, r4
 800c692:	9311      	str	r3, [sp, #68]	; 0x44
 800c694:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c696:	2b46      	cmp	r3, #70	; 0x46
 800c698:	d112      	bne.n	800c6c0 <_svfprintf_r+0x924>
 800c69a:	9b08      	ldr	r3, [sp, #32]
 800c69c:	781b      	ldrb	r3, [r3, #0]
 800c69e:	2b30      	cmp	r3, #48	; 0x30
 800c6a0:	d10a      	bne.n	800c6b8 <_svfprintf_r+0x91c>
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	0028      	movs	r0, r5
 800c6a8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c6aa:	f7f3 fecd 	bl	8000448 <__aeabi_dcmpeq>
 800c6ae:	2800      	cmp	r0, #0
 800c6b0:	d102      	bne.n	800c6b8 <_svfprintf_r+0x91c>
 800c6b2:	2301      	movs	r3, #1
 800c6b4:	1b1b      	subs	r3, r3, r4
 800c6b6:	9326      	str	r3, [sp, #152]	; 0x98
 800c6b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c6ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c6bc:	18d3      	adds	r3, r2, r3
 800c6be:	9311      	str	r3, [sp, #68]	; 0x44
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	0028      	movs	r0, r5
 800c6c6:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c6c8:	f7f3 febe 	bl	8000448 <__aeabi_dcmpeq>
 800c6cc:	2800      	cmp	r0, #0
 800c6ce:	d001      	beq.n	800c6d4 <_svfprintf_r+0x938>
 800c6d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6d2:	932a      	str	r3, [sp, #168]	; 0xa8
 800c6d4:	2230      	movs	r2, #48	; 0x30
 800c6d6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800c6d8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c6da:	4299      	cmp	r1, r3
 800c6dc:	d9d5      	bls.n	800c68a <_svfprintf_r+0x8ee>
 800c6de:	1c59      	adds	r1, r3, #1
 800c6e0:	912a      	str	r1, [sp, #168]	; 0xa8
 800c6e2:	701a      	strb	r2, [r3, #0]
 800c6e4:	e7f7      	b.n	800c6d6 <_svfprintf_r+0x93a>
 800c6e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c6e8:	2b46      	cmp	r3, #70	; 0x46
 800c6ea:	d000      	beq.n	800c6ee <_svfprintf_r+0x952>
 800c6ec:	e63f      	b.n	800c36e <_svfprintf_r+0x5d2>
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	0033      	movs	r3, r6
 800c6f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c6f4:	4013      	ands	r3, r2
 800c6f6:	430b      	orrs	r3, r1
 800c6f8:	2d00      	cmp	r5, #0
 800c6fa:	dd2c      	ble.n	800c756 <_svfprintf_r+0x9ba>
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d046      	beq.n	800c78e <_svfprintf_r+0x9f2>
 800c700:	000a      	movs	r2, r1
 800c702:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c704:	18eb      	adds	r3, r5, r3
 800c706:	18d3      	adds	r3, r2, r3
 800c708:	9309      	str	r3, [sp, #36]	; 0x24
 800c70a:	2366      	movs	r3, #102	; 0x66
 800c70c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c70e:	e030      	b.n	800c772 <_svfprintf_r+0x9d6>
 800c710:	781c      	ldrb	r4, [r3, #0]
 800c712:	3301      	adds	r3, #1
 800c714:	7014      	strb	r4, [r2, #0]
 800c716:	3201      	adds	r2, #1
 800c718:	e668      	b.n	800c3ec <_svfprintf_r+0x650>
 800c71a:	222a      	movs	r2, #42	; 0x2a
 800c71c:	ab1e      	add	r3, sp, #120	; 0x78
 800c71e:	18d2      	adds	r2, r2, r3
 800c720:	2800      	cmp	r0, #0
 800c722:	d104      	bne.n	800c72e <_svfprintf_r+0x992>
 800c724:	2330      	movs	r3, #48	; 0x30
 800c726:	222b      	movs	r2, #43	; 0x2b
 800c728:	708b      	strb	r3, [r1, #2]
 800c72a:	ab1e      	add	r3, sp, #120	; 0x78
 800c72c:	18d2      	adds	r2, r2, r3
 800c72e:	3430      	adds	r4, #48	; 0x30
 800c730:	1c53      	adds	r3, r2, #1
 800c732:	7014      	strb	r4, [r2, #0]
 800c734:	e669      	b.n	800c40a <_svfprintf_r+0x66e>
 800c736:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c738:	42ab      	cmp	r3, r5
 800c73a:	dd12      	ble.n	800c762 <_svfprintf_r+0x9c6>
 800c73c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c73e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c740:	4694      	mov	ip, r2
 800c742:	4463      	add	r3, ip
 800c744:	9309      	str	r3, [sp, #36]	; 0x24
 800c746:	2367      	movs	r3, #103	; 0x67
 800c748:	930f      	str	r3, [sp, #60]	; 0x3c
 800c74a:	2d00      	cmp	r5, #0
 800c74c:	dc11      	bgt.n	800c772 <_svfprintf_r+0x9d6>
 800c74e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c750:	1b5b      	subs	r3, r3, r5
 800c752:	3301      	adds	r3, #1
 800c754:	e00c      	b.n	800c770 <_svfprintf_r+0x9d4>
 800c756:	2b00      	cmp	r3, #0
 800c758:	d01b      	beq.n	800c792 <_svfprintf_r+0x9f6>
 800c75a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c75c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c75e:	3301      	adds	r3, #1
 800c760:	e7d1      	b.n	800c706 <_svfprintf_r+0x96a>
 800c762:	2367      	movs	r3, #103	; 0x67
 800c764:	9509      	str	r5, [sp, #36]	; 0x24
 800c766:	930f      	str	r3, [sp, #60]	; 0x3c
 800c768:	07f3      	lsls	r3, r6, #31
 800c76a:	d502      	bpl.n	800c772 <_svfprintf_r+0x9d6>
 800c76c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c76e:	18eb      	adds	r3, r5, r3
 800c770:	9309      	str	r3, [sp, #36]	; 0x24
 800c772:	2380      	movs	r3, #128	; 0x80
 800c774:	0032      	movs	r2, r6
 800c776:	00db      	lsls	r3, r3, #3
 800c778:	401a      	ands	r2, r3
 800c77a:	9211      	str	r2, [sp, #68]	; 0x44
 800c77c:	2200      	movs	r2, #0
 800c77e:	9210      	str	r2, [sp, #64]	; 0x40
 800c780:	421e      	tst	r6, r3
 800c782:	d100      	bne.n	800c786 <_svfprintf_r+0x9ea>
 800c784:	e65d      	b.n	800c442 <_svfprintf_r+0x6a6>
 800c786:	4295      	cmp	r5, r2
 800c788:	dc25      	bgt.n	800c7d6 <_svfprintf_r+0xa3a>
 800c78a:	9211      	str	r2, [sp, #68]	; 0x44
 800c78c:	e659      	b.n	800c442 <_svfprintf_r+0x6a6>
 800c78e:	9509      	str	r5, [sp, #36]	; 0x24
 800c790:	e7bb      	b.n	800c70a <_svfprintf_r+0x96e>
 800c792:	2366      	movs	r3, #102	; 0x66
 800c794:	9209      	str	r2, [sp, #36]	; 0x24
 800c796:	930f      	str	r3, [sp, #60]	; 0x3c
 800c798:	e7eb      	b.n	800c772 <_svfprintf_r+0x9d6>
 800c79a:	42ab      	cmp	r3, r5
 800c79c:	da0e      	bge.n	800c7bc <_svfprintf_r+0xa20>
 800c79e:	1aed      	subs	r5, r5, r3
 800c7a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c7a2:	785b      	ldrb	r3, [r3, #1]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d012      	beq.n	800c7ce <_svfprintf_r+0xa32>
 800c7a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c7aa:	3301      	adds	r3, #1
 800c7ac:	9311      	str	r3, [sp, #68]	; 0x44
 800c7ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c7b0:	3301      	adds	r3, #1
 800c7b2:	9312      	str	r3, [sp, #72]	; 0x48
 800c7b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c7b6:	781b      	ldrb	r3, [r3, #0]
 800c7b8:	2bff      	cmp	r3, #255	; 0xff
 800c7ba:	d1ee      	bne.n	800c79a <_svfprintf_r+0x9fe>
 800c7bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c7be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c7c0:	189b      	adds	r3, r3, r2
 800c7c2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c7c4:	4353      	muls	r3, r2
 800c7c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7c8:	189b      	adds	r3, r3, r2
 800c7ca:	9309      	str	r3, [sp, #36]	; 0x24
 800c7cc:	e639      	b.n	800c442 <_svfprintf_r+0x6a6>
 800c7ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	9310      	str	r3, [sp, #64]	; 0x40
 800c7d4:	e7ee      	b.n	800c7b4 <_svfprintf_r+0xa18>
 800c7d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c7d8:	9311      	str	r3, [sp, #68]	; 0x44
 800c7da:	e7eb      	b.n	800c7b4 <_svfprintf_r+0xa18>
 800c7dc:	1d23      	adds	r3, r4, #4
 800c7de:	930d      	str	r3, [sp, #52]	; 0x34
 800c7e0:	06b3      	lsls	r3, r6, #26
 800c7e2:	d509      	bpl.n	800c7f8 <_svfprintf_r+0xa5c>
 800c7e4:	6823      	ldr	r3, [r4, #0]
 800c7e6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c7e8:	601a      	str	r2, [r3, #0]
 800c7ea:	17d2      	asrs	r2, r2, #31
 800c7ec:	605a      	str	r2, [r3, #4]
 800c7ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c7f0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800c7f2:	9308      	str	r3, [sp, #32]
 800c7f4:	f7ff fb0d 	bl	800be12 <_svfprintf_r+0x76>
 800c7f8:	06f3      	lsls	r3, r6, #27
 800c7fa:	d503      	bpl.n	800c804 <_svfprintf_r+0xa68>
 800c7fc:	6823      	ldr	r3, [r4, #0]
 800c7fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c800:	601a      	str	r2, [r3, #0]
 800c802:	e7f4      	b.n	800c7ee <_svfprintf_r+0xa52>
 800c804:	0673      	lsls	r3, r6, #25
 800c806:	d503      	bpl.n	800c810 <_svfprintf_r+0xa74>
 800c808:	6823      	ldr	r3, [r4, #0]
 800c80a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c80c:	801a      	strh	r2, [r3, #0]
 800c80e:	e7ee      	b.n	800c7ee <_svfprintf_r+0xa52>
 800c810:	05b6      	lsls	r6, r6, #22
 800c812:	d5f3      	bpl.n	800c7fc <_svfprintf_r+0xa60>
 800c814:	6823      	ldr	r3, [r4, #0]
 800c816:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c818:	701a      	strb	r2, [r3, #0]
 800c81a:	e7e8      	b.n	800c7ee <_svfprintf_r+0xa52>
 800c81c:	2310      	movs	r3, #16
 800c81e:	431e      	orrs	r6, r3
 800c820:	2320      	movs	r3, #32
 800c822:	0030      	movs	r0, r6
 800c824:	4018      	ands	r0, r3
 800c826:	421e      	tst	r6, r3
 800c828:	d00f      	beq.n	800c84a <_svfprintf_r+0xaae>
 800c82a:	3b19      	subs	r3, #25
 800c82c:	3407      	adds	r4, #7
 800c82e:	439c      	bics	r4, r3
 800c830:	0022      	movs	r2, r4
 800c832:	ca18      	ldmia	r2!, {r3, r4}
 800c834:	9306      	str	r3, [sp, #24]
 800c836:	9407      	str	r4, [sp, #28]
 800c838:	920d      	str	r2, [sp, #52]	; 0x34
 800c83a:	4bc9      	ldr	r3, [pc, #804]	; (800cb60 <_svfprintf_r+0xdc4>)
 800c83c:	401e      	ands	r6, r3
 800c83e:	2300      	movs	r3, #0
 800c840:	221b      	movs	r2, #27
 800c842:	a91e      	add	r1, sp, #120	; 0x78
 800c844:	1852      	adds	r2, r2, r1
 800c846:	2100      	movs	r1, #0
 800c848:	e430      	b.n	800c0ac <_svfprintf_r+0x310>
 800c84a:	0022      	movs	r2, r4
 800c84c:	ca08      	ldmia	r2!, {r3}
 800c84e:	0031      	movs	r1, r6
 800c850:	920d      	str	r2, [sp, #52]	; 0x34
 800c852:	2210      	movs	r2, #16
 800c854:	4011      	ands	r1, r2
 800c856:	4216      	tst	r6, r2
 800c858:	d002      	beq.n	800c860 <_svfprintf_r+0xac4>
 800c85a:	9306      	str	r3, [sp, #24]
 800c85c:	9007      	str	r0, [sp, #28]
 800c85e:	e7ec      	b.n	800c83a <_svfprintf_r+0xa9e>
 800c860:	2240      	movs	r2, #64	; 0x40
 800c862:	0030      	movs	r0, r6
 800c864:	4010      	ands	r0, r2
 800c866:	4216      	tst	r6, r2
 800c868:	d003      	beq.n	800c872 <_svfprintf_r+0xad6>
 800c86a:	b29b      	uxth	r3, r3
 800c86c:	9306      	str	r3, [sp, #24]
 800c86e:	9107      	str	r1, [sp, #28]
 800c870:	e7e3      	b.n	800c83a <_svfprintf_r+0xa9e>
 800c872:	2280      	movs	r2, #128	; 0x80
 800c874:	0031      	movs	r1, r6
 800c876:	0092      	lsls	r2, r2, #2
 800c878:	4011      	ands	r1, r2
 800c87a:	4216      	tst	r6, r2
 800c87c:	d0f6      	beq.n	800c86c <_svfprintf_r+0xad0>
 800c87e:	b2db      	uxtb	r3, r3
 800c880:	e7eb      	b.n	800c85a <_svfprintf_r+0xabe>
 800c882:	0023      	movs	r3, r4
 800c884:	cb04      	ldmia	r3!, {r2}
 800c886:	49b7      	ldr	r1, [pc, #732]	; (800cb64 <_svfprintf_r+0xdc8>)
 800c888:	9206      	str	r2, [sp, #24]
 800c88a:	aa25      	add	r2, sp, #148	; 0x94
 800c88c:	8011      	strh	r1, [r2, #0]
 800c88e:	4ab6      	ldr	r2, [pc, #728]	; (800cb68 <_svfprintf_r+0xdcc>)
 800c890:	930d      	str	r3, [sp, #52]	; 0x34
 800c892:	2300      	movs	r3, #0
 800c894:	921f      	str	r2, [sp, #124]	; 0x7c
 800c896:	2278      	movs	r2, #120	; 0x78
 800c898:	9307      	str	r3, [sp, #28]
 800c89a:	3302      	adds	r3, #2
 800c89c:	431e      	orrs	r6, r3
 800c89e:	920f      	str	r2, [sp, #60]	; 0x3c
 800c8a0:	e7ce      	b.n	800c840 <_svfprintf_r+0xaa4>
 800c8a2:	0023      	movs	r3, r4
 800c8a4:	cb04      	ldmia	r3!, {r2}
 800c8a6:	2400      	movs	r4, #0
 800c8a8:	930d      	str	r3, [sp, #52]	; 0x34
 800c8aa:	231b      	movs	r3, #27
 800c8ac:	9208      	str	r2, [sp, #32]
 800c8ae:	aa1e      	add	r2, sp, #120	; 0x78
 800c8b0:	189b      	adds	r3, r3, r2
 800c8b2:	701c      	strb	r4, [r3, #0]
 800c8b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8b6:	3301      	adds	r3, #1
 800c8b8:	d00e      	beq.n	800c8d8 <_svfprintf_r+0xb3c>
 800c8ba:	0021      	movs	r1, r4
 800c8bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8be:	9808      	ldr	r0, [sp, #32]
 800c8c0:	f002 f83a 	bl	800e938 <memchr>
 800c8c4:	900c      	str	r0, [sp, #48]	; 0x30
 800c8c6:	42a0      	cmp	r0, r4
 800c8c8:	d100      	bne.n	800c8cc <_svfprintf_r+0xb30>
 800c8ca:	e10d      	b.n	800cae8 <_svfprintf_r+0xd4c>
 800c8cc:	9a08      	ldr	r2, [sp, #32]
 800c8ce:	1a83      	subs	r3, r0, r2
 800c8d0:	9309      	str	r3, [sp, #36]	; 0x24
 800c8d2:	0023      	movs	r3, r4
 800c8d4:	940c      	str	r4, [sp, #48]	; 0x30
 800c8d6:	e44e      	b.n	800c176 <_svfprintf_r+0x3da>
 800c8d8:	9808      	ldr	r0, [sp, #32]
 800c8da:	f7f3 fc13 	bl	8000104 <strlen>
 800c8de:	9009      	str	r0, [sp, #36]	; 0x24
 800c8e0:	e7f7      	b.n	800c8d2 <_svfprintf_r+0xb36>
 800c8e2:	2310      	movs	r3, #16
 800c8e4:	431e      	orrs	r6, r3
 800c8e6:	2320      	movs	r3, #32
 800c8e8:	0030      	movs	r0, r6
 800c8ea:	4018      	ands	r0, r3
 800c8ec:	421e      	tst	r6, r3
 800c8ee:	d009      	beq.n	800c904 <_svfprintf_r+0xb68>
 800c8f0:	3b19      	subs	r3, #25
 800c8f2:	3407      	adds	r4, #7
 800c8f4:	439c      	bics	r4, r3
 800c8f6:	0022      	movs	r2, r4
 800c8f8:	ca18      	ldmia	r2!, {r3, r4}
 800c8fa:	9306      	str	r3, [sp, #24]
 800c8fc:	9407      	str	r4, [sp, #28]
 800c8fe:	920d      	str	r2, [sp, #52]	; 0x34
 800c900:	2301      	movs	r3, #1
 800c902:	e79d      	b.n	800c840 <_svfprintf_r+0xaa4>
 800c904:	0023      	movs	r3, r4
 800c906:	cb04      	ldmia	r3!, {r2}
 800c908:	0031      	movs	r1, r6
 800c90a:	930d      	str	r3, [sp, #52]	; 0x34
 800c90c:	2310      	movs	r3, #16
 800c90e:	4019      	ands	r1, r3
 800c910:	421e      	tst	r6, r3
 800c912:	d003      	beq.n	800c91c <_svfprintf_r+0xb80>
 800c914:	9206      	str	r2, [sp, #24]
 800c916:	9007      	str	r0, [sp, #28]
 800c918:	3b0f      	subs	r3, #15
 800c91a:	e791      	b.n	800c840 <_svfprintf_r+0xaa4>
 800c91c:	2340      	movs	r3, #64	; 0x40
 800c91e:	0030      	movs	r0, r6
 800c920:	4018      	ands	r0, r3
 800c922:	421e      	tst	r6, r3
 800c924:	d003      	beq.n	800c92e <_svfprintf_r+0xb92>
 800c926:	b293      	uxth	r3, r2
 800c928:	9306      	str	r3, [sp, #24]
 800c92a:	9107      	str	r1, [sp, #28]
 800c92c:	e7e8      	b.n	800c900 <_svfprintf_r+0xb64>
 800c92e:	2380      	movs	r3, #128	; 0x80
 800c930:	0031      	movs	r1, r6
 800c932:	009b      	lsls	r3, r3, #2
 800c934:	4019      	ands	r1, r3
 800c936:	421e      	tst	r6, r3
 800c938:	d003      	beq.n	800c942 <_svfprintf_r+0xba6>
 800c93a:	b2d3      	uxtb	r3, r2
 800c93c:	9306      	str	r3, [sp, #24]
 800c93e:	9007      	str	r0, [sp, #28]
 800c940:	e7de      	b.n	800c900 <_svfprintf_r+0xb64>
 800c942:	9206      	str	r2, [sp, #24]
 800c944:	e7f1      	b.n	800c92a <_svfprintf_r+0xb8e>
 800c946:	4b89      	ldr	r3, [pc, #548]	; (800cb6c <_svfprintf_r+0xdd0>)
 800c948:	0030      	movs	r0, r6
 800c94a:	931f      	str	r3, [sp, #124]	; 0x7c
 800c94c:	2320      	movs	r3, #32
 800c94e:	4018      	ands	r0, r3
 800c950:	421e      	tst	r6, r3
 800c952:	d01a      	beq.n	800c98a <_svfprintf_r+0xbee>
 800c954:	3b19      	subs	r3, #25
 800c956:	3407      	adds	r4, #7
 800c958:	439c      	bics	r4, r3
 800c95a:	0022      	movs	r2, r4
 800c95c:	ca18      	ldmia	r2!, {r3, r4}
 800c95e:	9306      	str	r3, [sp, #24]
 800c960:	9407      	str	r4, [sp, #28]
 800c962:	920d      	str	r2, [sp, #52]	; 0x34
 800c964:	07f3      	lsls	r3, r6, #31
 800c966:	d50a      	bpl.n	800c97e <_svfprintf_r+0xbe2>
 800c968:	9b06      	ldr	r3, [sp, #24]
 800c96a:	9a07      	ldr	r2, [sp, #28]
 800c96c:	4313      	orrs	r3, r2
 800c96e:	d006      	beq.n	800c97e <_svfprintf_r+0xbe2>
 800c970:	2230      	movs	r2, #48	; 0x30
 800c972:	ab25      	add	r3, sp, #148	; 0x94
 800c974:	701a      	strb	r2, [r3, #0]
 800c976:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c978:	705a      	strb	r2, [r3, #1]
 800c97a:	2302      	movs	r3, #2
 800c97c:	431e      	orrs	r6, r3
 800c97e:	4b78      	ldr	r3, [pc, #480]	; (800cb60 <_svfprintf_r+0xdc4>)
 800c980:	401e      	ands	r6, r3
 800c982:	2302      	movs	r3, #2
 800c984:	e75c      	b.n	800c840 <_svfprintf_r+0xaa4>
 800c986:	4b78      	ldr	r3, [pc, #480]	; (800cb68 <_svfprintf_r+0xdcc>)
 800c988:	e7de      	b.n	800c948 <_svfprintf_r+0xbac>
 800c98a:	0023      	movs	r3, r4
 800c98c:	cb04      	ldmia	r3!, {r2}
 800c98e:	0031      	movs	r1, r6
 800c990:	930d      	str	r3, [sp, #52]	; 0x34
 800c992:	2310      	movs	r3, #16
 800c994:	4019      	ands	r1, r3
 800c996:	421e      	tst	r6, r3
 800c998:	d002      	beq.n	800c9a0 <_svfprintf_r+0xc04>
 800c99a:	9206      	str	r2, [sp, #24]
 800c99c:	9007      	str	r0, [sp, #28]
 800c99e:	e7e1      	b.n	800c964 <_svfprintf_r+0xbc8>
 800c9a0:	2340      	movs	r3, #64	; 0x40
 800c9a2:	0030      	movs	r0, r6
 800c9a4:	4018      	ands	r0, r3
 800c9a6:	421e      	tst	r6, r3
 800c9a8:	d003      	beq.n	800c9b2 <_svfprintf_r+0xc16>
 800c9aa:	b293      	uxth	r3, r2
 800c9ac:	9306      	str	r3, [sp, #24]
 800c9ae:	9107      	str	r1, [sp, #28]
 800c9b0:	e7d8      	b.n	800c964 <_svfprintf_r+0xbc8>
 800c9b2:	2380      	movs	r3, #128	; 0x80
 800c9b4:	0031      	movs	r1, r6
 800c9b6:	009b      	lsls	r3, r3, #2
 800c9b8:	4019      	ands	r1, r3
 800c9ba:	421e      	tst	r6, r3
 800c9bc:	d002      	beq.n	800c9c4 <_svfprintf_r+0xc28>
 800c9be:	b2d3      	uxtb	r3, r2
 800c9c0:	9306      	str	r3, [sp, #24]
 800c9c2:	e7eb      	b.n	800c99c <_svfprintf_r+0xc00>
 800c9c4:	9206      	str	r2, [sp, #24]
 800c9c6:	e7f2      	b.n	800c9ae <_svfprintf_r+0xc12>
 800c9c8:	9b07      	ldr	r3, [sp, #28]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d10a      	bne.n	800c9e4 <_svfprintf_r+0xc48>
 800c9ce:	9b06      	ldr	r3, [sp, #24]
 800c9d0:	2b09      	cmp	r3, #9
 800c9d2:	d807      	bhi.n	800c9e4 <_svfprintf_r+0xc48>
 800c9d4:	23e7      	movs	r3, #231	; 0xe7
 800c9d6:	aa1e      	add	r2, sp, #120	; 0x78
 800c9d8:	189b      	adds	r3, r3, r2
 800c9da:	9a06      	ldr	r2, [sp, #24]
 800c9dc:	3230      	adds	r2, #48	; 0x30
 800c9de:	701a      	strb	r2, [r3, #0]
 800c9e0:	f000 fc18 	bl	800d214 <_svfprintf_r+0x1478>
 800c9e4:	2680      	movs	r6, #128	; 0x80
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	00f6      	lsls	r6, r6, #3
 800c9ea:	930e      	str	r3, [sp, #56]	; 0x38
 800c9ec:	ad58      	add	r5, sp, #352	; 0x160
 800c9ee:	4026      	ands	r6, r4
 800c9f0:	220a      	movs	r2, #10
 800c9f2:	9806      	ldr	r0, [sp, #24]
 800c9f4:	9907      	ldr	r1, [sp, #28]
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	f7f3 fd54 	bl	80004a4 <__aeabi_uldivmod>
 800c9fc:	1e6b      	subs	r3, r5, #1
 800c9fe:	3230      	adds	r2, #48	; 0x30
 800ca00:	9308      	str	r3, [sp, #32]
 800ca02:	701a      	strb	r2, [r3, #0]
 800ca04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca06:	900c      	str	r0, [sp, #48]	; 0x30
 800ca08:	3301      	adds	r3, #1
 800ca0a:	9110      	str	r1, [sp, #64]	; 0x40
 800ca0c:	930e      	str	r3, [sp, #56]	; 0x38
 800ca0e:	2e00      	cmp	r6, #0
 800ca10:	d01d      	beq.n	800ca4e <_svfprintf_r+0xcb2>
 800ca12:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ca14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca16:	781b      	ldrb	r3, [r3, #0]
 800ca18:	429a      	cmp	r2, r3
 800ca1a:	d118      	bne.n	800ca4e <_svfprintf_r+0xcb2>
 800ca1c:	2aff      	cmp	r2, #255	; 0xff
 800ca1e:	d016      	beq.n	800ca4e <_svfprintf_r+0xcb2>
 800ca20:	9b07      	ldr	r3, [sp, #28]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d102      	bne.n	800ca2c <_svfprintf_r+0xc90>
 800ca26:	9b06      	ldr	r3, [sp, #24]
 800ca28:	2b09      	cmp	r3, #9
 800ca2a:	d910      	bls.n	800ca4e <_svfprintf_r+0xcb2>
 800ca2c:	9b08      	ldr	r3, [sp, #32]
 800ca2e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ca30:	991d      	ldr	r1, [sp, #116]	; 0x74
 800ca32:	1a9b      	subs	r3, r3, r2
 800ca34:	0018      	movs	r0, r3
 800ca36:	9308      	str	r3, [sp, #32]
 800ca38:	f7fd ffd1 	bl	800a9de <strncpy>
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ca40:	920e      	str	r2, [sp, #56]	; 0x38
 800ca42:	785b      	ldrb	r3, [r3, #1]
 800ca44:	1e5a      	subs	r2, r3, #1
 800ca46:	4193      	sbcs	r3, r2
 800ca48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ca4a:	18d3      	adds	r3, r2, r3
 800ca4c:	9312      	str	r3, [sp, #72]	; 0x48
 800ca4e:	9b07      	ldr	r3, [sp, #28]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d10f      	bne.n	800ca74 <_svfprintf_r+0xcd8>
 800ca54:	9b06      	ldr	r3, [sp, #24]
 800ca56:	2b09      	cmp	r3, #9
 800ca58:	d80c      	bhi.n	800ca74 <_svfprintf_r+0xcd8>
 800ca5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca5c:	9a08      	ldr	r2, [sp, #32]
 800ca5e:	9319      	str	r3, [sp, #100]	; 0x64
 800ca60:	ab58      	add	r3, sp, #352	; 0x160
 800ca62:	1a9b      	subs	r3, r3, r2
 800ca64:	9309      	str	r3, [sp, #36]	; 0x24
 800ca66:	2300      	movs	r3, #0
 800ca68:	0026      	movs	r6, r4
 800ca6a:	930c      	str	r3, [sp, #48]	; 0x30
 800ca6c:	001d      	movs	r5, r3
 800ca6e:	9310      	str	r3, [sp, #64]	; 0x40
 800ca70:	9311      	str	r3, [sp, #68]	; 0x44
 800ca72:	e4f2      	b.n	800c45a <_svfprintf_r+0x6be>
 800ca74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ca76:	9d08      	ldr	r5, [sp, #32]
 800ca78:	9306      	str	r3, [sp, #24]
 800ca7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ca7c:	9307      	str	r3, [sp, #28]
 800ca7e:	e7b7      	b.n	800c9f0 <_svfprintf_r+0xc54>
 800ca80:	200f      	movs	r0, #15
 800ca82:	ab58      	add	r3, sp, #352	; 0x160
 800ca84:	9308      	str	r3, [sp, #32]
 800ca86:	9b08      	ldr	r3, [sp, #32]
 800ca88:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ca8a:	3b01      	subs	r3, #1
 800ca8c:	9308      	str	r3, [sp, #32]
 800ca8e:	9b06      	ldr	r3, [sp, #24]
 800ca90:	4003      	ands	r3, r0
 800ca92:	5cd3      	ldrb	r3, [r2, r3]
 800ca94:	9a08      	ldr	r2, [sp, #32]
 800ca96:	7013      	strb	r3, [r2, #0]
 800ca98:	9b07      	ldr	r3, [sp, #28]
 800ca9a:	0719      	lsls	r1, r3, #28
 800ca9c:	9b06      	ldr	r3, [sp, #24]
 800ca9e:	091a      	lsrs	r2, r3, #4
 800caa0:	9b07      	ldr	r3, [sp, #28]
 800caa2:	4311      	orrs	r1, r2
 800caa4:	091b      	lsrs	r3, r3, #4
 800caa6:	9307      	str	r3, [sp, #28]
 800caa8:	000b      	movs	r3, r1
 800caaa:	9a07      	ldr	r2, [sp, #28]
 800caac:	9106      	str	r1, [sp, #24]
 800caae:	4313      	orrs	r3, r2
 800cab0:	d1e9      	bne.n	800ca86 <_svfprintf_r+0xcea>
 800cab2:	e7d2      	b.n	800ca5a <_svfprintf_r+0xcbe>
 800cab4:	aa58      	add	r2, sp, #352	; 0x160
 800cab6:	9208      	str	r2, [sp, #32]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d1ce      	bne.n	800ca5a <_svfprintf_r+0xcbe>
 800cabc:	07f6      	lsls	r6, r6, #31
 800cabe:	d5cc      	bpl.n	800ca5a <_svfprintf_r+0xcbe>
 800cac0:	aa1e      	add	r2, sp, #120	; 0x78
 800cac2:	33e7      	adds	r3, #231	; 0xe7
 800cac4:	189b      	adds	r3, r3, r2
 800cac6:	2230      	movs	r2, #48	; 0x30
 800cac8:	e789      	b.n	800c9de <_svfprintf_r+0xc42>
 800caca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d100      	bne.n	800cad2 <_svfprintf_r+0xd36>
 800cad0:	e364      	b.n	800d19c <_svfprintf_r+0x1400>
 800cad2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cad4:	211b      	movs	r1, #27
 800cad6:	ab3f      	add	r3, sp, #252	; 0xfc
 800cad8:	701a      	strb	r2, [r3, #0]
 800cada:	2200      	movs	r2, #0
 800cadc:	a81e      	add	r0, sp, #120	; 0x78
 800cade:	1809      	adds	r1, r1, r0
 800cae0:	700a      	strb	r2, [r1, #0]
 800cae2:	940d      	str	r4, [sp, #52]	; 0x34
 800cae4:	f7ff fabd 	bl	800c062 <_svfprintf_r+0x2c6>
 800cae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800caea:	f7ff fb44 	bl	800c176 <_svfprintf_r+0x3da>
 800caee:	2010      	movs	r0, #16
 800caf0:	1812      	adds	r2, r2, r0
 800caf2:	6078      	str	r0, [r7, #4]
 800caf4:	922e      	str	r2, [sp, #184]	; 0xb8
 800caf6:	932d      	str	r3, [sp, #180]	; 0xb4
 800caf8:	2b07      	cmp	r3, #7
 800cafa:	dd08      	ble.n	800cb0e <_svfprintf_r+0xd72>
 800cafc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cafe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cb00:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb02:	f003 fa61 	bl	800ffc8 <__ssprint_r>
 800cb06:	2800      	cmp	r0, #0
 800cb08:	d000      	beq.n	800cb0c <_svfprintf_r+0xd70>
 800cb0a:	e326      	b.n	800d15a <_svfprintf_r+0x13be>
 800cb0c:	a92f      	add	r1, sp, #188	; 0xbc
 800cb0e:	000f      	movs	r7, r1
 800cb10:	3c10      	subs	r4, #16
 800cb12:	e4c5      	b.n	800c4a0 <_svfprintf_r+0x704>
 800cb14:	2010      	movs	r0, #16
 800cb16:	1812      	adds	r2, r2, r0
 800cb18:	6078      	str	r0, [r7, #4]
 800cb1a:	922e      	str	r2, [sp, #184]	; 0xb8
 800cb1c:	932d      	str	r3, [sp, #180]	; 0xb4
 800cb1e:	2b07      	cmp	r3, #7
 800cb20:	dd08      	ble.n	800cb34 <_svfprintf_r+0xd98>
 800cb22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cb24:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cb26:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb28:	f003 fa4e 	bl	800ffc8 <__ssprint_r>
 800cb2c:	2800      	cmp	r0, #0
 800cb2e:	d000      	beq.n	800cb32 <_svfprintf_r+0xd96>
 800cb30:	e313      	b.n	800d15a <_svfprintf_r+0x13be>
 800cb32:	a92f      	add	r1, sp, #188	; 0xbc
 800cb34:	000f      	movs	r7, r1
 800cb36:	3c10      	subs	r4, #16
 800cb38:	e50b      	b.n	800c552 <_svfprintf_r+0x7b6>
 800cb3a:	2010      	movs	r0, #16
 800cb3c:	1812      	adds	r2, r2, r0
 800cb3e:	6078      	str	r0, [r7, #4]
 800cb40:	922e      	str	r2, [sp, #184]	; 0xb8
 800cb42:	932d      	str	r3, [sp, #180]	; 0xb4
 800cb44:	2b07      	cmp	r3, #7
 800cb46:	dd08      	ble.n	800cb5a <_svfprintf_r+0xdbe>
 800cb48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cb4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cb4c:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb4e:	f003 fa3b 	bl	800ffc8 <__ssprint_r>
 800cb52:	2800      	cmp	r0, #0
 800cb54:	d000      	beq.n	800cb58 <_svfprintf_r+0xdbc>
 800cb56:	e300      	b.n	800d15a <_svfprintf_r+0x13be>
 800cb58:	a92f      	add	r1, sp, #188	; 0xbc
 800cb5a:	000f      	movs	r7, r1
 800cb5c:	3c10      	subs	r4, #16
 800cb5e:	e518      	b.n	800c592 <_svfprintf_r+0x7f6>
 800cb60:	fffffbff 	.word	0xfffffbff
 800cb64:	00007830 	.word	0x00007830
 800cb68:	0801310c 	.word	0x0801310c
 800cb6c:	0801311d 	.word	0x0801311d
 800cb70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb72:	2b65      	cmp	r3, #101	; 0x65
 800cb74:	dc00      	bgt.n	800cb78 <_svfprintf_r+0xddc>
 800cb76:	e241      	b.n	800cffc <_svfprintf_r+0x1260>
 800cb78:	9814      	ldr	r0, [sp, #80]	; 0x50
 800cb7a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	2300      	movs	r3, #0
 800cb80:	f7f3 fc62 	bl	8000448 <__aeabi_dcmpeq>
 800cb84:	2800      	cmp	r0, #0
 800cb86:	d077      	beq.n	800cc78 <_svfprintf_r+0xedc>
 800cb88:	4bca      	ldr	r3, [pc, #808]	; (800ceb4 <_svfprintf_r+0x1118>)
 800cb8a:	603b      	str	r3, [r7, #0]
 800cb8c:	2301      	movs	r3, #1
 800cb8e:	607b      	str	r3, [r7, #4]
 800cb90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cb92:	3708      	adds	r7, #8
 800cb94:	3301      	adds	r3, #1
 800cb96:	932e      	str	r3, [sp, #184]	; 0xb8
 800cb98:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cb9a:	3301      	adds	r3, #1
 800cb9c:	932d      	str	r3, [sp, #180]	; 0xb4
 800cb9e:	2b07      	cmp	r3, #7
 800cba0:	dd08      	ble.n	800cbb4 <_svfprintf_r+0xe18>
 800cba2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cba4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cba6:	aa2c      	add	r2, sp, #176	; 0xb0
 800cba8:	f003 fa0e 	bl	800ffc8 <__ssprint_r>
 800cbac:	2800      	cmp	r0, #0
 800cbae:	d000      	beq.n	800cbb2 <_svfprintf_r+0xe16>
 800cbb0:	e2d3      	b.n	800d15a <_svfprintf_r+0x13be>
 800cbb2:	af2f      	add	r7, sp, #188	; 0xbc
 800cbb4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cbb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cbb8:	4293      	cmp	r3, r2
 800cbba:	db01      	blt.n	800cbc0 <_svfprintf_r+0xe24>
 800cbbc:	07f3      	lsls	r3, r6, #31
 800cbbe:	d51b      	bpl.n	800cbf8 <_svfprintf_r+0xe5c>
 800cbc0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800cbc2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cbc4:	603b      	str	r3, [r7, #0]
 800cbc6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cbc8:	607b      	str	r3, [r7, #4]
 800cbca:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cbcc:	3708      	adds	r7, #8
 800cbce:	189b      	adds	r3, r3, r2
 800cbd0:	932e      	str	r3, [sp, #184]	; 0xb8
 800cbd2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cbd4:	3301      	adds	r3, #1
 800cbd6:	932d      	str	r3, [sp, #180]	; 0xb4
 800cbd8:	2b07      	cmp	r3, #7
 800cbda:	dd08      	ble.n	800cbee <_svfprintf_r+0xe52>
 800cbdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cbde:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cbe0:	aa2c      	add	r2, sp, #176	; 0xb0
 800cbe2:	f003 f9f1 	bl	800ffc8 <__ssprint_r>
 800cbe6:	2800      	cmp	r0, #0
 800cbe8:	d000      	beq.n	800cbec <_svfprintf_r+0xe50>
 800cbea:	e2b6      	b.n	800d15a <_svfprintf_r+0x13be>
 800cbec:	af2f      	add	r7, sp, #188	; 0xbc
 800cbee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cbf0:	2510      	movs	r5, #16
 800cbf2:	1e5c      	subs	r4, r3, #1
 800cbf4:	2c00      	cmp	r4, #0
 800cbf6:	dc2e      	bgt.n	800cc56 <_svfprintf_r+0xeba>
 800cbf8:	0776      	lsls	r6, r6, #29
 800cbfa:	d500      	bpl.n	800cbfe <_svfprintf_r+0xe62>
 800cbfc:	e290      	b.n	800d120 <_svfprintf_r+0x1384>
 800cbfe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800cc00:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cc02:	4293      	cmp	r3, r2
 800cc04:	da00      	bge.n	800cc08 <_svfprintf_r+0xe6c>
 800cc06:	0013      	movs	r3, r2
 800cc08:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cc0a:	18d3      	adds	r3, r2, r3
 800cc0c:	9317      	str	r3, [sp, #92]	; 0x5c
 800cc0e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d007      	beq.n	800cc24 <_svfprintf_r+0xe88>
 800cc14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cc16:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cc18:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc1a:	f003 f9d5 	bl	800ffc8 <__ssprint_r>
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	d000      	beq.n	800cc24 <_svfprintf_r+0xe88>
 800cc22:	e29a      	b.n	800d15a <_svfprintf_r+0x13be>
 800cc24:	2300      	movs	r3, #0
 800cc26:	932d      	str	r3, [sp, #180]	; 0xb4
 800cc28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d000      	beq.n	800cc30 <_svfprintf_r+0xe94>
 800cc2e:	e2b0      	b.n	800d192 <_svfprintf_r+0x13f6>
 800cc30:	af2f      	add	r7, sp, #188	; 0xbc
 800cc32:	e5dc      	b.n	800c7ee <_svfprintf_r+0xa52>
 800cc34:	3210      	adds	r2, #16
 800cc36:	607d      	str	r5, [r7, #4]
 800cc38:	922e      	str	r2, [sp, #184]	; 0xb8
 800cc3a:	932d      	str	r3, [sp, #180]	; 0xb4
 800cc3c:	2b07      	cmp	r3, #7
 800cc3e:	dd08      	ble.n	800cc52 <_svfprintf_r+0xeb6>
 800cc40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cc42:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cc44:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc46:	f003 f9bf 	bl	800ffc8 <__ssprint_r>
 800cc4a:	2800      	cmp	r0, #0
 800cc4c:	d000      	beq.n	800cc50 <_svfprintf_r+0xeb4>
 800cc4e:	e284      	b.n	800d15a <_svfprintf_r+0x13be>
 800cc50:	a92f      	add	r1, sp, #188	; 0xbc
 800cc52:	000f      	movs	r7, r1
 800cc54:	3c10      	subs	r4, #16
 800cc56:	0039      	movs	r1, r7
 800cc58:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cc5a:	4897      	ldr	r0, [pc, #604]	; (800ceb8 <_svfprintf_r+0x111c>)
 800cc5c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800cc5e:	3301      	adds	r3, #1
 800cc60:	3108      	adds	r1, #8
 800cc62:	6038      	str	r0, [r7, #0]
 800cc64:	2c10      	cmp	r4, #16
 800cc66:	dce5      	bgt.n	800cc34 <_svfprintf_r+0xe98>
 800cc68:	607c      	str	r4, [r7, #4]
 800cc6a:	18a4      	adds	r4, r4, r2
 800cc6c:	942e      	str	r4, [sp, #184]	; 0xb8
 800cc6e:	000f      	movs	r7, r1
 800cc70:	932d      	str	r3, [sp, #180]	; 0xb4
 800cc72:	2b07      	cmp	r3, #7
 800cc74:	ddc0      	ble.n	800cbf8 <_svfprintf_r+0xe5c>
 800cc76:	e05f      	b.n	800cd38 <_svfprintf_r+0xf9c>
 800cc78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	dc78      	bgt.n	800cd70 <_svfprintf_r+0xfd4>
 800cc7e:	4b8d      	ldr	r3, [pc, #564]	; (800ceb4 <_svfprintf_r+0x1118>)
 800cc80:	603b      	str	r3, [r7, #0]
 800cc82:	2301      	movs	r3, #1
 800cc84:	607b      	str	r3, [r7, #4]
 800cc86:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cc88:	3708      	adds	r7, #8
 800cc8a:	3301      	adds	r3, #1
 800cc8c:	932e      	str	r3, [sp, #184]	; 0xb8
 800cc8e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cc90:	3301      	adds	r3, #1
 800cc92:	932d      	str	r3, [sp, #180]	; 0xb4
 800cc94:	2b07      	cmp	r3, #7
 800cc96:	dd08      	ble.n	800ccaa <_svfprintf_r+0xf0e>
 800cc98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cc9a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cc9c:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc9e:	f003 f993 	bl	800ffc8 <__ssprint_r>
 800cca2:	2800      	cmp	r0, #0
 800cca4:	d000      	beq.n	800cca8 <_svfprintf_r+0xf0c>
 800cca6:	e258      	b.n	800d15a <_svfprintf_r+0x13be>
 800cca8:	af2f      	add	r7, sp, #188	; 0xbc
 800ccaa:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ccac:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ccae:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ccb0:	430b      	orrs	r3, r1
 800ccb2:	2101      	movs	r1, #1
 800ccb4:	4031      	ands	r1, r6
 800ccb6:	430b      	orrs	r3, r1
 800ccb8:	d09e      	beq.n	800cbf8 <_svfprintf_r+0xe5c>
 800ccba:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ccbc:	603b      	str	r3, [r7, #0]
 800ccbe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ccc0:	607b      	str	r3, [r7, #4]
 800ccc2:	189a      	adds	r2, r3, r2
 800ccc4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ccc6:	922e      	str	r2, [sp, #184]	; 0xb8
 800ccc8:	3301      	adds	r3, #1
 800ccca:	932d      	str	r3, [sp, #180]	; 0xb4
 800cccc:	3708      	adds	r7, #8
 800ccce:	2b07      	cmp	r3, #7
 800ccd0:	dd08      	ble.n	800cce4 <_svfprintf_r+0xf48>
 800ccd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ccd4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ccd6:	aa2c      	add	r2, sp, #176	; 0xb0
 800ccd8:	f003 f976 	bl	800ffc8 <__ssprint_r>
 800ccdc:	2800      	cmp	r0, #0
 800ccde:	d000      	beq.n	800cce2 <_svfprintf_r+0xf46>
 800cce0:	e23b      	b.n	800d15a <_svfprintf_r+0x13be>
 800cce2:	af2f      	add	r7, sp, #188	; 0xbc
 800cce4:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800cce6:	2c00      	cmp	r4, #0
 800cce8:	da19      	bge.n	800cd1e <_svfprintf_r+0xf82>
 800ccea:	0038      	movs	r0, r7
 800ccec:	2510      	movs	r5, #16
 800ccee:	4264      	negs	r4, r4
 800ccf0:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800ccf2:	4a71      	ldr	r2, [pc, #452]	; (800ceb8 <_svfprintf_r+0x111c>)
 800ccf4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ccf6:	3101      	adds	r1, #1
 800ccf8:	3708      	adds	r7, #8
 800ccfa:	6002      	str	r2, [r0, #0]
 800ccfc:	2c10      	cmp	r4, #16
 800ccfe:	dc25      	bgt.n	800cd4c <_svfprintf_r+0xfb0>
 800cd00:	6044      	str	r4, [r0, #4]
 800cd02:	18e4      	adds	r4, r4, r3
 800cd04:	942e      	str	r4, [sp, #184]	; 0xb8
 800cd06:	912d      	str	r1, [sp, #180]	; 0xb4
 800cd08:	2907      	cmp	r1, #7
 800cd0a:	dd08      	ble.n	800cd1e <_svfprintf_r+0xf82>
 800cd0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd0e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd10:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd12:	f003 f959 	bl	800ffc8 <__ssprint_r>
 800cd16:	2800      	cmp	r0, #0
 800cd18:	d000      	beq.n	800cd1c <_svfprintf_r+0xf80>
 800cd1a:	e21e      	b.n	800d15a <_svfprintf_r+0x13be>
 800cd1c:	af2f      	add	r7, sp, #188	; 0xbc
 800cd1e:	9b08      	ldr	r3, [sp, #32]
 800cd20:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800cd22:	603b      	str	r3, [r7, #0]
 800cd24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd26:	18d2      	adds	r2, r2, r3
 800cd28:	922e      	str	r2, [sp, #184]	; 0xb8
 800cd2a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800cd2c:	607b      	str	r3, [r7, #4]
 800cd2e:	3201      	adds	r2, #1
 800cd30:	922d      	str	r2, [sp, #180]	; 0xb4
 800cd32:	2a07      	cmp	r2, #7
 800cd34:	dc00      	bgt.n	800cd38 <_svfprintf_r+0xf9c>
 800cd36:	e45b      	b.n	800c5f0 <_svfprintf_r+0x854>
 800cd38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd3a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd3c:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd3e:	f003 f943 	bl	800ffc8 <__ssprint_r>
 800cd42:	2800      	cmp	r0, #0
 800cd44:	d000      	beq.n	800cd48 <_svfprintf_r+0xfac>
 800cd46:	e208      	b.n	800d15a <_svfprintf_r+0x13be>
 800cd48:	af2f      	add	r7, sp, #188	; 0xbc
 800cd4a:	e755      	b.n	800cbf8 <_svfprintf_r+0xe5c>
 800cd4c:	3310      	adds	r3, #16
 800cd4e:	6045      	str	r5, [r0, #4]
 800cd50:	932e      	str	r3, [sp, #184]	; 0xb8
 800cd52:	912d      	str	r1, [sp, #180]	; 0xb4
 800cd54:	2907      	cmp	r1, #7
 800cd56:	dd08      	ble.n	800cd6a <_svfprintf_r+0xfce>
 800cd58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd5a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd5c:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd5e:	f003 f933 	bl	800ffc8 <__ssprint_r>
 800cd62:	2800      	cmp	r0, #0
 800cd64:	d000      	beq.n	800cd68 <_svfprintf_r+0xfcc>
 800cd66:	e1f8      	b.n	800d15a <_svfprintf_r+0x13be>
 800cd68:	af2f      	add	r7, sp, #188	; 0xbc
 800cd6a:	0038      	movs	r0, r7
 800cd6c:	3c10      	subs	r4, #16
 800cd6e:	e7bf      	b.n	800ccf0 <_svfprintf_r+0xf54>
 800cd70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd72:	002c      	movs	r4, r5
 800cd74:	429d      	cmp	r5, r3
 800cd76:	dd00      	ble.n	800cd7a <_svfprintf_r+0xfde>
 800cd78:	001c      	movs	r4, r3
 800cd7a:	2c00      	cmp	r4, #0
 800cd7c:	dd14      	ble.n	800cda8 <_svfprintf_r+0x100c>
 800cd7e:	9b08      	ldr	r3, [sp, #32]
 800cd80:	607c      	str	r4, [r7, #4]
 800cd82:	603b      	str	r3, [r7, #0]
 800cd84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cd86:	3708      	adds	r7, #8
 800cd88:	18e3      	adds	r3, r4, r3
 800cd8a:	932e      	str	r3, [sp, #184]	; 0xb8
 800cd8c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cd8e:	3301      	adds	r3, #1
 800cd90:	932d      	str	r3, [sp, #180]	; 0xb4
 800cd92:	2b07      	cmp	r3, #7
 800cd94:	dd08      	ble.n	800cda8 <_svfprintf_r+0x100c>
 800cd96:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cd98:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd9a:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd9c:	f003 f914 	bl	800ffc8 <__ssprint_r>
 800cda0:	2800      	cmp	r0, #0
 800cda2:	d000      	beq.n	800cda6 <_svfprintf_r+0x100a>
 800cda4:	e1d9      	b.n	800d15a <_svfprintf_r+0x13be>
 800cda6:	af2f      	add	r7, sp, #188	; 0xbc
 800cda8:	43e3      	mvns	r3, r4
 800cdaa:	17db      	asrs	r3, r3, #31
 800cdac:	401c      	ands	r4, r3
 800cdae:	1b2c      	subs	r4, r5, r4
 800cdb0:	2c00      	cmp	r4, #0
 800cdb2:	dd18      	ble.n	800cde6 <_svfprintf_r+0x104a>
 800cdb4:	0039      	movs	r1, r7
 800cdb6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cdb8:	483f      	ldr	r0, [pc, #252]	; (800ceb8 <_svfprintf_r+0x111c>)
 800cdba:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800cdbc:	3301      	adds	r3, #1
 800cdbe:	3108      	adds	r1, #8
 800cdc0:	6038      	str	r0, [r7, #0]
 800cdc2:	2c10      	cmp	r4, #16
 800cdc4:	dc7a      	bgt.n	800cebc <_svfprintf_r+0x1120>
 800cdc6:	607c      	str	r4, [r7, #4]
 800cdc8:	18a4      	adds	r4, r4, r2
 800cdca:	000f      	movs	r7, r1
 800cdcc:	942e      	str	r4, [sp, #184]	; 0xb8
 800cdce:	932d      	str	r3, [sp, #180]	; 0xb4
 800cdd0:	2b07      	cmp	r3, #7
 800cdd2:	dd08      	ble.n	800cde6 <_svfprintf_r+0x104a>
 800cdd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cdd6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cdd8:	aa2c      	add	r2, sp, #176	; 0xb0
 800cdda:	f003 f8f5 	bl	800ffc8 <__ssprint_r>
 800cdde:	2800      	cmp	r0, #0
 800cde0:	d000      	beq.n	800cde4 <_svfprintf_r+0x1048>
 800cde2:	e1ba      	b.n	800d15a <_svfprintf_r+0x13be>
 800cde4:	af2f      	add	r7, sp, #188	; 0xbc
 800cde6:	9b08      	ldr	r3, [sp, #32]
 800cde8:	195d      	adds	r5, r3, r5
 800cdea:	0573      	lsls	r3, r6, #21
 800cdec:	d50b      	bpl.n	800ce06 <_svfprintf_r+0x106a>
 800cdee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d176      	bne.n	800cee2 <_svfprintf_r+0x1146>
 800cdf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d176      	bne.n	800cee8 <_svfprintf_r+0x114c>
 800cdfa:	9b08      	ldr	r3, [sp, #32]
 800cdfc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cdfe:	189b      	adds	r3, r3, r2
 800ce00:	429d      	cmp	r5, r3
 800ce02:	d900      	bls.n	800ce06 <_svfprintf_r+0x106a>
 800ce04:	001d      	movs	r5, r3
 800ce06:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ce08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce0a:	4293      	cmp	r3, r2
 800ce0c:	db01      	blt.n	800ce12 <_svfprintf_r+0x1076>
 800ce0e:	07f3      	lsls	r3, r6, #31
 800ce10:	d516      	bpl.n	800ce40 <_svfprintf_r+0x10a4>
 800ce12:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ce14:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ce16:	603b      	str	r3, [r7, #0]
 800ce18:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ce1a:	607b      	str	r3, [r7, #4]
 800ce1c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ce1e:	3708      	adds	r7, #8
 800ce20:	189b      	adds	r3, r3, r2
 800ce22:	932e      	str	r3, [sp, #184]	; 0xb8
 800ce24:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ce26:	3301      	adds	r3, #1
 800ce28:	932d      	str	r3, [sp, #180]	; 0xb4
 800ce2a:	2b07      	cmp	r3, #7
 800ce2c:	dd08      	ble.n	800ce40 <_svfprintf_r+0x10a4>
 800ce2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce30:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ce32:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce34:	f003 f8c8 	bl	800ffc8 <__ssprint_r>
 800ce38:	2800      	cmp	r0, #0
 800ce3a:	d000      	beq.n	800ce3e <_svfprintf_r+0x10a2>
 800ce3c:	e18d      	b.n	800d15a <_svfprintf_r+0x13be>
 800ce3e:	af2f      	add	r7, sp, #188	; 0xbc
 800ce40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce42:	9b08      	ldr	r3, [sp, #32]
 800ce44:	4694      	mov	ip, r2
 800ce46:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800ce48:	4463      	add	r3, ip
 800ce4a:	1b5b      	subs	r3, r3, r5
 800ce4c:	1b14      	subs	r4, r2, r4
 800ce4e:	429c      	cmp	r4, r3
 800ce50:	dd00      	ble.n	800ce54 <_svfprintf_r+0x10b8>
 800ce52:	001c      	movs	r4, r3
 800ce54:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ce56:	2c00      	cmp	r4, #0
 800ce58:	dd12      	ble.n	800ce80 <_svfprintf_r+0x10e4>
 800ce5a:	18e3      	adds	r3, r4, r3
 800ce5c:	932e      	str	r3, [sp, #184]	; 0xb8
 800ce5e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ce60:	603d      	str	r5, [r7, #0]
 800ce62:	3301      	adds	r3, #1
 800ce64:	607c      	str	r4, [r7, #4]
 800ce66:	932d      	str	r3, [sp, #180]	; 0xb4
 800ce68:	3708      	adds	r7, #8
 800ce6a:	2b07      	cmp	r3, #7
 800ce6c:	dd08      	ble.n	800ce80 <_svfprintf_r+0x10e4>
 800ce6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce70:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ce72:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce74:	f003 f8a8 	bl	800ffc8 <__ssprint_r>
 800ce78:	2800      	cmp	r0, #0
 800ce7a:	d000      	beq.n	800ce7e <_svfprintf_r+0x10e2>
 800ce7c:	e16d      	b.n	800d15a <_svfprintf_r+0x13be>
 800ce7e:	af2f      	add	r7, sp, #188	; 0xbc
 800ce80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce82:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ce84:	2510      	movs	r5, #16
 800ce86:	1ad3      	subs	r3, r2, r3
 800ce88:	43e2      	mvns	r2, r4
 800ce8a:	17d2      	asrs	r2, r2, #31
 800ce8c:	4014      	ands	r4, r2
 800ce8e:	1b1c      	subs	r4, r3, r4
 800ce90:	2c00      	cmp	r4, #0
 800ce92:	dc00      	bgt.n	800ce96 <_svfprintf_r+0x10fa>
 800ce94:	e6b0      	b.n	800cbf8 <_svfprintf_r+0xe5c>
 800ce96:	0039      	movs	r1, r7
 800ce98:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ce9a:	4807      	ldr	r0, [pc, #28]	; (800ceb8 <_svfprintf_r+0x111c>)
 800ce9c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ce9e:	3301      	adds	r3, #1
 800cea0:	3108      	adds	r1, #8
 800cea2:	6038      	str	r0, [r7, #0]
 800cea4:	2c10      	cmp	r4, #16
 800cea6:	dd00      	ble.n	800ceaa <_svfprintf_r+0x110e>
 800cea8:	e096      	b.n	800cfd8 <_svfprintf_r+0x123c>
 800ceaa:	1912      	adds	r2, r2, r4
 800ceac:	607c      	str	r4, [r7, #4]
 800ceae:	922e      	str	r2, [sp, #184]	; 0xb8
 800ceb0:	e6dd      	b.n	800cc6e <_svfprintf_r+0xed2>
 800ceb2:	46c0      	nop			; (mov r8, r8)
 800ceb4:	0801312e 	.word	0x0801312e
 800ceb8:	08013140 	.word	0x08013140
 800cebc:	2010      	movs	r0, #16
 800cebe:	1812      	adds	r2, r2, r0
 800cec0:	6078      	str	r0, [r7, #4]
 800cec2:	922e      	str	r2, [sp, #184]	; 0xb8
 800cec4:	932d      	str	r3, [sp, #180]	; 0xb4
 800cec6:	2b07      	cmp	r3, #7
 800cec8:	dd08      	ble.n	800cedc <_svfprintf_r+0x1140>
 800ceca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cecc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cece:	aa2c      	add	r2, sp, #176	; 0xb0
 800ced0:	f003 f87a 	bl	800ffc8 <__ssprint_r>
 800ced4:	2800      	cmp	r0, #0
 800ced6:	d000      	beq.n	800ceda <_svfprintf_r+0x113e>
 800ced8:	e13f      	b.n	800d15a <_svfprintf_r+0x13be>
 800ceda:	a92f      	add	r1, sp, #188	; 0xbc
 800cedc:	000f      	movs	r7, r1
 800cede:	3c10      	subs	r4, #16
 800cee0:	e768      	b.n	800cdb4 <_svfprintf_r+0x1018>
 800cee2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d05d      	beq.n	800cfa4 <_svfprintf_r+0x1208>
 800cee8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ceea:	3b01      	subs	r3, #1
 800ceec:	9310      	str	r3, [sp, #64]	; 0x40
 800ceee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cef0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800cef2:	603b      	str	r3, [r7, #0]
 800cef4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cef6:	607b      	str	r3, [r7, #4]
 800cef8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cefa:	3708      	adds	r7, #8
 800cefc:	189b      	adds	r3, r3, r2
 800cefe:	932e      	str	r3, [sp, #184]	; 0xb8
 800cf00:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cf02:	3301      	adds	r3, #1
 800cf04:	932d      	str	r3, [sp, #180]	; 0xb4
 800cf06:	2b07      	cmp	r3, #7
 800cf08:	dd08      	ble.n	800cf1c <_svfprintf_r+0x1180>
 800cf0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cf0c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cf0e:	aa2c      	add	r2, sp, #176	; 0xb0
 800cf10:	f003 f85a 	bl	800ffc8 <__ssprint_r>
 800cf14:	2800      	cmp	r0, #0
 800cf16:	d000      	beq.n	800cf1a <_svfprintf_r+0x117e>
 800cf18:	e11f      	b.n	800d15a <_svfprintf_r+0x13be>
 800cf1a:	af2f      	add	r7, sp, #188	; 0xbc
 800cf1c:	9b08      	ldr	r3, [sp, #32]
 800cf1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cf20:	189c      	adds	r4, r3, r2
 800cf22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cf24:	1b64      	subs	r4, r4, r5
 800cf26:	781b      	ldrb	r3, [r3, #0]
 800cf28:	429c      	cmp	r4, r3
 800cf2a:	dd00      	ble.n	800cf2e <_svfprintf_r+0x1192>
 800cf2c:	001c      	movs	r4, r3
 800cf2e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cf30:	2c00      	cmp	r4, #0
 800cf32:	dd12      	ble.n	800cf5a <_svfprintf_r+0x11be>
 800cf34:	18e3      	adds	r3, r4, r3
 800cf36:	932e      	str	r3, [sp, #184]	; 0xb8
 800cf38:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cf3a:	603d      	str	r5, [r7, #0]
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	607c      	str	r4, [r7, #4]
 800cf40:	932d      	str	r3, [sp, #180]	; 0xb4
 800cf42:	3708      	adds	r7, #8
 800cf44:	2b07      	cmp	r3, #7
 800cf46:	dd08      	ble.n	800cf5a <_svfprintf_r+0x11be>
 800cf48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cf4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cf4c:	aa2c      	add	r2, sp, #176	; 0xb0
 800cf4e:	f003 f83b 	bl	800ffc8 <__ssprint_r>
 800cf52:	2800      	cmp	r0, #0
 800cf54:	d000      	beq.n	800cf58 <_svfprintf_r+0x11bc>
 800cf56:	e100      	b.n	800d15a <_svfprintf_r+0x13be>
 800cf58:	af2f      	add	r7, sp, #188	; 0xbc
 800cf5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cf5c:	781a      	ldrb	r2, [r3, #0]
 800cf5e:	43e3      	mvns	r3, r4
 800cf60:	17db      	asrs	r3, r3, #31
 800cf62:	401c      	ands	r4, r3
 800cf64:	1b14      	subs	r4, r2, r4
 800cf66:	2c00      	cmp	r4, #0
 800cf68:	dd18      	ble.n	800cf9c <_svfprintf_r+0x1200>
 800cf6a:	0039      	movs	r1, r7
 800cf6c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cf6e:	48aa      	ldr	r0, [pc, #680]	; (800d218 <_svfprintf_r+0x147c>)
 800cf70:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800cf72:	3301      	adds	r3, #1
 800cf74:	3108      	adds	r1, #8
 800cf76:	6038      	str	r0, [r7, #0]
 800cf78:	2c10      	cmp	r4, #16
 800cf7a:	dc1a      	bgt.n	800cfb2 <_svfprintf_r+0x1216>
 800cf7c:	1912      	adds	r2, r2, r4
 800cf7e:	607c      	str	r4, [r7, #4]
 800cf80:	922e      	str	r2, [sp, #184]	; 0xb8
 800cf82:	000f      	movs	r7, r1
 800cf84:	932d      	str	r3, [sp, #180]	; 0xb4
 800cf86:	2b07      	cmp	r3, #7
 800cf88:	dd08      	ble.n	800cf9c <_svfprintf_r+0x1200>
 800cf8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cf8c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cf8e:	aa2c      	add	r2, sp, #176	; 0xb0
 800cf90:	f003 f81a 	bl	800ffc8 <__ssprint_r>
 800cf94:	2800      	cmp	r0, #0
 800cf96:	d000      	beq.n	800cf9a <_svfprintf_r+0x11fe>
 800cf98:	e0df      	b.n	800d15a <_svfprintf_r+0x13be>
 800cf9a:	af2f      	add	r7, sp, #188	; 0xbc
 800cf9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cf9e:	781b      	ldrb	r3, [r3, #0]
 800cfa0:	18ed      	adds	r5, r5, r3
 800cfa2:	e724      	b.n	800cdee <_svfprintf_r+0x1052>
 800cfa4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cfa6:	3b01      	subs	r3, #1
 800cfa8:	9312      	str	r3, [sp, #72]	; 0x48
 800cfaa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cfac:	3b01      	subs	r3, #1
 800cfae:	9311      	str	r3, [sp, #68]	; 0x44
 800cfb0:	e79d      	b.n	800ceee <_svfprintf_r+0x1152>
 800cfb2:	2010      	movs	r0, #16
 800cfb4:	1812      	adds	r2, r2, r0
 800cfb6:	6078      	str	r0, [r7, #4]
 800cfb8:	922e      	str	r2, [sp, #184]	; 0xb8
 800cfba:	932d      	str	r3, [sp, #180]	; 0xb4
 800cfbc:	2b07      	cmp	r3, #7
 800cfbe:	dd08      	ble.n	800cfd2 <_svfprintf_r+0x1236>
 800cfc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cfc2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cfc4:	aa2c      	add	r2, sp, #176	; 0xb0
 800cfc6:	f002 ffff 	bl	800ffc8 <__ssprint_r>
 800cfca:	2800      	cmp	r0, #0
 800cfcc:	d000      	beq.n	800cfd0 <_svfprintf_r+0x1234>
 800cfce:	e0c4      	b.n	800d15a <_svfprintf_r+0x13be>
 800cfd0:	a92f      	add	r1, sp, #188	; 0xbc
 800cfd2:	000f      	movs	r7, r1
 800cfd4:	3c10      	subs	r4, #16
 800cfd6:	e7c8      	b.n	800cf6a <_svfprintf_r+0x11ce>
 800cfd8:	3210      	adds	r2, #16
 800cfda:	607d      	str	r5, [r7, #4]
 800cfdc:	922e      	str	r2, [sp, #184]	; 0xb8
 800cfde:	932d      	str	r3, [sp, #180]	; 0xb4
 800cfe0:	2b07      	cmp	r3, #7
 800cfe2:	dd08      	ble.n	800cff6 <_svfprintf_r+0x125a>
 800cfe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cfe6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cfe8:	aa2c      	add	r2, sp, #176	; 0xb0
 800cfea:	f002 ffed 	bl	800ffc8 <__ssprint_r>
 800cfee:	2800      	cmp	r0, #0
 800cff0:	d000      	beq.n	800cff4 <_svfprintf_r+0x1258>
 800cff2:	e0b2      	b.n	800d15a <_svfprintf_r+0x13be>
 800cff4:	a92f      	add	r1, sp, #188	; 0xbc
 800cff6:	000f      	movs	r7, r1
 800cff8:	3c10      	subs	r4, #16
 800cffa:	e74c      	b.n	800ce96 <_svfprintf_r+0x10fa>
 800cffc:	003c      	movs	r4, r7
 800cffe:	9919      	ldr	r1, [sp, #100]	; 0x64
 800d000:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d002:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d004:	3101      	adds	r1, #1
 800d006:	3301      	adds	r3, #1
 800d008:	3408      	adds	r4, #8
 800d00a:	2a01      	cmp	r2, #1
 800d00c:	dc03      	bgt.n	800d016 <_svfprintf_r+0x127a>
 800d00e:	2201      	movs	r2, #1
 800d010:	4216      	tst	r6, r2
 800d012:	d100      	bne.n	800d016 <_svfprintf_r+0x127a>
 800d014:	e07f      	b.n	800d116 <_svfprintf_r+0x137a>
 800d016:	9a08      	ldr	r2, [sp, #32]
 800d018:	912e      	str	r1, [sp, #184]	; 0xb8
 800d01a:	603a      	str	r2, [r7, #0]
 800d01c:	2201      	movs	r2, #1
 800d01e:	932d      	str	r3, [sp, #180]	; 0xb4
 800d020:	607a      	str	r2, [r7, #4]
 800d022:	2b07      	cmp	r3, #7
 800d024:	dd08      	ble.n	800d038 <_svfprintf_r+0x129c>
 800d026:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d028:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d02a:	aa2c      	add	r2, sp, #176	; 0xb0
 800d02c:	f002 ffcc 	bl	800ffc8 <__ssprint_r>
 800d030:	2800      	cmp	r0, #0
 800d032:	d000      	beq.n	800d036 <_svfprintf_r+0x129a>
 800d034:	e091      	b.n	800d15a <_svfprintf_r+0x13be>
 800d036:	ac2f      	add	r4, sp, #188	; 0xbc
 800d038:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800d03a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d03c:	6023      	str	r3, [r4, #0]
 800d03e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d040:	6063      	str	r3, [r4, #4]
 800d042:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d044:	3408      	adds	r4, #8
 800d046:	189b      	adds	r3, r3, r2
 800d048:	932e      	str	r3, [sp, #184]	; 0xb8
 800d04a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d04c:	3301      	adds	r3, #1
 800d04e:	932d      	str	r3, [sp, #180]	; 0xb4
 800d050:	2b07      	cmp	r3, #7
 800d052:	dd07      	ble.n	800d064 <_svfprintf_r+0x12c8>
 800d054:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d056:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d058:	aa2c      	add	r2, sp, #176	; 0xb0
 800d05a:	f002 ffb5 	bl	800ffc8 <__ssprint_r>
 800d05e:	2800      	cmp	r0, #0
 800d060:	d17b      	bne.n	800d15a <_svfprintf_r+0x13be>
 800d062:	ac2f      	add	r4, sp, #188	; 0xbc
 800d064:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d066:	2200      	movs	r2, #0
 800d068:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d06a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d06c:	9309      	str	r3, [sp, #36]	; 0x24
 800d06e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d070:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800d072:	1e5d      	subs	r5, r3, #1
 800d074:	2300      	movs	r3, #0
 800d076:	f7f3 f9e7 	bl	8000448 <__aeabi_dcmpeq>
 800d07a:	2800      	cmp	r0, #0
 800d07c:	d126      	bne.n	800d0cc <_svfprintf_r+0x1330>
 800d07e:	9b08      	ldr	r3, [sp, #32]
 800d080:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d082:	3301      	adds	r3, #1
 800d084:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d086:	6023      	str	r3, [r4, #0]
 800d088:	1e7b      	subs	r3, r7, #1
 800d08a:	3201      	adds	r2, #1
 800d08c:	185b      	adds	r3, r3, r1
 800d08e:	6065      	str	r5, [r4, #4]
 800d090:	932e      	str	r3, [sp, #184]	; 0xb8
 800d092:	922d      	str	r2, [sp, #180]	; 0xb4
 800d094:	3408      	adds	r4, #8
 800d096:	2a07      	cmp	r2, #7
 800d098:	dd07      	ble.n	800d0aa <_svfprintf_r+0x130e>
 800d09a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d09c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d09e:	aa2c      	add	r2, sp, #176	; 0xb0
 800d0a0:	f002 ff92 	bl	800ffc8 <__ssprint_r>
 800d0a4:	2800      	cmp	r0, #0
 800d0a6:	d158      	bne.n	800d15a <_svfprintf_r+0x13be>
 800d0a8:	ac2f      	add	r4, sp, #188	; 0xbc
 800d0aa:	ab28      	add	r3, sp, #160	; 0xa0
 800d0ac:	6023      	str	r3, [r4, #0]
 800d0ae:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d0b0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d0b2:	6063      	str	r3, [r4, #4]
 800d0b4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d0b6:	189b      	adds	r3, r3, r2
 800d0b8:	932e      	str	r3, [sp, #184]	; 0xb8
 800d0ba:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d0bc:	3301      	adds	r3, #1
 800d0be:	932d      	str	r3, [sp, #180]	; 0xb4
 800d0c0:	2b07      	cmp	r3, #7
 800d0c2:	dd00      	ble.n	800d0c6 <_svfprintf_r+0x132a>
 800d0c4:	e638      	b.n	800cd38 <_svfprintf_r+0xf9c>
 800d0c6:	3408      	adds	r4, #8
 800d0c8:	0027      	movs	r7, r4
 800d0ca:	e595      	b.n	800cbf8 <_svfprintf_r+0xe5c>
 800d0cc:	2710      	movs	r7, #16
 800d0ce:	2d00      	cmp	r5, #0
 800d0d0:	ddeb      	ble.n	800d0aa <_svfprintf_r+0x130e>
 800d0d2:	0021      	movs	r1, r4
 800d0d4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d0d6:	4850      	ldr	r0, [pc, #320]	; (800d218 <_svfprintf_r+0x147c>)
 800d0d8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d0da:	3301      	adds	r3, #1
 800d0dc:	3108      	adds	r1, #8
 800d0de:	6020      	str	r0, [r4, #0]
 800d0e0:	2d10      	cmp	r5, #16
 800d0e2:	dc07      	bgt.n	800d0f4 <_svfprintf_r+0x1358>
 800d0e4:	6065      	str	r5, [r4, #4]
 800d0e6:	000c      	movs	r4, r1
 800d0e8:	18ad      	adds	r5, r5, r2
 800d0ea:	952e      	str	r5, [sp, #184]	; 0xb8
 800d0ec:	932d      	str	r3, [sp, #180]	; 0xb4
 800d0ee:	2b07      	cmp	r3, #7
 800d0f0:	dddb      	ble.n	800d0aa <_svfprintf_r+0x130e>
 800d0f2:	e7d2      	b.n	800d09a <_svfprintf_r+0x12fe>
 800d0f4:	3210      	adds	r2, #16
 800d0f6:	6067      	str	r7, [r4, #4]
 800d0f8:	922e      	str	r2, [sp, #184]	; 0xb8
 800d0fa:	932d      	str	r3, [sp, #180]	; 0xb4
 800d0fc:	2b07      	cmp	r3, #7
 800d0fe:	dd07      	ble.n	800d110 <_svfprintf_r+0x1374>
 800d100:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d102:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d104:	aa2c      	add	r2, sp, #176	; 0xb0
 800d106:	f002 ff5f 	bl	800ffc8 <__ssprint_r>
 800d10a:	2800      	cmp	r0, #0
 800d10c:	d125      	bne.n	800d15a <_svfprintf_r+0x13be>
 800d10e:	a92f      	add	r1, sp, #188	; 0xbc
 800d110:	000c      	movs	r4, r1
 800d112:	3d10      	subs	r5, #16
 800d114:	e7dd      	b.n	800d0d2 <_svfprintf_r+0x1336>
 800d116:	9808      	ldr	r0, [sp, #32]
 800d118:	912e      	str	r1, [sp, #184]	; 0xb8
 800d11a:	c705      	stmia	r7!, {r0, r2}
 800d11c:	932d      	str	r3, [sp, #180]	; 0xb4
 800d11e:	e7e6      	b.n	800d0ee <_svfprintf_r+0x1352>
 800d120:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d122:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d124:	2510      	movs	r5, #16
 800d126:	1a9c      	subs	r4, r3, r2
 800d128:	2c00      	cmp	r4, #0
 800d12a:	dc00      	bgt.n	800d12e <_svfprintf_r+0x1392>
 800d12c:	e567      	b.n	800cbfe <_svfprintf_r+0xe62>
 800d12e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d130:	493a      	ldr	r1, [pc, #232]	; (800d21c <_svfprintf_r+0x1480>)
 800d132:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800d134:	3301      	adds	r3, #1
 800d136:	6039      	str	r1, [r7, #0]
 800d138:	2c10      	cmp	r4, #16
 800d13a:	dc19      	bgt.n	800d170 <_svfprintf_r+0x13d4>
 800d13c:	607c      	str	r4, [r7, #4]
 800d13e:	18a4      	adds	r4, r4, r2
 800d140:	942e      	str	r4, [sp, #184]	; 0xb8
 800d142:	932d      	str	r3, [sp, #180]	; 0xb4
 800d144:	2b07      	cmp	r3, #7
 800d146:	dc00      	bgt.n	800d14a <_svfprintf_r+0x13ae>
 800d148:	e559      	b.n	800cbfe <_svfprintf_r+0xe62>
 800d14a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d14c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d14e:	aa2c      	add	r2, sp, #176	; 0xb0
 800d150:	f002 ff3a 	bl	800ffc8 <__ssprint_r>
 800d154:	2800      	cmp	r0, #0
 800d156:	d100      	bne.n	800d15a <_svfprintf_r+0x13be>
 800d158:	e551      	b.n	800cbfe <_svfprintf_r+0xe62>
 800d15a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d101      	bne.n	800d164 <_svfprintf_r+0x13c8>
 800d160:	f7ff f845 	bl	800c1ee <_svfprintf_r+0x452>
 800d164:	0019      	movs	r1, r3
 800d166:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d168:	f7fd fd80 	bl	800ac6c <_free_r>
 800d16c:	f7ff f83f 	bl	800c1ee <_svfprintf_r+0x452>
 800d170:	3210      	adds	r2, #16
 800d172:	607d      	str	r5, [r7, #4]
 800d174:	922e      	str	r2, [sp, #184]	; 0xb8
 800d176:	932d      	str	r3, [sp, #180]	; 0xb4
 800d178:	3708      	adds	r7, #8
 800d17a:	2b07      	cmp	r3, #7
 800d17c:	dd07      	ble.n	800d18e <_svfprintf_r+0x13f2>
 800d17e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d180:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d182:	aa2c      	add	r2, sp, #176	; 0xb0
 800d184:	f002 ff20 	bl	800ffc8 <__ssprint_r>
 800d188:	2800      	cmp	r0, #0
 800d18a:	d1e6      	bne.n	800d15a <_svfprintf_r+0x13be>
 800d18c:	af2f      	add	r7, sp, #188	; 0xbc
 800d18e:	3c10      	subs	r4, #16
 800d190:	e7cd      	b.n	800d12e <_svfprintf_r+0x1392>
 800d192:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d194:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d196:	f7fd fd69 	bl	800ac6c <_free_r>
 800d19a:	e549      	b.n	800cc30 <_svfprintf_r+0xe94>
 800d19c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d101      	bne.n	800d1a6 <_svfprintf_r+0x140a>
 800d1a2:	f7ff f824 	bl	800c1ee <_svfprintf_r+0x452>
 800d1a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d1a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d1aa:	aa2c      	add	r2, sp, #176	; 0xb0
 800d1ac:	f002 ff0c 	bl	800ffc8 <__ssprint_r>
 800d1b0:	f7ff f81d 	bl	800c1ee <_svfprintf_r+0x452>
 800d1b4:	0034      	movs	r4, r6
 800d1b6:	2a00      	cmp	r2, #0
 800d1b8:	d101      	bne.n	800d1be <_svfprintf_r+0x1422>
 800d1ba:	f7fe ff8c 	bl	800c0d6 <_svfprintf_r+0x33a>
 800d1be:	2b01      	cmp	r3, #1
 800d1c0:	d101      	bne.n	800d1c6 <_svfprintf_r+0x142a>
 800d1c2:	f7ff fc01 	bl	800c9c8 <_svfprintf_r+0xc2c>
 800d1c6:	2b02      	cmp	r3, #2
 800d1c8:	d100      	bne.n	800d1cc <_svfprintf_r+0x1430>
 800d1ca:	e459      	b.n	800ca80 <_svfprintf_r+0xce4>
 800d1cc:	2507      	movs	r5, #7
 800d1ce:	ab58      	add	r3, sp, #352	; 0x160
 800d1d0:	9308      	str	r3, [sp, #32]
 800d1d2:	9a08      	ldr	r2, [sp, #32]
 800d1d4:	0013      	movs	r3, r2
 800d1d6:	3b01      	subs	r3, #1
 800d1d8:	9308      	str	r3, [sp, #32]
 800d1da:	9b06      	ldr	r3, [sp, #24]
 800d1dc:	9908      	ldr	r1, [sp, #32]
 800d1de:	402b      	ands	r3, r5
 800d1e0:	3330      	adds	r3, #48	; 0x30
 800d1e2:	700b      	strb	r3, [r1, #0]
 800d1e4:	9907      	ldr	r1, [sp, #28]
 800d1e6:	074e      	lsls	r6, r1, #29
 800d1e8:	9906      	ldr	r1, [sp, #24]
 800d1ea:	08c8      	lsrs	r0, r1, #3
 800d1ec:	9907      	ldr	r1, [sp, #28]
 800d1ee:	4306      	orrs	r6, r0
 800d1f0:	08c9      	lsrs	r1, r1, #3
 800d1f2:	9107      	str	r1, [sp, #28]
 800d1f4:	0031      	movs	r1, r6
 800d1f6:	9807      	ldr	r0, [sp, #28]
 800d1f8:	9606      	str	r6, [sp, #24]
 800d1fa:	4301      	orrs	r1, r0
 800d1fc:	d1e9      	bne.n	800d1d2 <_svfprintf_r+0x1436>
 800d1fe:	07e1      	lsls	r1, r4, #31
 800d200:	d400      	bmi.n	800d204 <_svfprintf_r+0x1468>
 800d202:	e42a      	b.n	800ca5a <_svfprintf_r+0xcbe>
 800d204:	2b30      	cmp	r3, #48	; 0x30
 800d206:	d100      	bne.n	800d20a <_svfprintf_r+0x146e>
 800d208:	e427      	b.n	800ca5a <_svfprintf_r+0xcbe>
 800d20a:	2130      	movs	r1, #48	; 0x30
 800d20c:	9b08      	ldr	r3, [sp, #32]
 800d20e:	3b01      	subs	r3, #1
 800d210:	7019      	strb	r1, [r3, #0]
 800d212:	1e93      	subs	r3, r2, #2
 800d214:	9308      	str	r3, [sp, #32]
 800d216:	e420      	b.n	800ca5a <_svfprintf_r+0xcbe>
 800d218:	08013140 	.word	0x08013140
 800d21c:	08013130 	.word	0x08013130

0800d220 <__ssvfscanf_r>:
 800d220:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d222:	4ca7      	ldr	r4, [pc, #668]	; (800d4c0 <__ssvfscanf_r+0x2a0>)
 800d224:	44a5      	add	sp, r4
 800d226:	af02      	add	r7, sp, #8
 800d228:	633b      	str	r3, [r7, #48]	; 0x30
 800d22a:	000b      	movs	r3, r1
 800d22c:	6378      	str	r0, [r7, #52]	; 0x34
 800d22e:	6479      	str	r1, [r7, #68]	; 0x44
 800d230:	61ba      	str	r2, [r7, #24]
 800d232:	220c      	movs	r2, #12
 800d234:	5e9a      	ldrsh	r2, [r3, r2]
 800d236:	2380      	movs	r3, #128	; 0x80
 800d238:	019b      	lsls	r3, r3, #6
 800d23a:	421a      	tst	r2, r3
 800d23c:	d105      	bne.n	800d24a <__ssvfscanf_r+0x2a>
 800d23e:	4313      	orrs	r3, r2
 800d240:	818b      	strh	r3, [r1, #12]
 800d242:	4aa0      	ldr	r2, [pc, #640]	; (800d4c4 <__ssvfscanf_r+0x2a4>)
 800d244:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d246:	4013      	ands	r3, r2
 800d248:	664b      	str	r3, [r1, #100]	; 0x64
 800d24a:	2300      	movs	r3, #0
 800d24c:	617b      	str	r3, [r7, #20]
 800d24e:	643b      	str	r3, [r7, #64]	; 0x40
 800d250:	62bb      	str	r3, [r7, #40]	; 0x28
 800d252:	627b      	str	r3, [r7, #36]	; 0x24
 800d254:	63bb      	str	r3, [r7, #56]	; 0x38
 800d256:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d258:	69bb      	ldr	r3, [r7, #24]
 800d25a:	69ba      	ldr	r2, [r7, #24]
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	3201      	adds	r2, #1
 800d260:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d262:	61ba      	str	r2, [r7, #24]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d100      	bne.n	800d26a <__ssvfscanf_r+0x4a>
 800d268:	e0d7      	b.n	800d41a <__ssvfscanf_r+0x1fa>
 800d26a:	2608      	movs	r6, #8
 800d26c:	2108      	movs	r1, #8
 800d26e:	4a96      	ldr	r2, [pc, #600]	; (800d4c8 <__ssvfscanf_r+0x2a8>)
 800d270:	5cd2      	ldrb	r2, [r2, r3]
 800d272:	4016      	ands	r6, r2
 800d274:	420a      	tst	r2, r1
 800d276:	d01d      	beq.n	800d2b4 <__ssvfscanf_r+0x94>
 800d278:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d27a:	685b      	ldr	r3, [r3, #4]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	dd12      	ble.n	800d2a6 <__ssvfscanf_r+0x86>
 800d280:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d282:	4991      	ldr	r1, [pc, #580]	; (800d4c8 <__ssvfscanf_r+0x2a8>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	781a      	ldrb	r2, [r3, #0]
 800d288:	5c8a      	ldrb	r2, [r1, r2]
 800d28a:	2108      	movs	r1, #8
 800d28c:	420a      	tst	r2, r1
 800d28e:	d0e3      	beq.n	800d258 <__ssvfscanf_r+0x38>
 800d290:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d292:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d294:	3201      	adds	r2, #1
 800d296:	63ba      	str	r2, [r7, #56]	; 0x38
 800d298:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d29a:	3301      	adds	r3, #1
 800d29c:	6852      	ldr	r2, [r2, #4]
 800d29e:	600b      	str	r3, [r1, #0]
 800d2a0:	3a01      	subs	r2, #1
 800d2a2:	604a      	str	r2, [r1, #4]
 800d2a4:	e7e8      	b.n	800d278 <__ssvfscanf_r+0x58>
 800d2a6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d2a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d2aa:	f002 ff4d 	bl	8010148 <__ssrefill_r>
 800d2ae:	2800      	cmp	r0, #0
 800d2b0:	d0e6      	beq.n	800d280 <__ssvfscanf_r+0x60>
 800d2b2:	e7d1      	b.n	800d258 <__ssvfscanf_r+0x38>
 800d2b4:	2b25      	cmp	r3, #37	; 0x25
 800d2b6:	d165      	bne.n	800d384 <__ssvfscanf_r+0x164>
 800d2b8:	250a      	movs	r5, #10
 800d2ba:	2480      	movs	r4, #128	; 0x80
 800d2bc:	69ba      	ldr	r2, [r7, #24]
 800d2be:	63fe      	str	r6, [r7, #60]	; 0x3c
 800d2c0:	3b16      	subs	r3, #22
 800d2c2:	69b9      	ldr	r1, [r7, #24]
 800d2c4:	3101      	adds	r1, #1
 800d2c6:	61b9      	str	r1, [r7, #24]
 800d2c8:	7811      	ldrb	r1, [r2, #0]
 800d2ca:	0008      	movs	r0, r1
 800d2cc:	3825      	subs	r0, #37	; 0x25
 800d2ce:	2855      	cmp	r0, #85	; 0x55
 800d2d0:	d900      	bls.n	800d2d4 <__ssvfscanf_r+0xb4>
 800d2d2:	e170      	b.n	800d5b6 <__ssvfscanf_r+0x396>
 800d2d4:	f7f2 ff28 	bl	8000128 <__gnu_thumb1_case_uhi>
 800d2d8:	016f0056 	.word	0x016f0056
 800d2dc:	016f016f 	.word	0x016f016f
 800d2e0:	0081016f 	.word	0x0081016f
 800d2e4:	016f016f 	.word	0x016f016f
 800d2e8:	016f016f 	.word	0x016f016f
 800d2ec:	00b8016f 	.word	0x00b8016f
 800d2f0:	00b800b8 	.word	0x00b800b8
 800d2f4:	00b800b8 	.word	0x00b800b8
 800d2f8:	00b800b8 	.word	0x00b800b8
 800d2fc:	00b800b8 	.word	0x00b800b8
 800d300:	016f00b8 	.word	0x016f00b8
 800d304:	016f016f 	.word	0x016f016f
 800d308:	016f016f 	.word	0x016f016f
 800d30c:	016f016f 	.word	0x016f016f
 800d310:	016f00d8 	.word	0x016f00d8
 800d314:	00c1010a 	.word	0x00c1010a
 800d318:	00d800d8 	.word	0x00d800d8
 800d31c:	016f00d8 	.word	0x016f00d8
 800d320:	016f016f 	.word	0x016f016f
 800d324:	009f016f 	.word	0x009f016f
 800d328:	016f016f 	.word	0x016f016f
 800d32c:	016f00c9 	.word	0x016f00c9
 800d330:	016f016f 	.word	0x016f016f
 800d334:	016f00f0 	.word	0x016f00f0
 800d338:	016f016f 	.word	0x016f016f
 800d33c:	00d1016f 	.word	0x00d1016f
 800d340:	016f016f 	.word	0x016f016f
 800d344:	016f00fe 	.word	0x016f00fe
 800d348:	016f016f 	.word	0x016f016f
 800d34c:	016f016f 	.word	0x016f016f
 800d350:	016f00d8 	.word	0x016f00d8
 800d354:	00c3010c 	.word	0x00c3010c
 800d358:	00d800d8 	.word	0x00d800d8
 800d35c:	009400d8 	.word	0x009400d8
 800d360:	009f012f 	.word	0x009f012f
 800d364:	0088016f 	.word	0x0088016f
 800d368:	011200a9 	.word	0x011200a9
 800d36c:	011000cb 	.word	0x011000cb
 800d370:	016f016f 	.word	0x016f016f
 800d374:	00a600f2 	.word	0x00a600f2
 800d378:	016f00cf 	.word	0x016f00cf
 800d37c:	00d1016f 	.word	0x00d1016f
 800d380:	00a6016f 	.word	0x00a6016f
 800d384:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	dd12      	ble.n	800d3b2 <__ssvfscanf_r+0x192>
 800d38c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d38e:	69ba      	ldr	r2, [r7, #24]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	3a01      	subs	r2, #1
 800d394:	7819      	ldrb	r1, [r3, #0]
 800d396:	7812      	ldrb	r2, [r2, #0]
 800d398:	4291      	cmp	r1, r2
 800d39a:	d13e      	bne.n	800d41a <__ssvfscanf_r+0x1fa>
 800d39c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d39e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d3a0:	6852      	ldr	r2, [r2, #4]
 800d3a2:	3301      	adds	r3, #1
 800d3a4:	600b      	str	r3, [r1, #0]
 800d3a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3a8:	3a01      	subs	r2, #1
 800d3aa:	604a      	str	r2, [r1, #4]
 800d3ac:	3301      	adds	r3, #1
 800d3ae:	63bb      	str	r3, [r7, #56]	; 0x38
 800d3b0:	e752      	b.n	800d258 <__ssvfscanf_r+0x38>
 800d3b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d3b4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d3b6:	f002 fec7 	bl	8010148 <__ssrefill_r>
 800d3ba:	2800      	cmp	r0, #0
 800d3bc:	d0e6      	beq.n	800d38c <__ssvfscanf_r+0x16c>
 800d3be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d003      	beq.n	800d3cc <__ssvfscanf_r+0x1ac>
 800d3c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d3c6:	899b      	ldrh	r3, [r3, #12]
 800d3c8:	065b      	lsls	r3, r3, #25
 800d3ca:	d526      	bpl.n	800d41a <__ssvfscanf_r+0x1fa>
 800d3cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d000      	beq.n	800d3d4 <__ssvfscanf_r+0x1b4>
 800d3d2:	e0f6      	b.n	800d5c2 <__ssvfscanf_r+0x3a2>
 800d3d4:	3b01      	subs	r3, #1
 800d3d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d3d8:	e104      	b.n	800d5e4 <__ssvfscanf_r+0x3c4>
 800d3da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d3dc:	4332      	orrs	r2, r6
 800d3de:	63fa      	str	r2, [r7, #60]	; 0x3c
 800d3e0:	d11b      	bne.n	800d41a <__ssvfscanf_r+0x1fa>
 800d3e2:	2610      	movs	r6, #16
 800d3e4:	69ba      	ldr	r2, [r7, #24]
 800d3e6:	e76c      	b.n	800d2c2 <__ssvfscanf_r+0xa2>
 800d3e8:	421e      	tst	r6, r3
 800d3ea:	d116      	bne.n	800d41a <__ssvfscanf_r+0x1fa>
 800d3ec:	7851      	ldrb	r1, [r2, #1]
 800d3ee:	296c      	cmp	r1, #108	; 0x6c
 800d3f0:	d103      	bne.n	800d3fa <__ssvfscanf_r+0x1da>
 800d3f2:	3202      	adds	r2, #2
 800d3f4:	61ba      	str	r2, [r7, #24]
 800d3f6:	2202      	movs	r2, #2
 800d3f8:	e000      	b.n	800d3fc <__ssvfscanf_r+0x1dc>
 800d3fa:	2201      	movs	r2, #1
 800d3fc:	4316      	orrs	r6, r2
 800d3fe:	e7f1      	b.n	800d3e4 <__ssvfscanf_r+0x1c4>
 800d400:	421e      	tst	r6, r3
 800d402:	d10a      	bne.n	800d41a <__ssvfscanf_r+0x1fa>
 800d404:	7851      	ldrb	r1, [r2, #1]
 800d406:	2968      	cmp	r1, #104	; 0x68
 800d408:	d103      	bne.n	800d412 <__ssvfscanf_r+0x1f2>
 800d40a:	3202      	adds	r2, #2
 800d40c:	61ba      	str	r2, [r7, #24]
 800d40e:	2208      	movs	r2, #8
 800d410:	e7f4      	b.n	800d3fc <__ssvfscanf_r+0x1dc>
 800d412:	2204      	movs	r2, #4
 800d414:	e7f2      	b.n	800d3fc <__ssvfscanf_r+0x1dc>
 800d416:	421e      	tst	r6, r3
 800d418:	d0ed      	beq.n	800d3f6 <__ssvfscanf_r+0x1d6>
 800d41a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d000      	beq.n	800d422 <__ssvfscanf_r+0x202>
 800d420:	e0da      	b.n	800d5d8 <__ssvfscanf_r+0x3b8>
 800d422:	e0df      	b.n	800d5e4 <__ssvfscanf_r+0x3c4>
 800d424:	421e      	tst	r6, r3
 800d426:	d0dd      	beq.n	800d3e4 <__ssvfscanf_r+0x1c4>
 800d428:	e7f7      	b.n	800d41a <__ssvfscanf_r+0x1fa>
 800d42a:	228f      	movs	r2, #143	; 0x8f
 800d42c:	218f      	movs	r1, #143	; 0x8f
 800d42e:	4032      	ands	r2, r6
 800d430:	420e      	tst	r6, r1
 800d432:	d1f2      	bne.n	800d41a <__ssvfscanf_r+0x1fa>
 800d434:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d436:	2900      	cmp	r1, #0
 800d438:	d104      	bne.n	800d444 <__ssvfscanf_r+0x224>
 800d43a:	b082      	sub	sp, #8
 800d43c:	a902      	add	r1, sp, #8
 800d43e:	6439      	str	r1, [r7, #64]	; 0x40
 800d440:	600a      	str	r2, [r1, #0]
 800d442:	604a      	str	r2, [r1, #4]
 800d444:	4326      	orrs	r6, r4
 800d446:	e7cd      	b.n	800d3e4 <__ssvfscanf_r+0x1c4>
 800d448:	228f      	movs	r2, #143	; 0x8f
 800d44a:	4216      	tst	r6, r2
 800d44c:	d1e5      	bne.n	800d41a <__ssvfscanf_r+0x1fa>
 800d44e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d450:	436a      	muls	r2, r5
 800d452:	3a30      	subs	r2, #48	; 0x30
 800d454:	188a      	adds	r2, r1, r2
 800d456:	63fa      	str	r2, [r7, #60]	; 0x3c
 800d458:	e7c4      	b.n	800d3e4 <__ssvfscanf_r+0x1c4>
 800d45a:	2301      	movs	r3, #1
 800d45c:	431e      	orrs	r6, r3
 800d45e:	4b1b      	ldr	r3, [pc, #108]	; (800d4cc <__ssvfscanf_r+0x2ac>)
 800d460:	617b      	str	r3, [r7, #20]
 800d462:	230a      	movs	r3, #10
 800d464:	2403      	movs	r4, #3
 800d466:	627b      	str	r3, [r7, #36]	; 0x24
 800d468:	e00f      	b.n	800d48a <__ssvfscanf_r+0x26a>
 800d46a:	2301      	movs	r3, #1
 800d46c:	431e      	orrs	r6, r3
 800d46e:	4b18      	ldr	r3, [pc, #96]	; (800d4d0 <__ssvfscanf_r+0x2b0>)
 800d470:	617b      	str	r3, [r7, #20]
 800d472:	2308      	movs	r3, #8
 800d474:	e7f6      	b.n	800d464 <__ssvfscanf_r+0x244>
 800d476:	4b16      	ldr	r3, [pc, #88]	; (800d4d0 <__ssvfscanf_r+0x2b0>)
 800d478:	e7f2      	b.n	800d460 <__ssvfscanf_r+0x240>
 800d47a:	2380      	movs	r3, #128	; 0x80
 800d47c:	009b      	lsls	r3, r3, #2
 800d47e:	431e      	orrs	r6, r3
 800d480:	4b13      	ldr	r3, [pc, #76]	; (800d4d0 <__ssvfscanf_r+0x2b0>)
 800d482:	617b      	str	r3, [r7, #20]
 800d484:	2310      	movs	r3, #16
 800d486:	e7ed      	b.n	800d464 <__ssvfscanf_r+0x244>
 800d488:	2404      	movs	r4, #4
 800d48a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d48c:	685b      	ldr	r3, [r3, #4]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	dd55      	ble.n	800d53e <__ssvfscanf_r+0x31e>
 800d492:	0673      	lsls	r3, r6, #25
 800d494:	d407      	bmi.n	800d4a6 <__ssvfscanf_r+0x286>
 800d496:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d498:	490b      	ldr	r1, [pc, #44]	; (800d4c8 <__ssvfscanf_r+0x2a8>)
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	781a      	ldrb	r2, [r3, #0]
 800d49e:	5c8a      	ldrb	r2, [r1, r2]
 800d4a0:	2108      	movs	r1, #8
 800d4a2:	420a      	tst	r2, r1
 800d4a4:	d152      	bne.n	800d54c <__ssvfscanf_r+0x32c>
 800d4a6:	1e60      	subs	r0, r4, #1
 800d4a8:	2803      	cmp	r0, #3
 800d4aa:	d863      	bhi.n	800d574 <__ssvfscanf_r+0x354>
 800d4ac:	f7f2 fe3c 	bl	8000128 <__gnu_thumb1_case_uhi>
 800d4b0:	03bd01da 	.word	0x03bd01da
 800d4b4:	068a0579 	.word	0x068a0579
 800d4b8:	2301      	movs	r3, #1
 800d4ba:	431e      	orrs	r6, r3
 800d4bc:	2402      	movs	r4, #2
 800d4be:	e7e4      	b.n	800d48a <__ssvfscanf_r+0x26a>
 800d4c0:	fffffd34 	.word	0xfffffd34
 800d4c4:	ffffdfff 	.word	0xffffdfff
 800d4c8:	08012e29 	.word	0x08012e29
 800d4cc:	0800a671 	.word	0x0800a671
 800d4d0:	0800fc79 	.word	0x0800fc79
 800d4d4:	2248      	movs	r2, #72	; 0x48
 800d4d6:	2318      	movs	r3, #24
 800d4d8:	189b      	adds	r3, r3, r2
 800d4da:	19d8      	adds	r0, r3, r7
 800d4dc:	69b9      	ldr	r1, [r7, #24]
 800d4de:	f001 f9d7 	bl	800e890 <__sccl>
 800d4e2:	2340      	movs	r3, #64	; 0x40
 800d4e4:	2401      	movs	r4, #1
 800d4e6:	61b8      	str	r0, [r7, #24]
 800d4e8:	431e      	orrs	r6, r3
 800d4ea:	e7ce      	b.n	800d48a <__ssvfscanf_r+0x26a>
 800d4ec:	2301      	movs	r3, #1
 800d4ee:	431e      	orrs	r6, r3
 800d4f0:	2340      	movs	r3, #64	; 0x40
 800d4f2:	2400      	movs	r4, #0
 800d4f4:	431e      	orrs	r6, r3
 800d4f6:	e7c8      	b.n	800d48a <__ssvfscanf_r+0x26a>
 800d4f8:	2388      	movs	r3, #136	; 0x88
 800d4fa:	e7bf      	b.n	800d47c <__ssvfscanf_r+0x25c>
 800d4fc:	06f3      	lsls	r3, r6, #27
 800d4fe:	d500      	bpl.n	800d502 <__ssvfscanf_r+0x2e2>
 800d500:	e6aa      	b.n	800d258 <__ssvfscanf_r+0x38>
 800d502:	2108      	movs	r1, #8
 800d504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d506:	cb04      	ldmia	r3!, {r2}
 800d508:	420e      	tst	r6, r1
 800d50a:	d003      	beq.n	800d514 <__ssvfscanf_r+0x2f4>
 800d50c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d50e:	7011      	strb	r1, [r2, #0]
 800d510:	633b      	str	r3, [r7, #48]	; 0x30
 800d512:	e6a1      	b.n	800d258 <__ssvfscanf_r+0x38>
 800d514:	0771      	lsls	r1, r6, #29
 800d516:	d502      	bpl.n	800d51e <__ssvfscanf_r+0x2fe>
 800d518:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d51a:	8011      	strh	r1, [r2, #0]
 800d51c:	e7f8      	b.n	800d510 <__ssvfscanf_r+0x2f0>
 800d51e:	07f1      	lsls	r1, r6, #31
 800d520:	d502      	bpl.n	800d528 <__ssvfscanf_r+0x308>
 800d522:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d524:	6011      	str	r1, [r2, #0]
 800d526:	e7f3      	b.n	800d510 <__ssvfscanf_r+0x2f0>
 800d528:	07b6      	lsls	r6, r6, #30
 800d52a:	d5fa      	bpl.n	800d522 <__ssvfscanf_r+0x302>
 800d52c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d52e:	6011      	str	r1, [r2, #0]
 800d530:	17c9      	asrs	r1, r1, #31
 800d532:	6051      	str	r1, [r2, #4]
 800d534:	e7ec      	b.n	800d510 <__ssvfscanf_r+0x2f0>
 800d536:	4ba2      	ldr	r3, [pc, #648]	; (800d7c0 <__ssvfscanf_r+0x5a0>)
 800d538:	617b      	str	r3, [r7, #20]
 800d53a:	2300      	movs	r3, #0
 800d53c:	e792      	b.n	800d464 <__ssvfscanf_r+0x244>
 800d53e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d540:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d542:	f002 fe01 	bl	8010148 <__ssrefill_r>
 800d546:	2800      	cmp	r0, #0
 800d548:	d0a3      	beq.n	800d492 <__ssvfscanf_r+0x272>
 800d54a:	e738      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800d54c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d54e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d550:	3201      	adds	r2, #1
 800d552:	63ba      	str	r2, [r7, #56]	; 0x38
 800d554:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d556:	6852      	ldr	r2, [r2, #4]
 800d558:	3a01      	subs	r2, #1
 800d55a:	604a      	str	r2, [r1, #4]
 800d55c:	2a00      	cmp	r2, #0
 800d55e:	dd02      	ble.n	800d566 <__ssvfscanf_r+0x346>
 800d560:	3301      	adds	r3, #1
 800d562:	600b      	str	r3, [r1, #0]
 800d564:	e797      	b.n	800d496 <__ssvfscanf_r+0x276>
 800d566:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d568:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d56a:	f002 fded 	bl	8010148 <__ssrefill_r>
 800d56e:	2800      	cmp	r0, #0
 800d570:	d091      	beq.n	800d496 <__ssvfscanf_r+0x276>
 800d572:	e724      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800d574:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d576:	2301      	movs	r3, #1
 800d578:	2a00      	cmp	r2, #0
 800d57a:	d100      	bne.n	800d57e <__ssvfscanf_r+0x35e>
 800d57c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d57e:	2210      	movs	r2, #16
 800d580:	0034      	movs	r4, r6
 800d582:	4032      	ands	r2, r6
 800d584:	623a      	str	r2, [r7, #32]
 800d586:	401c      	ands	r4, r3
 800d588:	421e      	tst	r6, r3
 800d58a:	d100      	bne.n	800d58e <__ssvfscanf_r+0x36e>
 800d58c:	e0f3      	b.n	800d776 <__ssvfscanf_r+0x556>
 800d58e:	2a00      	cmp	r2, #0
 800d590:	d000      	beq.n	800d594 <__ssvfscanf_r+0x374>
 800d592:	e0b6      	b.n	800d702 <__ssvfscanf_r+0x4e2>
 800d594:	2080      	movs	r0, #128	; 0x80
 800d596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d598:	cb10      	ldmia	r3!, {r4}
 800d59a:	613b      	str	r3, [r7, #16]
 800d59c:	4206      	tst	r6, r0
 800d59e:	d100      	bne.n	800d5a2 <__ssvfscanf_r+0x382>
 800d5a0:	e0b7      	b.n	800d712 <__ssvfscanf_r+0x4f2>
 800d5a2:	2c00      	cmp	r4, #0
 800d5a4:	d007      	beq.n	800d5b6 <__ssvfscanf_r+0x396>
 800d5a6:	f7fb ff6d 	bl	8009484 <malloc>
 800d5aa:	6338      	str	r0, [r7, #48]	; 0x30
 800d5ac:	2800      	cmp	r0, #0
 800d5ae:	d11f      	bne.n	800d5f0 <__ssvfscanf_r+0x3d0>
 800d5b0:	2301      	movs	r3, #1
 800d5b2:	425b      	negs	r3, r3
 800d5b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d5b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d013      	beq.n	800d5e4 <__ssvfscanf_r+0x3c4>
 800d5bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5be:	3301      	adds	r3, #1
 800d5c0:	d10a      	bne.n	800d5d8 <__ssvfscanf_r+0x3b8>
 800d5c2:	2400      	movs	r4, #0
 800d5c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d5c6:	681d      	ldr	r5, [r3, #0]
 800d5c8:	88db      	ldrh	r3, [r3, #6]
 800d5ca:	42a3      	cmp	r3, r4
 800d5cc:	dd01      	ble.n	800d5d2 <__ssvfscanf_r+0x3b2>
 800d5ce:	f001 f82a 	bl	800e626 <__ssvfscanf_r+0x1406>
 800d5d2:	2301      	movs	r3, #1
 800d5d4:	425b      	negs	r3, r3
 800d5d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d5d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d5da:	6818      	ldr	r0, [r3, #0]
 800d5dc:	2800      	cmp	r0, #0
 800d5de:	d001      	beq.n	800d5e4 <__ssvfscanf_r+0x3c4>
 800d5e0:	f7fb ff5a 	bl	8009498 <free>
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d5e8:	23b1      	movs	r3, #177	; 0xb1
 800d5ea:	009b      	lsls	r3, r3, #2
 800d5ec:	449d      	add	sp, r3
 800d5ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5f2:	6023      	str	r3, [r4, #0]
 800d5f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d5f6:	88de      	ldrh	r6, [r3, #6]
 800d5f8:	889d      	ldrh	r5, [r3, #4]
 800d5fa:	42ae      	cmp	r6, r5
 800d5fc:	d30e      	bcc.n	800d61c <__ssvfscanf_r+0x3fc>
 800d5fe:	4b71      	ldr	r3, [pc, #452]	; (800d7c4 <__ssvfscanf_r+0x5a4>)
 800d600:	429d      	cmp	r5, r3
 800d602:	d8d5      	bhi.n	800d5b0 <__ssvfscanf_r+0x390>
 800d604:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d606:	3508      	adds	r5, #8
 800d608:	b2ad      	uxth	r5, r5
 800d60a:	6818      	ldr	r0, [r3, #0]
 800d60c:	00a9      	lsls	r1, r5, #2
 800d60e:	f002 f901 	bl	800f814 <realloc>
 800d612:	2800      	cmp	r0, #0
 800d614:	d0cc      	beq.n	800d5b0 <__ssvfscanf_r+0x390>
 800d616:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d618:	6018      	str	r0, [r3, #0]
 800d61a:	809d      	strh	r5, [r3, #4]
 800d61c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d61e:	1c72      	adds	r2, r6, #1
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	00b6      	lsls	r6, r6, #2
 800d624:	50f4      	str	r4, [r6, r3]
 800d626:	2320      	movs	r3, #32
 800d628:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d62a:	0026      	movs	r6, r4
 800d62c:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800d62e:	80ca      	strh	r2, [r1, #6]
 800d630:	61fb      	str	r3, [r7, #28]
 800d632:	2500      	movs	r5, #0
 800d634:	f7fd f9fe 	bl	800aa34 <__locale_mb_cur_max>
 800d638:	42a8      	cmp	r0, r5
 800d63a:	d100      	bne.n	800d63e <__ssvfscanf_r+0x41e>
 800d63c:	e6bf      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800d63e:	1c6a      	adds	r2, r5, #1
 800d640:	60fa      	str	r2, [r7, #12]
 800d642:	228c      	movs	r2, #140	; 0x8c
 800d644:	2048      	movs	r0, #72	; 0x48
 800d646:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d648:	0052      	lsls	r2, r2, #1
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	1812      	adds	r2, r2, r0
 800d64e:	7819      	ldrb	r1, [r3, #0]
 800d650:	19d2      	adds	r2, r2, r7
 800d652:	5551      	strb	r1, [r2, r5]
 800d654:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d656:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d658:	6852      	ldr	r2, [r2, #4]
 800d65a:	3301      	adds	r3, #1
 800d65c:	600b      	str	r3, [r1, #0]
 800d65e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d660:	3a01      	subs	r2, #1
 800d662:	604a      	str	r2, [r1, #4]
 800d664:	2b03      	cmp	r3, #3
 800d666:	d102      	bne.n	800d66e <__ssvfscanf_r+0x44e>
 800d668:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d66a:	2b04      	cmp	r3, #4
 800d66c:	d007      	beq.n	800d67e <__ssvfscanf_r+0x45e>
 800d66e:	2048      	movs	r0, #72	; 0x48
 800d670:	2310      	movs	r3, #16
 800d672:	181b      	adds	r3, r3, r0
 800d674:	2208      	movs	r2, #8
 800d676:	2100      	movs	r1, #0
 800d678:	19d8      	adds	r0, r3, r7
 800d67a:	f7fd f997 	bl	800a9ac <memset>
 800d67e:	2148      	movs	r1, #72	; 0x48
 800d680:	2310      	movs	r3, #16
 800d682:	228c      	movs	r2, #140	; 0x8c
 800d684:	185b      	adds	r3, r3, r1
 800d686:	0052      	lsls	r2, r2, #1
 800d688:	19db      	adds	r3, r3, r7
 800d68a:	1852      	adds	r2, r2, r1
 800d68c:	9300      	str	r3, [sp, #0]
 800d68e:	0021      	movs	r1, r4
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d694:	19d2      	adds	r2, r2, r7
 800d696:	f002 fc57 	bl	800ff48 <_mbrtowc_r>
 800d69a:	0003      	movs	r3, r0
 800d69c:	62b8      	str	r0, [r7, #40]	; 0x28
 800d69e:	3301      	adds	r3, #1
 800d6a0:	d100      	bne.n	800d6a4 <__ssvfscanf_r+0x484>
 800d6a2:	e68c      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800d6a4:	2800      	cmp	r0, #0
 800d6a6:	d139      	bne.n	800d71c <__ssvfscanf_r+0x4fc>
 800d6a8:	6a3b      	ldr	r3, [r7, #32]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d100      	bne.n	800d6b0 <__ssvfscanf_r+0x490>
 800d6ae:	6023      	str	r3, [r4, #0]
 800d6b0:	68fa      	ldr	r2, [r7, #12]
 800d6b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6b4:	4694      	mov	ip, r2
 800d6b6:	4463      	add	r3, ip
 800d6b8:	63bb      	str	r3, [r7, #56]	; 0x38
 800d6ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6bc:	2b03      	cmp	r3, #3
 800d6be:	d102      	bne.n	800d6c6 <__ssvfscanf_r+0x4a6>
 800d6c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d6c2:	2b04      	cmp	r3, #4
 800d6c4:	d002      	beq.n	800d6cc <__ssvfscanf_r+0x4ac>
 800d6c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d6c8:	3b01      	subs	r3, #1
 800d6ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d6cc:	6a3b      	ldr	r3, [r7, #32]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d115      	bne.n	800d6fe <__ssvfscanf_r+0x4de>
 800d6d2:	2e00      	cmp	r6, #0
 800d6d4:	d012      	beq.n	800d6fc <__ssvfscanf_r+0x4dc>
 800d6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6d8:	69fa      	ldr	r2, [r7, #28]
 800d6da:	1ae5      	subs	r5, r4, r3
 800d6dc:	10ab      	asrs	r3, r5, #2
 800d6de:	4293      	cmp	r3, r2
 800d6e0:	d30c      	bcc.n	800d6fc <__ssvfscanf_r+0x4dc>
 800d6e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d6e4:	00d1      	lsls	r1, r2, #3
 800d6e6:	f002 f895 	bl	800f814 <realloc>
 800d6ea:	6338      	str	r0, [r7, #48]	; 0x30
 800d6ec:	2800      	cmp	r0, #0
 800d6ee:	d100      	bne.n	800d6f2 <__ssvfscanf_r+0x4d2>
 800d6f0:	e75e      	b.n	800d5b0 <__ssvfscanf_r+0x390>
 800d6f2:	69fb      	ldr	r3, [r7, #28]
 800d6f4:	1944      	adds	r4, r0, r5
 800d6f6:	005b      	lsls	r3, r3, #1
 800d6f8:	6030      	str	r0, [r6, #0]
 800d6fa:	61fb      	str	r3, [r7, #28]
 800d6fc:	3404      	adds	r4, #4
 800d6fe:	2500      	movs	r5, #0
 800d700:	e010      	b.n	800d724 <__ssvfscanf_r+0x504>
 800d702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d704:	613b      	str	r3, [r7, #16]
 800d706:	2300      	movs	r3, #0
 800d708:	001e      	movs	r6, r3
 800d70a:	001c      	movs	r4, r3
 800d70c:	61fb      	str	r3, [r7, #28]
 800d70e:	633b      	str	r3, [r7, #48]	; 0x30
 800d710:	e78f      	b.n	800d632 <__ssvfscanf_r+0x412>
 800d712:	6a3b      	ldr	r3, [r7, #32]
 800d714:	001e      	movs	r6, r3
 800d716:	61fb      	str	r3, [r7, #28]
 800d718:	633b      	str	r3, [r7, #48]	; 0x30
 800d71a:	e78a      	b.n	800d632 <__ssvfscanf_r+0x412>
 800d71c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d71e:	68fd      	ldr	r5, [r7, #12]
 800d720:	3302      	adds	r3, #2
 800d722:	d1c5      	bne.n	800d6b0 <__ssvfscanf_r+0x490>
 800d724:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d726:	685b      	ldr	r3, [r3, #4]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	dc12      	bgt.n	800d752 <__ssvfscanf_r+0x532>
 800d72c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d72e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d730:	f002 fd0a 	bl	8010148 <__ssrefill_r>
 800d734:	2800      	cmp	r0, #0
 800d736:	d00c      	beq.n	800d752 <__ssvfscanf_r+0x532>
 800d738:	2d00      	cmp	r5, #0
 800d73a:	d000      	beq.n	800d73e <__ssvfscanf_r+0x51e>
 800d73c:	e63f      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800d73e:	2e00      	cmp	r6, #0
 800d740:	d10c      	bne.n	800d75c <__ssvfscanf_r+0x53c>
 800d742:	6a3b      	ldr	r3, [r7, #32]
 800d744:	425a      	negs	r2, r3
 800d746:	4153      	adcs	r3, r2
 800d748:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d74a:	18d3      	adds	r3, r2, r3
 800d74c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d74e:	693b      	ldr	r3, [r7, #16]
 800d750:	e6de      	b.n	800d510 <__ssvfscanf_r+0x2f0>
 800d752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d754:	2b00      	cmp	r3, #0
 800d756:	d000      	beq.n	800d75a <__ssvfscanf_r+0x53a>
 800d758:	e76c      	b.n	800d634 <__ssvfscanf_r+0x414>
 800d75a:	e7f0      	b.n	800d73e <__ssvfscanf_r+0x51e>
 800d75c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d75e:	69fa      	ldr	r2, [r7, #28]
 800d760:	1ae1      	subs	r1, r4, r3
 800d762:	108b      	asrs	r3, r1, #2
 800d764:	429a      	cmp	r2, r3
 800d766:	d9ec      	bls.n	800d742 <__ssvfscanf_r+0x522>
 800d768:	6830      	ldr	r0, [r6, #0]
 800d76a:	f002 f853 	bl	800f814 <realloc>
 800d76e:	2800      	cmp	r0, #0
 800d770:	d0e7      	beq.n	800d742 <__ssvfscanf_r+0x522>
 800d772:	6030      	str	r0, [r6, #0]
 800d774:	e7e5      	b.n	800d742 <__ssvfscanf_r+0x522>
 800d776:	6a3b      	ldr	r3, [r7, #32]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d025      	beq.n	800d7c8 <__ssvfscanf_r+0x5a8>
 800d77c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d77e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d780:	685b      	ldr	r3, [r3, #4]
 800d782:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d784:	6812      	ldr	r2, [r2, #0]
 800d786:	4299      	cmp	r1, r3
 800d788:	dd11      	ble.n	800d7ae <__ssvfscanf_r+0x58e>
 800d78a:	1ac9      	subs	r1, r1, r3
 800d78c:	18d2      	adds	r2, r2, r3
 800d78e:	18e4      	adds	r4, r4, r3
 800d790:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d792:	63f9      	str	r1, [r7, #60]	; 0x3c
 800d794:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d796:	0019      	movs	r1, r3
 800d798:	601a      	str	r2, [r3, #0]
 800d79a:	f002 fcd5 	bl	8010148 <__ssrefill_r>
 800d79e:	2800      	cmp	r0, #0
 800d7a0:	d0ec      	beq.n	800d77c <__ssvfscanf_r+0x55c>
 800d7a2:	2c00      	cmp	r4, #0
 800d7a4:	d100      	bne.n	800d7a8 <__ssvfscanf_r+0x588>
 800d7a6:	e60a      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800d7a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7aa:	191b      	adds	r3, r3, r4
 800d7ac:	e5ff      	b.n	800d3ae <__ssvfscanf_r+0x18e>
 800d7ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d7b0:	1a5b      	subs	r3, r3, r1
 800d7b2:	1864      	adds	r4, r4, r1
 800d7b4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d7b6:	604b      	str	r3, [r1, #4]
 800d7b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d7ba:	18d2      	adds	r2, r2, r3
 800d7bc:	600a      	str	r2, [r1, #0]
 800d7be:	e7f3      	b.n	800d7a8 <__ssvfscanf_r+0x588>
 800d7c0:	0800a671 	.word	0x0800a671
 800d7c4:	0000fff6 	.word	0x0000fff6
 800d7c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7ca:	0034      	movs	r4, r6
 800d7cc:	cb20      	ldmia	r3!, {r5}
 800d7ce:	633b      	str	r3, [r7, #48]	; 0x30
 800d7d0:	2380      	movs	r3, #128	; 0x80
 800d7d2:	401c      	ands	r4, r3
 800d7d4:	421e      	tst	r6, r3
 800d7d6:	d028      	beq.n	800d82a <__ssvfscanf_r+0x60a>
 800d7d8:	2d00      	cmp	r5, #0
 800d7da:	d100      	bne.n	800d7de <__ssvfscanf_r+0x5be>
 800d7dc:	e61d      	b.n	800d41a <__ssvfscanf_r+0x1fa>
 800d7de:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d7e0:	f7fb fe50 	bl	8009484 <malloc>
 800d7e4:	6238      	str	r0, [r7, #32]
 800d7e6:	2800      	cmp	r0, #0
 800d7e8:	d100      	bne.n	800d7ec <__ssvfscanf_r+0x5cc>
 800d7ea:	e5ef      	b.n	800d3cc <__ssvfscanf_r+0x1ac>
 800d7ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d7ee:	6028      	str	r0, [r5, #0]
 800d7f0:	88de      	ldrh	r6, [r3, #6]
 800d7f2:	889c      	ldrh	r4, [r3, #4]
 800d7f4:	6818      	ldr	r0, [r3, #0]
 800d7f6:	42a6      	cmp	r6, r4
 800d7f8:	d30e      	bcc.n	800d818 <__ssvfscanf_r+0x5f8>
 800d7fa:	4bbf      	ldr	r3, [pc, #764]	; (800daf8 <__ssvfscanf_r+0x8d8>)
 800d7fc:	429c      	cmp	r4, r3
 800d7fe:	d900      	bls.n	800d802 <__ssvfscanf_r+0x5e2>
 800d800:	e6df      	b.n	800d5c2 <__ssvfscanf_r+0x3a2>
 800d802:	3408      	adds	r4, #8
 800d804:	b2a4      	uxth	r4, r4
 800d806:	00a1      	lsls	r1, r4, #2
 800d808:	f002 f804 	bl	800f814 <realloc>
 800d80c:	2800      	cmp	r0, #0
 800d80e:	d100      	bne.n	800d812 <__ssvfscanf_r+0x5f2>
 800d810:	e6d7      	b.n	800d5c2 <__ssvfscanf_r+0x3a2>
 800d812:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d814:	6018      	str	r0, [r3, #0]
 800d816:	809c      	strh	r4, [r3, #4]
 800d818:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d81a:	1c72      	adds	r2, r6, #1
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d820:	00b6      	lsls	r6, r6, #2
 800d822:	002c      	movs	r4, r5
 800d824:	50f5      	str	r5, [r6, r3]
 800d826:	6a3d      	ldr	r5, [r7, #32]
 800d828:	80ca      	strh	r2, [r1, #6]
 800d82a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d82c:	0029      	movs	r1, r5
 800d82e:	9300      	str	r3, [sp, #0]
 800d830:	2201      	movs	r2, #1
 800d832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d834:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d836:	f002 fca6 	bl	8010186 <_sfread_r>
 800d83a:	1e05      	subs	r5, r0, #0
 800d83c:	d100      	bne.n	800d840 <__ssvfscanf_r+0x620>
 800d83e:	e5be      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800d840:	2c00      	cmp	r4, #0
 800d842:	d009      	beq.n	800d858 <__ssvfscanf_r+0x638>
 800d844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d846:	4283      	cmp	r3, r0
 800d848:	d906      	bls.n	800d858 <__ssvfscanf_r+0x638>
 800d84a:	0001      	movs	r1, r0
 800d84c:	6820      	ldr	r0, [r4, #0]
 800d84e:	f001 ffe1 	bl	800f814 <realloc>
 800d852:	2800      	cmp	r0, #0
 800d854:	d000      	beq.n	800d858 <__ssvfscanf_r+0x638>
 800d856:	6020      	str	r0, [r4, #0]
 800d858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d85a:	195b      	adds	r3, r3, r5
 800d85c:	63bb      	str	r3, [r7, #56]	; 0x38
 800d85e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d860:	3301      	adds	r3, #1
 800d862:	e4f8      	b.n	800d256 <__ssvfscanf_r+0x36>
 800d864:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d866:	2b00      	cmp	r3, #0
 800d868:	d101      	bne.n	800d86e <__ssvfscanf_r+0x64e>
 800d86a:	3b01      	subs	r3, #1
 800d86c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d86e:	2210      	movs	r2, #16
 800d870:	2301      	movs	r3, #1
 800d872:	0034      	movs	r4, r6
 800d874:	4032      	ands	r2, r6
 800d876:	401c      	ands	r4, r3
 800d878:	623a      	str	r2, [r7, #32]
 800d87a:	421e      	tst	r6, r3
 800d87c:	d100      	bne.n	800d880 <__ssvfscanf_r+0x660>
 800d87e:	e116      	b.n	800daae <__ssvfscanf_r+0x88e>
 800d880:	2a00      	cmp	r2, #0
 800d882:	d000      	beq.n	800d886 <__ssvfscanf_r+0x666>
 800d884:	e0b0      	b.n	800d9e8 <__ssvfscanf_r+0x7c8>
 800d886:	2080      	movs	r0, #128	; 0x80
 800d888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d88a:	cb10      	ldmia	r3!, {r4}
 800d88c:	60fb      	str	r3, [r7, #12]
 800d88e:	4206      	tst	r6, r0
 800d890:	d100      	bne.n	800d894 <__ssvfscanf_r+0x674>
 800d892:	e0b2      	b.n	800d9fa <__ssvfscanf_r+0x7da>
 800d894:	2c00      	cmp	r4, #0
 800d896:	d100      	bne.n	800d89a <__ssvfscanf_r+0x67a>
 800d898:	e68d      	b.n	800d5b6 <__ssvfscanf_r+0x396>
 800d89a:	f7fb fdf3 	bl	8009484 <malloc>
 800d89e:	6338      	str	r0, [r7, #48]	; 0x30
 800d8a0:	2800      	cmp	r0, #0
 800d8a2:	d100      	bne.n	800d8a6 <__ssvfscanf_r+0x686>
 800d8a4:	e684      	b.n	800d5b0 <__ssvfscanf_r+0x390>
 800d8a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8a8:	6023      	str	r3, [r4, #0]
 800d8aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8ac:	88de      	ldrh	r6, [r3, #6]
 800d8ae:	889d      	ldrh	r5, [r3, #4]
 800d8b0:	42ae      	cmp	r6, r5
 800d8b2:	d310      	bcc.n	800d8d6 <__ssvfscanf_r+0x6b6>
 800d8b4:	4b90      	ldr	r3, [pc, #576]	; (800daf8 <__ssvfscanf_r+0x8d8>)
 800d8b6:	429d      	cmp	r5, r3
 800d8b8:	d900      	bls.n	800d8bc <__ssvfscanf_r+0x69c>
 800d8ba:	e679      	b.n	800d5b0 <__ssvfscanf_r+0x390>
 800d8bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8be:	3508      	adds	r5, #8
 800d8c0:	b2ad      	uxth	r5, r5
 800d8c2:	6818      	ldr	r0, [r3, #0]
 800d8c4:	00a9      	lsls	r1, r5, #2
 800d8c6:	f001 ffa5 	bl	800f814 <realloc>
 800d8ca:	2800      	cmp	r0, #0
 800d8cc:	d100      	bne.n	800d8d0 <__ssvfscanf_r+0x6b0>
 800d8ce:	e66f      	b.n	800d5b0 <__ssvfscanf_r+0x390>
 800d8d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8d2:	6018      	str	r0, [r3, #0]
 800d8d4:	809d      	strh	r5, [r3, #4]
 800d8d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d8d8:	1c72      	adds	r2, r6, #1
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	00b6      	lsls	r6, r6, #2
 800d8de:	50f4      	str	r4, [r6, r3]
 800d8e0:	2320      	movs	r3, #32
 800d8e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d8e4:	0026      	movs	r6, r4
 800d8e6:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800d8e8:	80ca      	strh	r2, [r1, #6]
 800d8ea:	613b      	str	r3, [r7, #16]
 800d8ec:	2500      	movs	r5, #0
 800d8ee:	f7fd f8a1 	bl	800aa34 <__locale_mb_cur_max>
 800d8f2:	42a8      	cmp	r0, r5
 800d8f4:	d100      	bne.n	800d8f8 <__ssvfscanf_r+0x6d8>
 800d8f6:	e562      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800d8f8:	1c6a      	adds	r2, r5, #1
 800d8fa:	61fa      	str	r2, [r7, #28]
 800d8fc:	228c      	movs	r2, #140	; 0x8c
 800d8fe:	2048      	movs	r0, #72	; 0x48
 800d900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d902:	0052      	lsls	r2, r2, #1
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	1812      	adds	r2, r2, r0
 800d908:	7819      	ldrb	r1, [r3, #0]
 800d90a:	19d2      	adds	r2, r2, r7
 800d90c:	5551      	strb	r1, [r2, r5]
 800d90e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d910:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d912:	6852      	ldr	r2, [r2, #4]
 800d914:	3301      	adds	r3, #1
 800d916:	600b      	str	r3, [r1, #0]
 800d918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d91a:	3a01      	subs	r2, #1
 800d91c:	604a      	str	r2, [r1, #4]
 800d91e:	2b03      	cmp	r3, #3
 800d920:	d102      	bne.n	800d928 <__ssvfscanf_r+0x708>
 800d922:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d924:	2b04      	cmp	r3, #4
 800d926:	d006      	beq.n	800d936 <__ssvfscanf_r+0x716>
 800d928:	2048      	movs	r0, #72	; 0x48
 800d92a:	2208      	movs	r2, #8
 800d92c:	1813      	adds	r3, r2, r0
 800d92e:	2100      	movs	r1, #0
 800d930:	19d8      	adds	r0, r3, r7
 800d932:	f7fd f83b 	bl	800a9ac <memset>
 800d936:	2148      	movs	r1, #72	; 0x48
 800d938:	2308      	movs	r3, #8
 800d93a:	228c      	movs	r2, #140	; 0x8c
 800d93c:	185b      	adds	r3, r3, r1
 800d93e:	0052      	lsls	r2, r2, #1
 800d940:	19db      	adds	r3, r3, r7
 800d942:	1852      	adds	r2, r2, r1
 800d944:	9300      	str	r3, [sp, #0]
 800d946:	0021      	movs	r1, r4
 800d948:	69fb      	ldr	r3, [r7, #28]
 800d94a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d94c:	19d2      	adds	r2, r2, r7
 800d94e:	f002 fafb 	bl	800ff48 <_mbrtowc_r>
 800d952:	0003      	movs	r3, r0
 800d954:	62b8      	str	r0, [r7, #40]	; 0x28
 800d956:	3301      	adds	r3, #1
 800d958:	d100      	bne.n	800d95c <__ssvfscanf_r+0x73c>
 800d95a:	e530      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800d95c:	2800      	cmp	r0, #0
 800d95e:	d151      	bne.n	800da04 <__ssvfscanf_r+0x7e4>
 800d960:	6020      	str	r0, [r4, #0]
 800d962:	2301      	movs	r3, #1
 800d964:	6825      	ldr	r5, [r4, #0]
 800d966:	425b      	negs	r3, r3
 800d968:	1c6a      	adds	r2, r5, #1
 800d96a:	d01a      	beq.n	800d9a2 <__ssvfscanf_r+0x782>
 800d96c:	2048      	movs	r0, #72	; 0x48
 800d96e:	3311      	adds	r3, #17
 800d970:	181b      	adds	r3, r3, r0
 800d972:	2208      	movs	r2, #8
 800d974:	2100      	movs	r1, #0
 800d976:	19d8      	adds	r0, r3, r7
 800d978:	f7fd f818 	bl	800a9ac <memset>
 800d97c:	4b5f      	ldr	r3, [pc, #380]	; (800dafc <__ssvfscanf_r+0x8dc>)
 800d97e:	2148      	movs	r1, #72	; 0x48
 800d980:	33e0      	adds	r3, #224	; 0xe0
 800d982:	681a      	ldr	r2, [r3, #0]
 800d984:	2310      	movs	r3, #16
 800d986:	4694      	mov	ip, r2
 800d988:	185b      	adds	r3, r3, r1
 800d98a:	002a      	movs	r2, r5
 800d98c:	19db      	adds	r3, r3, r7
 800d98e:	4665      	mov	r5, ip
 800d990:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d992:	1879      	adds	r1, r7, r1
 800d994:	47a8      	blx	r5
 800d996:	2300      	movs	r3, #0
 800d998:	2801      	cmp	r0, #1
 800d99a:	d102      	bne.n	800d9a2 <__ssvfscanf_r+0x782>
 800d99c:	3348      	adds	r3, #72	; 0x48
 800d99e:	18fb      	adds	r3, r7, r3
 800d9a0:	781b      	ldrb	r3, [r3, #0]
 800d9a2:	2218      	movs	r2, #24
 800d9a4:	2148      	movs	r1, #72	; 0x48
 800d9a6:	1852      	adds	r2, r2, r1
 800d9a8:	19d2      	adds	r2, r2, r7
 800d9aa:	5cd3      	ldrb	r3, [r2, r3]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d149      	bne.n	800da44 <__ssvfscanf_r+0x824>
 800d9b0:	69fb      	ldr	r3, [r7, #28]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d137      	bne.n	800da26 <__ssvfscanf_r+0x806>
 800d9b6:	6a3b      	ldr	r3, [r7, #32]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d113      	bne.n	800d9e4 <__ssvfscanf_r+0x7c4>
 800d9bc:	6023      	str	r3, [r4, #0]
 800d9be:	2e00      	cmp	r6, #0
 800d9c0:	d00d      	beq.n	800d9de <__ssvfscanf_r+0x7be>
 800d9c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9c4:	693a      	ldr	r2, [r7, #16]
 800d9c6:	1ae4      	subs	r4, r4, r3
 800d9c8:	10a3      	asrs	r3, r4, #2
 800d9ca:	3301      	adds	r3, #1
 800d9cc:	429a      	cmp	r2, r3
 800d9ce:	d906      	bls.n	800d9de <__ssvfscanf_r+0x7be>
 800d9d0:	6830      	ldr	r0, [r6, #0]
 800d9d2:	1d21      	adds	r1, r4, #4
 800d9d4:	f001 ff1e 	bl	800f814 <realloc>
 800d9d8:	2800      	cmp	r0, #0
 800d9da:	d000      	beq.n	800d9de <__ssvfscanf_r+0x7be>
 800d9dc:	6030      	str	r0, [r6, #0]
 800d9de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9e0:	3301      	adds	r3, #1
 800d9e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	e593      	b.n	800d510 <__ssvfscanf_r+0x2f0>
 800d9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9ea:	60fb      	str	r3, [r7, #12]
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	001e      	movs	r6, r3
 800d9f0:	613b      	str	r3, [r7, #16]
 800d9f2:	633b      	str	r3, [r7, #48]	; 0x30
 800d9f4:	334c      	adds	r3, #76	; 0x4c
 800d9f6:	18fc      	adds	r4, r7, r3
 800d9f8:	e778      	b.n	800d8ec <__ssvfscanf_r+0x6cc>
 800d9fa:	6a3b      	ldr	r3, [r7, #32]
 800d9fc:	001e      	movs	r6, r3
 800d9fe:	613b      	str	r3, [r7, #16]
 800da00:	633b      	str	r3, [r7, #48]	; 0x30
 800da02:	e773      	b.n	800d8ec <__ssvfscanf_r+0x6cc>
 800da04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da06:	69fd      	ldr	r5, [r7, #28]
 800da08:	3302      	adds	r3, #2
 800da0a:	d1aa      	bne.n	800d962 <__ssvfscanf_r+0x742>
 800da0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800da0e:	685b      	ldr	r3, [r3, #4]
 800da10:	2b00      	cmp	r3, #0
 800da12:	dc47      	bgt.n	800daa4 <__ssvfscanf_r+0x884>
 800da14:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800da16:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800da18:	f002 fb96 	bl	8010148 <__ssrefill_r>
 800da1c:	2800      	cmp	r0, #0
 800da1e:	d041      	beq.n	800daa4 <__ssvfscanf_r+0x884>
 800da20:	2d00      	cmp	r5, #0
 800da22:	d0c8      	beq.n	800d9b6 <__ssvfscanf_r+0x796>
 800da24:	e4cb      	b.n	800d3be <__ssvfscanf_r+0x19e>
 800da26:	69fb      	ldr	r3, [r7, #28]
 800da28:	2248      	movs	r2, #72	; 0x48
 800da2a:	3b01      	subs	r3, #1
 800da2c:	61fb      	str	r3, [r7, #28]
 800da2e:	238c      	movs	r3, #140	; 0x8c
 800da30:	005b      	lsls	r3, r3, #1
 800da32:	189b      	adds	r3, r3, r2
 800da34:	69fa      	ldr	r2, [r7, #28]
 800da36:	19db      	adds	r3, r3, r7
 800da38:	5cd1      	ldrb	r1, [r2, r3]
 800da3a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800da3c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800da3e:	f002 fb47 	bl	80100d0 <_sungetc_r>
 800da42:	e7b5      	b.n	800d9b0 <__ssvfscanf_r+0x790>
 800da44:	69fa      	ldr	r2, [r7, #28]
 800da46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da48:	4694      	mov	ip, r2
 800da4a:	4463      	add	r3, ip
 800da4c:	63bb      	str	r3, [r7, #56]	; 0x38
 800da4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da50:	2b03      	cmp	r3, #3
 800da52:	d102      	bne.n	800da5a <__ssvfscanf_r+0x83a>
 800da54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800da56:	2b04      	cmp	r3, #4
 800da58:	d002      	beq.n	800da60 <__ssvfscanf_r+0x840>
 800da5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da5c:	3b01      	subs	r3, #1
 800da5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800da60:	6a3b      	ldr	r3, [r7, #32]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d11a      	bne.n	800da9c <__ssvfscanf_r+0x87c>
 800da66:	3404      	adds	r4, #4
 800da68:	2e00      	cmp	r6, #0
 800da6a:	d019      	beq.n	800daa0 <__ssvfscanf_r+0x880>
 800da6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da6e:	693a      	ldr	r2, [r7, #16]
 800da70:	1ae3      	subs	r3, r4, r3
 800da72:	61fb      	str	r3, [r7, #28]
 800da74:	6a3d      	ldr	r5, [r7, #32]
 800da76:	109b      	asrs	r3, r3, #2
 800da78:	4293      	cmp	r3, r2
 800da7a:	d3c7      	bcc.n	800da0c <__ssvfscanf_r+0x7ec>
 800da7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800da7e:	00d1      	lsls	r1, r2, #3
 800da80:	f001 fec8 	bl	800f814 <realloc>
 800da84:	6338      	str	r0, [r7, #48]	; 0x30
 800da86:	2800      	cmp	r0, #0
 800da88:	d100      	bne.n	800da8c <__ssvfscanf_r+0x86c>
 800da8a:	e591      	b.n	800d5b0 <__ssvfscanf_r+0x390>
 800da8c:	4684      	mov	ip, r0
 800da8e:	693b      	ldr	r3, [r7, #16]
 800da90:	69fc      	ldr	r4, [r7, #28]
 800da92:	005b      	lsls	r3, r3, #1
 800da94:	4464      	add	r4, ip
 800da96:	6030      	str	r0, [r6, #0]
 800da98:	613b      	str	r3, [r7, #16]
 800da9a:	e7b7      	b.n	800da0c <__ssvfscanf_r+0x7ec>
 800da9c:	2500      	movs	r5, #0
 800da9e:	e7b5      	b.n	800da0c <__ssvfscanf_r+0x7ec>
 800daa0:	0035      	movs	r5, r6
 800daa2:	e7b3      	b.n	800da0c <__ssvfscanf_r+0x7ec>
 800daa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d000      	beq.n	800daac <__ssvfscanf_r+0x88c>
 800daaa:	e720      	b.n	800d8ee <__ssvfscanf_r+0x6ce>
 800daac:	e783      	b.n	800d9b6 <__ssvfscanf_r+0x796>
 800daae:	6a3b      	ldr	r3, [r7, #32]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d025      	beq.n	800db00 <__ssvfscanf_r+0x8e0>
 800dab4:	2118      	movs	r1, #24
 800dab6:	2048      	movs	r0, #72	; 0x48
 800dab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800daba:	1809      	adds	r1, r1, r0
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	19c9      	adds	r1, r1, r7
 800dac0:	781a      	ldrb	r2, [r3, #0]
 800dac2:	5c8a      	ldrb	r2, [r1, r2]
 800dac4:	2a00      	cmp	r2, #0
 800dac6:	d103      	bne.n	800dad0 <__ssvfscanf_r+0x8b0>
 800dac8:	2c00      	cmp	r4, #0
 800daca:	d000      	beq.n	800dace <__ssvfscanf_r+0x8ae>
 800dacc:	e66c      	b.n	800d7a8 <__ssvfscanf_r+0x588>
 800dace:	e4a4      	b.n	800d41a <__ssvfscanf_r+0x1fa>
 800dad0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dad2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dad4:	6852      	ldr	r2, [r2, #4]
 800dad6:	3301      	adds	r3, #1
 800dad8:	600b      	str	r3, [r1, #0]
 800dada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dadc:	3a01      	subs	r2, #1
 800dade:	3401      	adds	r4, #1
 800dae0:	604a      	str	r2, [r1, #4]
 800dae2:	429c      	cmp	r4, r3
 800dae4:	d100      	bne.n	800dae8 <__ssvfscanf_r+0x8c8>
 800dae6:	e65f      	b.n	800d7a8 <__ssvfscanf_r+0x588>
 800dae8:	2a00      	cmp	r2, #0
 800daea:	dce3      	bgt.n	800dab4 <__ssvfscanf_r+0x894>
 800daec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800daee:	f002 fb2b 	bl	8010148 <__ssrefill_r>
 800daf2:	2800      	cmp	r0, #0
 800daf4:	d0de      	beq.n	800dab4 <__ssvfscanf_r+0x894>
 800daf6:	e657      	b.n	800d7a8 <__ssvfscanf_r+0x588>
 800daf8:	0000fff6 	.word	0x0000fff6
 800dafc:	20000450 	.word	0x20000450
 800db00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db02:	0032      	movs	r2, r6
 800db04:	cb20      	ldmia	r3!, {r5}
 800db06:	61fb      	str	r3, [r7, #28]
 800db08:	2380      	movs	r3, #128	; 0x80
 800db0a:	401a      	ands	r2, r3
 800db0c:	421e      	tst	r6, r3
 800db0e:	d100      	bne.n	800db12 <__ssvfscanf_r+0x8f2>
 800db10:	e086      	b.n	800dc20 <__ssvfscanf_r+0xa00>
 800db12:	2d00      	cmp	r5, #0
 800db14:	d100      	bne.n	800db18 <__ssvfscanf_r+0x8f8>
 800db16:	e480      	b.n	800d41a <__ssvfscanf_r+0x1fa>
 800db18:	2020      	movs	r0, #32
 800db1a:	f7fb fcb3 	bl	8009484 <malloc>
 800db1e:	6338      	str	r0, [r7, #48]	; 0x30
 800db20:	2800      	cmp	r0, #0
 800db22:	d100      	bne.n	800db26 <__ssvfscanf_r+0x906>
 800db24:	e452      	b.n	800d3cc <__ssvfscanf_r+0x1ac>
 800db26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db28:	6028      	str	r0, [r5, #0]
 800db2a:	88de      	ldrh	r6, [r3, #6]
 800db2c:	889c      	ldrh	r4, [r3, #4]
 800db2e:	6818      	ldr	r0, [r3, #0]
 800db30:	42a6      	cmp	r6, r4
 800db32:	d30e      	bcc.n	800db52 <__ssvfscanf_r+0x932>
 800db34:	4bc3      	ldr	r3, [pc, #780]	; (800de44 <__ssvfscanf_r+0xc24>)
 800db36:	429c      	cmp	r4, r3
 800db38:	d900      	bls.n	800db3c <__ssvfscanf_r+0x91c>
 800db3a:	e542      	b.n	800d5c2 <__ssvfscanf_r+0x3a2>
 800db3c:	3408      	adds	r4, #8
 800db3e:	b2a4      	uxth	r4, r4
 800db40:	00a1      	lsls	r1, r4, #2
 800db42:	f001 fe67 	bl	800f814 <realloc>
 800db46:	2800      	cmp	r0, #0
 800db48:	d100      	bne.n	800db4c <__ssvfscanf_r+0x92c>
 800db4a:	e53a      	b.n	800d5c2 <__ssvfscanf_r+0x3a2>
 800db4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db4e:	6018      	str	r0, [r3, #0]
 800db50:	809c      	strh	r4, [r3, #4]
 800db52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db54:	1c72      	adds	r2, r6, #1
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	00b6      	lsls	r6, r6, #2
 800db5a:	50f5      	str	r5, [r6, r3]
 800db5c:	2320      	movs	r3, #32
 800db5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800db60:	002e      	movs	r6, r5
 800db62:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800db64:	80ca      	strh	r2, [r1, #6]
 800db66:	623b      	str	r3, [r7, #32]
 800db68:	002c      	movs	r4, r5
 800db6a:	2118      	movs	r1, #24
 800db6c:	2048      	movs	r0, #72	; 0x48
 800db6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800db70:	1809      	adds	r1, r1, r0
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	19c9      	adds	r1, r1, r7
 800db76:	781a      	ldrb	r2, [r3, #0]
 800db78:	5c8a      	ldrb	r2, [r1, r2]
 800db7a:	2a00      	cmp	r2, #0
 800db7c:	d101      	bne.n	800db82 <__ssvfscanf_r+0x962>
 800db7e:	633d      	str	r5, [r7, #48]	; 0x30
 800db80:	e031      	b.n	800dbe6 <__ssvfscanf_r+0x9c6>
 800db82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800db84:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800db86:	6852      	ldr	r2, [r2, #4]
 800db88:	3a01      	subs	r2, #1
 800db8a:	604a      	str	r2, [r1, #4]
 800db8c:	1c5a      	adds	r2, r3, #1
 800db8e:	600a      	str	r2, [r1, #0]
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	1c6a      	adds	r2, r5, #1
 800db94:	633a      	str	r2, [r7, #48]	; 0x30
 800db96:	702b      	strb	r3, [r5, #0]
 800db98:	2e00      	cmp	r6, #0
 800db9a:	d010      	beq.n	800dbbe <__ssvfscanf_r+0x99e>
 800db9c:	6a3b      	ldr	r3, [r7, #32]
 800db9e:	1b15      	subs	r5, r2, r4
 800dba0:	429d      	cmp	r5, r3
 800dba2:	d30c      	bcc.n	800dbbe <__ssvfscanf_r+0x99e>
 800dba4:	005b      	lsls	r3, r3, #1
 800dba6:	0020      	movs	r0, r4
 800dba8:	0019      	movs	r1, r3
 800dbaa:	623b      	str	r3, [r7, #32]
 800dbac:	f001 fe32 	bl	800f814 <realloc>
 800dbb0:	1e04      	subs	r4, r0, #0
 800dbb2:	d101      	bne.n	800dbb8 <__ssvfscanf_r+0x998>
 800dbb4:	f7ff fc0a 	bl	800d3cc <__ssvfscanf_r+0x1ac>
 800dbb8:	1943      	adds	r3, r0, r5
 800dbba:	633b      	str	r3, [r7, #48]	; 0x30
 800dbbc:	6030      	str	r0, [r6, #0]
 800dbbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbc0:	3b01      	subs	r3, #1
 800dbc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d00e      	beq.n	800dbe6 <__ssvfscanf_r+0x9c6>
 800dbc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	dc2a      	bgt.n	800dc26 <__ssvfscanf_r+0xa06>
 800dbd0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dbd2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dbd4:	f002 fab8 	bl	8010148 <__ssrefill_r>
 800dbd8:	2800      	cmp	r0, #0
 800dbda:	d024      	beq.n	800dc26 <__ssvfscanf_r+0xa06>
 800dbdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbde:	42a3      	cmp	r3, r4
 800dbe0:	d101      	bne.n	800dbe6 <__ssvfscanf_r+0x9c6>
 800dbe2:	f7ff fbec 	bl	800d3be <__ssvfscanf_r+0x19e>
 800dbe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbe8:	1b1d      	subs	r5, r3, r4
 800dbea:	42a3      	cmp	r3, r4
 800dbec:	d101      	bne.n	800dbf2 <__ssvfscanf_r+0x9d2>
 800dbee:	f7ff fc14 	bl	800d41a <__ssvfscanf_r+0x1fa>
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dbf6:	7013      	strb	r3, [r2, #0]
 800dbf8:	429e      	cmp	r6, r3
 800dbfa:	d009      	beq.n	800dc10 <__ssvfscanf_r+0x9f0>
 800dbfc:	6a3b      	ldr	r3, [r7, #32]
 800dbfe:	1c69      	adds	r1, r5, #1
 800dc00:	428b      	cmp	r3, r1
 800dc02:	d905      	bls.n	800dc10 <__ssvfscanf_r+0x9f0>
 800dc04:	6830      	ldr	r0, [r6, #0]
 800dc06:	f001 fe05 	bl	800f814 <realloc>
 800dc0a:	2800      	cmp	r0, #0
 800dc0c:	d000      	beq.n	800dc10 <__ssvfscanf_r+0x9f0>
 800dc0e:	6030      	str	r0, [r6, #0]
 800dc10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc12:	3301      	adds	r3, #1
 800dc14:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dc16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc18:	195b      	adds	r3, r3, r5
 800dc1a:	63bb      	str	r3, [r7, #56]	; 0x38
 800dc1c:	69fb      	ldr	r3, [r7, #28]
 800dc1e:	e477      	b.n	800d510 <__ssvfscanf_r+0x2f0>
 800dc20:	0016      	movs	r6, r2
 800dc22:	623a      	str	r2, [r7, #32]
 800dc24:	e7a0      	b.n	800db68 <__ssvfscanf_r+0x948>
 800dc26:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800dc28:	e79f      	b.n	800db6a <__ssvfscanf_r+0x94a>
 800dc2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d101      	bne.n	800dc34 <__ssvfscanf_r+0xa14>
 800dc30:	3b01      	subs	r3, #1
 800dc32:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dc34:	2210      	movs	r2, #16
 800dc36:	2301      	movs	r3, #1
 800dc38:	0034      	movs	r4, r6
 800dc3a:	4032      	ands	r2, r6
 800dc3c:	401c      	ands	r4, r3
 800dc3e:	61fa      	str	r2, [r7, #28]
 800dc40:	421e      	tst	r6, r3
 800dc42:	d100      	bne.n	800dc46 <__ssvfscanf_r+0xa26>
 800dc44:	e102      	b.n	800de4c <__ssvfscanf_r+0xc2c>
 800dc46:	2a00      	cmp	r2, #0
 800dc48:	d000      	beq.n	800dc4c <__ssvfscanf_r+0xa2c>
 800dc4a:	e09f      	b.n	800dd8c <__ssvfscanf_r+0xb6c>
 800dc4c:	2080      	movs	r0, #128	; 0x80
 800dc4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc50:	cb10      	ldmia	r3!, {r4}
 800dc52:	60fb      	str	r3, [r7, #12]
 800dc54:	4206      	tst	r6, r0
 800dc56:	d100      	bne.n	800dc5a <__ssvfscanf_r+0xa3a>
 800dc58:	e0a1      	b.n	800dd9e <__ssvfscanf_r+0xb7e>
 800dc5a:	2c00      	cmp	r4, #0
 800dc5c:	d100      	bne.n	800dc60 <__ssvfscanf_r+0xa40>
 800dc5e:	e4aa      	b.n	800d5b6 <__ssvfscanf_r+0x396>
 800dc60:	f7fb fc10 	bl	8009484 <malloc>
 800dc64:	6338      	str	r0, [r7, #48]	; 0x30
 800dc66:	2800      	cmp	r0, #0
 800dc68:	d100      	bne.n	800dc6c <__ssvfscanf_r+0xa4c>
 800dc6a:	e4a1      	b.n	800d5b0 <__ssvfscanf_r+0x390>
 800dc6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc6e:	6023      	str	r3, [r4, #0]
 800dc70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc72:	88de      	ldrh	r6, [r3, #6]
 800dc74:	889d      	ldrh	r5, [r3, #4]
 800dc76:	42ae      	cmp	r6, r5
 800dc78:	d310      	bcc.n	800dc9c <__ssvfscanf_r+0xa7c>
 800dc7a:	4b72      	ldr	r3, [pc, #456]	; (800de44 <__ssvfscanf_r+0xc24>)
 800dc7c:	429d      	cmp	r5, r3
 800dc7e:	d900      	bls.n	800dc82 <__ssvfscanf_r+0xa62>
 800dc80:	e496      	b.n	800d5b0 <__ssvfscanf_r+0x390>
 800dc82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc84:	3508      	adds	r5, #8
 800dc86:	b2ad      	uxth	r5, r5
 800dc88:	6818      	ldr	r0, [r3, #0]
 800dc8a:	00a9      	lsls	r1, r5, #2
 800dc8c:	f001 fdc2 	bl	800f814 <realloc>
 800dc90:	2800      	cmp	r0, #0
 800dc92:	d100      	bne.n	800dc96 <__ssvfscanf_r+0xa76>
 800dc94:	e48c      	b.n	800d5b0 <__ssvfscanf_r+0x390>
 800dc96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc98:	6018      	str	r0, [r3, #0]
 800dc9a:	809d      	strh	r5, [r3, #4]
 800dc9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc9e:	1c72      	adds	r2, r6, #1
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	00b6      	lsls	r6, r6, #2
 800dca4:	50f4      	str	r4, [r6, r3]
 800dca6:	2320      	movs	r3, #32
 800dca8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dcaa:	0025      	movs	r5, r4
 800dcac:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800dcae:	80ca      	strh	r2, [r1, #6]
 800dcb0:	613b      	str	r3, [r7, #16]
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	623b      	str	r3, [r7, #32]
 800dcb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dcb8:	4a63      	ldr	r2, [pc, #396]	; (800de48 <__ssvfscanf_r+0xc28>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	781b      	ldrb	r3, [r3, #0]
 800dcbe:	5cd3      	ldrb	r3, [r2, r3]
 800dcc0:	2208      	movs	r2, #8
 800dcc2:	4213      	tst	r3, r2
 800dcc4:	d149      	bne.n	800dd5a <__ssvfscanf_r+0xb3a>
 800dcc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d046      	beq.n	800dd5a <__ssvfscanf_r+0xb3a>
 800dccc:	f7fc feb2 	bl	800aa34 <__locale_mb_cur_max>
 800dcd0:	6a3b      	ldr	r3, [r7, #32]
 800dcd2:	4298      	cmp	r0, r3
 800dcd4:	d101      	bne.n	800dcda <__ssvfscanf_r+0xaba>
 800dcd6:	f7ff fb72 	bl	800d3be <__ssvfscanf_r+0x19e>
 800dcda:	6a3a      	ldr	r2, [r7, #32]
 800dcdc:	2048      	movs	r0, #72	; 0x48
 800dcde:	1c56      	adds	r6, r2, #1
 800dce0:	228c      	movs	r2, #140	; 0x8c
 800dce2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dce4:	0052      	lsls	r2, r2, #1
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	1812      	adds	r2, r2, r0
 800dcea:	7819      	ldrb	r1, [r3, #0]
 800dcec:	6a38      	ldr	r0, [r7, #32]
 800dcee:	19d2      	adds	r2, r2, r7
 800dcf0:	5411      	strb	r1, [r2, r0]
 800dcf2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dcf4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dcf6:	6852      	ldr	r2, [r2, #4]
 800dcf8:	3301      	adds	r3, #1
 800dcfa:	600b      	str	r3, [r1, #0]
 800dcfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcfe:	3a01      	subs	r2, #1
 800dd00:	604a      	str	r2, [r1, #4]
 800dd02:	2b03      	cmp	r3, #3
 800dd04:	d102      	bne.n	800dd0c <__ssvfscanf_r+0xaec>
 800dd06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dd08:	2b04      	cmp	r3, #4
 800dd0a:	d007      	beq.n	800dd1c <__ssvfscanf_r+0xafc>
 800dd0c:	2048      	movs	r0, #72	; 0x48
 800dd0e:	2310      	movs	r3, #16
 800dd10:	181b      	adds	r3, r3, r0
 800dd12:	2208      	movs	r2, #8
 800dd14:	2100      	movs	r1, #0
 800dd16:	19d8      	adds	r0, r3, r7
 800dd18:	f7fc fe48 	bl	800a9ac <memset>
 800dd1c:	2148      	movs	r1, #72	; 0x48
 800dd1e:	2310      	movs	r3, #16
 800dd20:	228c      	movs	r2, #140	; 0x8c
 800dd22:	185b      	adds	r3, r3, r1
 800dd24:	0052      	lsls	r2, r2, #1
 800dd26:	19db      	adds	r3, r3, r7
 800dd28:	1852      	adds	r2, r2, r1
 800dd2a:	9300      	str	r3, [sp, #0]
 800dd2c:	0021      	movs	r1, r4
 800dd2e:	0033      	movs	r3, r6
 800dd30:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dd32:	19d2      	adds	r2, r2, r7
 800dd34:	f002 f908 	bl	800ff48 <_mbrtowc_r>
 800dd38:	0003      	movs	r3, r0
 800dd3a:	62b8      	str	r0, [r7, #40]	; 0x28
 800dd3c:	3301      	adds	r3, #1
 800dd3e:	d101      	bne.n	800dd44 <__ssvfscanf_r+0xb24>
 800dd40:	f7ff fb3d 	bl	800d3be <__ssvfscanf_r+0x19e>
 800dd44:	2800      	cmp	r0, #0
 800dd46:	d12f      	bne.n	800dda8 <__ssvfscanf_r+0xb88>
 800dd48:	6020      	str	r0, [r4, #0]
 800dd4a:	6820      	ldr	r0, [r4, #0]
 800dd4c:	f002 f91a 	bl	800ff84 <iswspace>
 800dd50:	6238      	str	r0, [r7, #32]
 800dd52:	2800      	cmp	r0, #0
 800dd54:	d04a      	beq.n	800ddec <__ssvfscanf_r+0xbcc>
 800dd56:	2e00      	cmp	r6, #0
 800dd58:	d13c      	bne.n	800ddd4 <__ssvfscanf_r+0xbb4>
 800dd5a:	69fb      	ldr	r3, [r7, #28]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d000      	beq.n	800dd62 <__ssvfscanf_r+0xb42>
 800dd60:	e640      	b.n	800d9e4 <__ssvfscanf_r+0x7c4>
 800dd62:	6023      	str	r3, [r4, #0]
 800dd64:	2d00      	cmp	r5, #0
 800dd66:	d100      	bne.n	800dd6a <__ssvfscanf_r+0xb4a>
 800dd68:	e639      	b.n	800d9de <__ssvfscanf_r+0x7be>
 800dd6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd6c:	693a      	ldr	r2, [r7, #16]
 800dd6e:	1ae4      	subs	r4, r4, r3
 800dd70:	10a3      	asrs	r3, r4, #2
 800dd72:	3301      	adds	r3, #1
 800dd74:	429a      	cmp	r2, r3
 800dd76:	d800      	bhi.n	800dd7a <__ssvfscanf_r+0xb5a>
 800dd78:	e631      	b.n	800d9de <__ssvfscanf_r+0x7be>
 800dd7a:	6828      	ldr	r0, [r5, #0]
 800dd7c:	1d21      	adds	r1, r4, #4
 800dd7e:	f001 fd49 	bl	800f814 <realloc>
 800dd82:	2800      	cmp	r0, #0
 800dd84:	d100      	bne.n	800dd88 <__ssvfscanf_r+0xb68>
 800dd86:	e62a      	b.n	800d9de <__ssvfscanf_r+0x7be>
 800dd88:	6028      	str	r0, [r5, #0]
 800dd8a:	e628      	b.n	800d9de <__ssvfscanf_r+0x7be>
 800dd8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd8e:	60fb      	str	r3, [r7, #12]
 800dd90:	2300      	movs	r3, #0
 800dd92:	001d      	movs	r5, r3
 800dd94:	613b      	str	r3, [r7, #16]
 800dd96:	633b      	str	r3, [r7, #48]	; 0x30
 800dd98:	334c      	adds	r3, #76	; 0x4c
 800dd9a:	18fc      	adds	r4, r7, r3
 800dd9c:	e789      	b.n	800dcb2 <__ssvfscanf_r+0xa92>
 800dd9e:	69fb      	ldr	r3, [r7, #28]
 800dda0:	001d      	movs	r5, r3
 800dda2:	613b      	str	r3, [r7, #16]
 800dda4:	633b      	str	r3, [r7, #48]	; 0x30
 800dda6:	e784      	b.n	800dcb2 <__ssvfscanf_r+0xa92>
 800dda8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddaa:	623e      	str	r6, [r7, #32]
 800ddac:	3302      	adds	r3, #2
 800ddae:	d1cc      	bne.n	800dd4a <__ssvfscanf_r+0xb2a>
 800ddb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ddb2:	685b      	ldr	r3, [r3, #4]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	dd00      	ble.n	800ddba <__ssvfscanf_r+0xb9a>
 800ddb8:	e77d      	b.n	800dcb6 <__ssvfscanf_r+0xa96>
 800ddba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ddbc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ddbe:	f002 f9c3 	bl	8010148 <__ssrefill_r>
 800ddc2:	2800      	cmp	r0, #0
 800ddc4:	d100      	bne.n	800ddc8 <__ssvfscanf_r+0xba8>
 800ddc6:	e776      	b.n	800dcb6 <__ssvfscanf_r+0xa96>
 800ddc8:	6a3b      	ldr	r3, [r7, #32]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d001      	beq.n	800ddd2 <__ssvfscanf_r+0xbb2>
 800ddce:	f7ff faf6 	bl	800d3be <__ssvfscanf_r+0x19e>
 800ddd2:	e7c2      	b.n	800dd5a <__ssvfscanf_r+0xb3a>
 800ddd4:	238c      	movs	r3, #140	; 0x8c
 800ddd6:	2248      	movs	r2, #72	; 0x48
 800ddd8:	005b      	lsls	r3, r3, #1
 800ddda:	189b      	adds	r3, r3, r2
 800dddc:	3e01      	subs	r6, #1
 800ddde:	19db      	adds	r3, r3, r7
 800dde0:	5cf1      	ldrb	r1, [r6, r3]
 800dde2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dde4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dde6:	f002 f973 	bl	80100d0 <_sungetc_r>
 800ddea:	e7b4      	b.n	800dd56 <__ssvfscanf_r+0xb36>
 800ddec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddee:	199b      	adds	r3, r3, r6
 800ddf0:	63bb      	str	r3, [r7, #56]	; 0x38
 800ddf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddf4:	2b03      	cmp	r3, #3
 800ddf6:	d102      	bne.n	800ddfe <__ssvfscanf_r+0xbde>
 800ddf8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ddfa:	2b04      	cmp	r3, #4
 800ddfc:	d002      	beq.n	800de04 <__ssvfscanf_r+0xbe4>
 800ddfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de00:	3b01      	subs	r3, #1
 800de02:	63fb      	str	r3, [r7, #60]	; 0x3c
 800de04:	69fb      	ldr	r3, [r7, #28]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d1d2      	bne.n	800ddb0 <__ssvfscanf_r+0xb90>
 800de0a:	3404      	adds	r4, #4
 800de0c:	2d00      	cmp	r5, #0
 800de0e:	d016      	beq.n	800de3e <__ssvfscanf_r+0xc1e>
 800de10:	69fa      	ldr	r2, [r7, #28]
 800de12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de14:	623a      	str	r2, [r7, #32]
 800de16:	693a      	ldr	r2, [r7, #16]
 800de18:	1ae6      	subs	r6, r4, r3
 800de1a:	10b3      	asrs	r3, r6, #2
 800de1c:	4293      	cmp	r3, r2
 800de1e:	d3c7      	bcc.n	800ddb0 <__ssvfscanf_r+0xb90>
 800de20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800de22:	00d1      	lsls	r1, r2, #3
 800de24:	f001 fcf6 	bl	800f814 <realloc>
 800de28:	6338      	str	r0, [r7, #48]	; 0x30
 800de2a:	2800      	cmp	r0, #0
 800de2c:	d101      	bne.n	800de32 <__ssvfscanf_r+0xc12>
 800de2e:	f7ff fbbf 	bl	800d5b0 <__ssvfscanf_r+0x390>
 800de32:	693b      	ldr	r3, [r7, #16]
 800de34:	1984      	adds	r4, r0, r6
 800de36:	005b      	lsls	r3, r3, #1
 800de38:	6028      	str	r0, [r5, #0]
 800de3a:	613b      	str	r3, [r7, #16]
 800de3c:	e7b8      	b.n	800ddb0 <__ssvfscanf_r+0xb90>
 800de3e:	623d      	str	r5, [r7, #32]
 800de40:	e7b6      	b.n	800ddb0 <__ssvfscanf_r+0xb90>
 800de42:	46c0      	nop			; (mov r8, r8)
 800de44:	0000fff6 	.word	0x0000fff6
 800de48:	08012e29 	.word	0x08012e29
 800de4c:	69fb      	ldr	r3, [r7, #28]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d01c      	beq.n	800de8c <__ssvfscanf_r+0xc6c>
 800de52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800de54:	49bf      	ldr	r1, [pc, #764]	; (800e154 <__ssvfscanf_r+0xf34>)
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	781a      	ldrb	r2, [r3, #0]
 800de5a:	5c8a      	ldrb	r2, [r1, r2]
 800de5c:	2108      	movs	r1, #8
 800de5e:	420a      	tst	r2, r1
 800de60:	d000      	beq.n	800de64 <__ssvfscanf_r+0xc44>
 800de62:	e4a1      	b.n	800d7a8 <__ssvfscanf_r+0x588>
 800de64:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800de66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800de68:	6852      	ldr	r2, [r2, #4]
 800de6a:	3301      	adds	r3, #1
 800de6c:	600b      	str	r3, [r1, #0]
 800de6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800de70:	3a01      	subs	r2, #1
 800de72:	3401      	adds	r4, #1
 800de74:	604a      	str	r2, [r1, #4]
 800de76:	429c      	cmp	r4, r3
 800de78:	d100      	bne.n	800de7c <__ssvfscanf_r+0xc5c>
 800de7a:	e495      	b.n	800d7a8 <__ssvfscanf_r+0x588>
 800de7c:	2a00      	cmp	r2, #0
 800de7e:	dce8      	bgt.n	800de52 <__ssvfscanf_r+0xc32>
 800de80:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800de82:	f002 f961 	bl	8010148 <__ssrefill_r>
 800de86:	2800      	cmp	r0, #0
 800de88:	d0e3      	beq.n	800de52 <__ssvfscanf_r+0xc32>
 800de8a:	e48d      	b.n	800d7a8 <__ssvfscanf_r+0x588>
 800de8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de8e:	0032      	movs	r2, r6
 800de90:	cb10      	ldmia	r3!, {r4}
 800de92:	61fb      	str	r3, [r7, #28]
 800de94:	2380      	movs	r3, #128	; 0x80
 800de96:	401a      	ands	r2, r3
 800de98:	421e      	tst	r6, r3
 800de9a:	d039      	beq.n	800df10 <__ssvfscanf_r+0xcf0>
 800de9c:	2c00      	cmp	r4, #0
 800de9e:	d101      	bne.n	800dea4 <__ssvfscanf_r+0xc84>
 800dea0:	f7ff fabb 	bl	800d41a <__ssvfscanf_r+0x1fa>
 800dea4:	2020      	movs	r0, #32
 800dea6:	f7fb faed 	bl	8009484 <malloc>
 800deaa:	6338      	str	r0, [r7, #48]	; 0x30
 800deac:	2800      	cmp	r0, #0
 800deae:	d101      	bne.n	800deb4 <__ssvfscanf_r+0xc94>
 800deb0:	f7ff fa8c 	bl	800d3cc <__ssvfscanf_r+0x1ac>
 800deb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800deb6:	6020      	str	r0, [r4, #0]
 800deb8:	88de      	ldrh	r6, [r3, #6]
 800deba:	889d      	ldrh	r5, [r3, #4]
 800debc:	6818      	ldr	r0, [r3, #0]
 800debe:	42ae      	cmp	r6, r5
 800dec0:	d310      	bcc.n	800dee4 <__ssvfscanf_r+0xcc4>
 800dec2:	4ba5      	ldr	r3, [pc, #660]	; (800e158 <__ssvfscanf_r+0xf38>)
 800dec4:	429d      	cmp	r5, r3
 800dec6:	d901      	bls.n	800decc <__ssvfscanf_r+0xcac>
 800dec8:	f7ff fb7b 	bl	800d5c2 <__ssvfscanf_r+0x3a2>
 800decc:	3508      	adds	r5, #8
 800dece:	b2ad      	uxth	r5, r5
 800ded0:	00a9      	lsls	r1, r5, #2
 800ded2:	f001 fc9f 	bl	800f814 <realloc>
 800ded6:	2800      	cmp	r0, #0
 800ded8:	d101      	bne.n	800dede <__ssvfscanf_r+0xcbe>
 800deda:	f7ff fb72 	bl	800d5c2 <__ssvfscanf_r+0x3a2>
 800dede:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dee0:	6018      	str	r0, [r3, #0]
 800dee2:	809d      	strh	r5, [r3, #4]
 800dee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dee6:	1c72      	adds	r2, r6, #1
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	00b6      	lsls	r6, r6, #2
 800deec:	50f4      	str	r4, [r6, r3]
 800deee:	2320      	movs	r3, #32
 800def0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800def2:	0026      	movs	r6, r4
 800def4:	80ca      	strh	r2, [r1, #6]
 800def6:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800def8:	633b      	str	r3, [r7, #48]	; 0x30
 800defa:	0025      	movs	r5, r4
 800defc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800defe:	4995      	ldr	r1, [pc, #596]	; (800e154 <__ssvfscanf_r+0xf34>)
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	781a      	ldrb	r2, [r3, #0]
 800df04:	5c8a      	ldrb	r2, [r1, r2]
 800df06:	2108      	movs	r1, #8
 800df08:	420a      	tst	r2, r1
 800df0a:	d004      	beq.n	800df16 <__ssvfscanf_r+0xcf6>
 800df0c:	623c      	str	r4, [r7, #32]
 800df0e:	e031      	b.n	800df74 <__ssvfscanf_r+0xd54>
 800df10:	0016      	movs	r6, r2
 800df12:	633a      	str	r2, [r7, #48]	; 0x30
 800df14:	e7f1      	b.n	800defa <__ssvfscanf_r+0xcda>
 800df16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800df18:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800df1a:	6852      	ldr	r2, [r2, #4]
 800df1c:	3a01      	subs	r2, #1
 800df1e:	604a      	str	r2, [r1, #4]
 800df20:	1c5a      	adds	r2, r3, #1
 800df22:	600a      	str	r2, [r1, #0]
 800df24:	781b      	ldrb	r3, [r3, #0]
 800df26:	1c62      	adds	r2, r4, #1
 800df28:	623a      	str	r2, [r7, #32]
 800df2a:	7023      	strb	r3, [r4, #0]
 800df2c:	2e00      	cmp	r6, #0
 800df2e:	d010      	beq.n	800df52 <__ssvfscanf_r+0xd32>
 800df30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df32:	1b54      	subs	r4, r2, r5
 800df34:	429c      	cmp	r4, r3
 800df36:	d30c      	bcc.n	800df52 <__ssvfscanf_r+0xd32>
 800df38:	005b      	lsls	r3, r3, #1
 800df3a:	0028      	movs	r0, r5
 800df3c:	0019      	movs	r1, r3
 800df3e:	633b      	str	r3, [r7, #48]	; 0x30
 800df40:	f001 fc68 	bl	800f814 <realloc>
 800df44:	1e05      	subs	r5, r0, #0
 800df46:	d101      	bne.n	800df4c <__ssvfscanf_r+0xd2c>
 800df48:	f7ff fa40 	bl	800d3cc <__ssvfscanf_r+0x1ac>
 800df4c:	1903      	adds	r3, r0, r4
 800df4e:	623b      	str	r3, [r7, #32]
 800df50:	6030      	str	r0, [r6, #0]
 800df52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df54:	3b01      	subs	r3, #1
 800df56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d00b      	beq.n	800df74 <__ssvfscanf_r+0xd54>
 800df5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800df5e:	685b      	ldr	r3, [r3, #4]
 800df60:	2b00      	cmp	r3, #0
 800df62:	dd01      	ble.n	800df68 <__ssvfscanf_r+0xd48>
 800df64:	6a3c      	ldr	r4, [r7, #32]
 800df66:	e7c9      	b.n	800defc <__ssvfscanf_r+0xcdc>
 800df68:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800df6a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800df6c:	f002 f8ec 	bl	8010148 <__ssrefill_r>
 800df70:	2800      	cmp	r0, #0
 800df72:	d0f7      	beq.n	800df64 <__ssvfscanf_r+0xd44>
 800df74:	2300      	movs	r3, #0
 800df76:	6a3a      	ldr	r2, [r7, #32]
 800df78:	7013      	strb	r3, [r2, #0]
 800df7a:	1b55      	subs	r5, r2, r5
 800df7c:	2e00      	cmp	r6, #0
 800df7e:	d009      	beq.n	800df94 <__ssvfscanf_r+0xd74>
 800df80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df82:	1c69      	adds	r1, r5, #1
 800df84:	428b      	cmp	r3, r1
 800df86:	d905      	bls.n	800df94 <__ssvfscanf_r+0xd74>
 800df88:	6830      	ldr	r0, [r6, #0]
 800df8a:	f001 fc43 	bl	800f814 <realloc>
 800df8e:	2800      	cmp	r0, #0
 800df90:	d000      	beq.n	800df94 <__ssvfscanf_r+0xd74>
 800df92:	6030      	str	r0, [r6, #0]
 800df94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df96:	195b      	adds	r3, r3, r5
 800df98:	63bb      	str	r3, [r7, #56]	; 0x38
 800df9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df9c:	3301      	adds	r3, #1
 800df9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dfa0:	e63c      	b.n	800dc1c <__ssvfscanf_r+0x9fc>
 800dfa2:	22ae      	movs	r2, #174	; 0xae
 800dfa4:	2100      	movs	r1, #0
 800dfa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfa8:	0052      	lsls	r2, r2, #1
 800dfaa:	3b01      	subs	r3, #1
 800dfac:	6239      	str	r1, [r7, #32]
 800dfae:	4293      	cmp	r3, r2
 800dfb0:	d906      	bls.n	800dfc0 <__ssvfscanf_r+0xda0>
 800dfb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfb4:	3b5e      	subs	r3, #94	; 0x5e
 800dfb6:	3bff      	subs	r3, #255	; 0xff
 800dfb8:	623b      	str	r3, [r7, #32]
 800dfba:	235e      	movs	r3, #94	; 0x5e
 800dfbc:	33ff      	adds	r3, #255	; 0xff
 800dfbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dfc0:	24d8      	movs	r4, #216	; 0xd8
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	2248      	movs	r2, #72	; 0x48
 800dfc6:	0124      	lsls	r4, r4, #4
 800dfc8:	4334      	orrs	r4, r6
 800dfca:	2680      	movs	r6, #128	; 0x80
 800dfcc:	61fb      	str	r3, [r7, #28]
 800dfce:	3319      	adds	r3, #25
 800dfd0:	33ff      	adds	r3, #255	; 0xff
 800dfd2:	189b      	adds	r3, r3, r2
 800dfd4:	19dd      	adds	r5, r3, r7
 800dfd6:	00b6      	lsls	r6, r6, #2
 800dfd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dfda:	681a      	ldr	r2, [r3, #0]
 800dfdc:	7813      	ldrb	r3, [r2, #0]
 800dfde:	2b39      	cmp	r3, #57	; 0x39
 800dfe0:	d80f      	bhi.n	800e002 <__ssvfscanf_r+0xde2>
 800dfe2:	2b2a      	cmp	r3, #42	; 0x2a
 800dfe4:	d91b      	bls.n	800e01e <__ssvfscanf_r+0xdfe>
 800dfe6:	0018      	movs	r0, r3
 800dfe8:	382b      	subs	r0, #43	; 0x2b
 800dfea:	280e      	cmp	r0, #14
 800dfec:	d817      	bhi.n	800e01e <__ssvfscanf_r+0xdfe>
 800dfee:	f7f2 f891 	bl	8000114 <__gnu_thumb1_case_uqi>
 800dff2:	168f      	.short	0x168f
 800dff4:	5416168f 	.word	0x5416168f
 800dff8:	80808080 	.word	0x80808080
 800dffc:	87808080 	.word	0x87808080
 800e000:	87          	.byte	0x87
 800e001:	00          	.byte	0x00
 800e002:	2b66      	cmp	r3, #102	; 0x66
 800e004:	d83a      	bhi.n	800e07c <__ssvfscanf_r+0xe5c>
 800e006:	2b60      	cmp	r3, #96	; 0x60
 800e008:	d803      	bhi.n	800e012 <__ssvfscanf_r+0xdf2>
 800e00a:	2b46      	cmp	r3, #70	; 0x46
 800e00c:	d805      	bhi.n	800e01a <__ssvfscanf_r+0xdfa>
 800e00e:	2b40      	cmp	r3, #64	; 0x40
 800e010:	d905      	bls.n	800e01e <__ssvfscanf_r+0xdfe>
 800e012:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e014:	290a      	cmp	r1, #10
 800e016:	dc71      	bgt.n	800e0fc <__ssvfscanf_r+0xedc>
 800e018:	e001      	b.n	800e01e <__ssvfscanf_r+0xdfe>
 800e01a:	2b58      	cmp	r3, #88	; 0x58
 800e01c:	d030      	beq.n	800e080 <__ssvfscanf_r+0xe60>
 800e01e:	05e3      	lsls	r3, r4, #23
 800e020:	d515      	bpl.n	800e04e <__ssvfscanf_r+0xe2e>
 800e022:	238c      	movs	r3, #140	; 0x8c
 800e024:	2248      	movs	r2, #72	; 0x48
 800e026:	005b      	lsls	r3, r3, #1
 800e028:	189b      	adds	r3, r3, r2
 800e02a:	19db      	adds	r3, r3, r7
 800e02c:	429d      	cmp	r5, r3
 800e02e:	d905      	bls.n	800e03c <__ssvfscanf_r+0xe1c>
 800e030:	3d01      	subs	r5, #1
 800e032:	7829      	ldrb	r1, [r5, #0]
 800e034:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e036:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e038:	f002 f84a 	bl	80100d0 <_sungetc_r>
 800e03c:	238c      	movs	r3, #140	; 0x8c
 800e03e:	2248      	movs	r2, #72	; 0x48
 800e040:	005b      	lsls	r3, r3, #1
 800e042:	189b      	adds	r3, r3, r2
 800e044:	19db      	adds	r3, r3, r7
 800e046:	429d      	cmp	r5, r3
 800e048:	d101      	bne.n	800e04e <__ssvfscanf_r+0xe2e>
 800e04a:	f7ff f9e6 	bl	800d41a <__ssvfscanf_r+0x1fa>
 800e04e:	2310      	movs	r3, #16
 800e050:	0022      	movs	r2, r4
 800e052:	401a      	ands	r2, r3
 800e054:	421c      	tst	r4, r3
 800e056:	d171      	bne.n	800e13c <__ssvfscanf_r+0xf1c>
 800e058:	218c      	movs	r1, #140	; 0x8c
 800e05a:	2048      	movs	r0, #72	; 0x48
 800e05c:	0049      	lsls	r1, r1, #1
 800e05e:	1809      	adds	r1, r1, r0
 800e060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e062:	697e      	ldr	r6, [r7, #20]
 800e064:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e066:	19c9      	adds	r1, r1, r7
 800e068:	702a      	strb	r2, [r5, #0]
 800e06a:	47b0      	blx	r6
 800e06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e06e:	1d1e      	adds	r6, r3, #4
 800e070:	06a3      	lsls	r3, r4, #26
 800e072:	d559      	bpl.n	800e128 <__ssvfscanf_r+0xf08>
 800e074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	6018      	str	r0, [r3, #0]
 800e07a:	e05b      	b.n	800e134 <__ssvfscanf_r+0xf14>
 800e07c:	2b78      	cmp	r3, #120	; 0x78
 800e07e:	d1ce      	bne.n	800e01e <__ssvfscanf_r+0xdfe>
 800e080:	21c0      	movs	r1, #192	; 0xc0
 800e082:	00c9      	lsls	r1, r1, #3
 800e084:	4021      	ands	r1, r4
 800e086:	42b1      	cmp	r1, r6
 800e088:	d1c9      	bne.n	800e01e <__ssvfscanf_r+0xdfe>
 800e08a:	4934      	ldr	r1, [pc, #208]	; (800e15c <__ssvfscanf_r+0xf3c>)
 800e08c:	4021      	ands	r1, r4
 800e08e:	24a0      	movs	r4, #160	; 0xa0
 800e090:	00e4      	lsls	r4, r4, #3
 800e092:	430c      	orrs	r4, r1
 800e094:	2110      	movs	r1, #16
 800e096:	6279      	str	r1, [r7, #36]	; 0x24
 800e098:	e00b      	b.n	800e0b2 <__ssvfscanf_r+0xe92>
 800e09a:	0521      	lsls	r1, r4, #20
 800e09c:	d509      	bpl.n	800e0b2 <__ssvfscanf_r+0xe92>
 800e09e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e0a0:	2900      	cmp	r1, #0
 800e0a2:	d102      	bne.n	800e0aa <__ssvfscanf_r+0xe8a>
 800e0a4:	3108      	adds	r1, #8
 800e0a6:	4334      	orrs	r4, r6
 800e0a8:	6279      	str	r1, [r7, #36]	; 0x24
 800e0aa:	0561      	lsls	r1, r4, #21
 800e0ac:	d504      	bpl.n	800e0b8 <__ssvfscanf_r+0xe98>
 800e0ae:	492c      	ldr	r1, [pc, #176]	; (800e160 <__ssvfscanf_r+0xf40>)
 800e0b0:	400c      	ands	r4, r1
 800e0b2:	702b      	strb	r3, [r5, #0]
 800e0b4:	3501      	adds	r5, #1
 800e0b6:	e00c      	b.n	800e0d2 <__ssvfscanf_r+0xeb2>
 800e0b8:	4b2a      	ldr	r3, [pc, #168]	; (800e164 <__ssvfscanf_r+0xf44>)
 800e0ba:	401c      	ands	r4, r3
 800e0bc:	6a3b      	ldr	r3, [r7, #32]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d004      	beq.n	800e0cc <__ssvfscanf_r+0xeac>
 800e0c2:	3b01      	subs	r3, #1
 800e0c4:	623b      	str	r3, [r7, #32]
 800e0c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e0cc:	69fb      	ldr	r3, [r7, #28]
 800e0ce:	3301      	adds	r3, #1
 800e0d0:	61fb      	str	r3, [r7, #28]
 800e0d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e0d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e0d6:	685b      	ldr	r3, [r3, #4]
 800e0d8:	3b01      	subs	r3, #1
 800e0da:	604b      	str	r3, [r1, #4]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	dd1c      	ble.n	800e11a <__ssvfscanf_r+0xefa>
 800e0e0:	3201      	adds	r2, #1
 800e0e2:	600a      	str	r2, [r1, #0]
 800e0e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0e6:	3b01      	subs	r3, #1
 800e0e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d000      	beq.n	800e0f0 <__ssvfscanf_r+0xed0>
 800e0ee:	e773      	b.n	800dfd8 <__ssvfscanf_r+0xdb8>
 800e0f0:	e795      	b.n	800e01e <__ssvfscanf_r+0xdfe>
 800e0f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e0f4:	491c      	ldr	r1, [pc, #112]	; (800e168 <__ssvfscanf_r+0xf48>)
 800e0f6:	0040      	lsls	r0, r0, #1
 800e0f8:	5e41      	ldrsh	r1, [r0, r1]
 800e0fa:	6279      	str	r1, [r7, #36]	; 0x24
 800e0fc:	491b      	ldr	r1, [pc, #108]	; (800e16c <__ssvfscanf_r+0xf4c>)
 800e0fe:	e7d7      	b.n	800e0b0 <__ssvfscanf_r+0xe90>
 800e100:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e102:	4919      	ldr	r1, [pc, #100]	; (800e168 <__ssvfscanf_r+0xf48>)
 800e104:	0040      	lsls	r0, r0, #1
 800e106:	5e41      	ldrsh	r1, [r0, r1]
 800e108:	6279      	str	r1, [r7, #36]	; 0x24
 800e10a:	2908      	cmp	r1, #8
 800e10c:	dcf6      	bgt.n	800e0fc <__ssvfscanf_r+0xedc>
 800e10e:	e786      	b.n	800e01e <__ssvfscanf_r+0xdfe>
 800e110:	2180      	movs	r1, #128	; 0x80
 800e112:	420c      	tst	r4, r1
 800e114:	d083      	beq.n	800e01e <__ssvfscanf_r+0xdfe>
 800e116:	438c      	bics	r4, r1
 800e118:	e7cb      	b.n	800e0b2 <__ssvfscanf_r+0xe92>
 800e11a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e11c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e11e:	f002 f813 	bl	8010148 <__ssrefill_r>
 800e122:	2800      	cmp	r0, #0
 800e124:	d0de      	beq.n	800e0e4 <__ssvfscanf_r+0xec4>
 800e126:	e77a      	b.n	800e01e <__ssvfscanf_r+0xdfe>
 800e128:	2308      	movs	r3, #8
 800e12a:	421c      	tst	r4, r3
 800e12c:	d020      	beq.n	800e170 <__ssvfscanf_r+0xf50>
 800e12e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	7018      	strb	r0, [r3, #0]
 800e134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e136:	633e      	str	r6, [r7, #48]	; 0x30
 800e138:	3301      	adds	r3, #1
 800e13a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e13c:	238c      	movs	r3, #140	; 0x8c
 800e13e:	2248      	movs	r2, #72	; 0x48
 800e140:	005b      	lsls	r3, r3, #1
 800e142:	189b      	adds	r3, r3, r2
 800e144:	19db      	adds	r3, r3, r7
 800e146:	1aed      	subs	r5, r5, r3
 800e148:	69fb      	ldr	r3, [r7, #28]
 800e14a:	18ed      	adds	r5, r5, r3
 800e14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e14e:	195b      	adds	r3, r3, r5
 800e150:	f7ff f92d 	bl	800d3ae <__ssvfscanf_r+0x18e>
 800e154:	08012e29 	.word	0x08012e29
 800e158:	0000fff6 	.word	0x0000fff6
 800e15c:	fffffdff 	.word	0xfffffdff
 800e160:	fffffa7f 	.word	0xfffffa7f
 800e164:	fffffc7f 	.word	0xfffffc7f
 800e168:	08013156 	.word	0x08013156
 800e16c:	fffff47f 	.word	0xfffff47f
 800e170:	0763      	lsls	r3, r4, #29
 800e172:	d503      	bpl.n	800e17c <__ssvfscanf_r+0xf5c>
 800e174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	8018      	strh	r0, [r3, #0]
 800e17a:	e7db      	b.n	800e134 <__ssvfscanf_r+0xf14>
 800e17c:	2301      	movs	r3, #1
 800e17e:	0022      	movs	r2, r4
 800e180:	401a      	ands	r2, r3
 800e182:	421c      	tst	r4, r3
 800e184:	d000      	beq.n	800e188 <__ssvfscanf_r+0xf68>
 800e186:	e775      	b.n	800e074 <__ssvfscanf_r+0xe54>
 800e188:	07a4      	lsls	r4, r4, #30
 800e18a:	d400      	bmi.n	800e18e <__ssvfscanf_r+0xf6e>
 800e18c:	e772      	b.n	800e074 <__ssvfscanf_r+0xe54>
 800e18e:	4ba8      	ldr	r3, [pc, #672]	; (800e430 <__ssvfscanf_r+0x1210>)
 800e190:	6979      	ldr	r1, [r7, #20]
 800e192:	4299      	cmp	r1, r3
 800e194:	d10c      	bne.n	800e1b0 <__ssvfscanf_r+0xf90>
 800e196:	218c      	movs	r1, #140	; 0x8c
 800e198:	2048      	movs	r0, #72	; 0x48
 800e19a:	0049      	lsls	r1, r1, #1
 800e19c:	1809      	adds	r1, r1, r0
 800e19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e1a2:	19c9      	adds	r1, r1, r7
 800e1a4:	f001 fecc 	bl	800ff40 <_strtoull_r>
 800e1a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	c303      	stmia	r3!, {r0, r1}
 800e1ae:	e7c1      	b.n	800e134 <__ssvfscanf_r+0xf14>
 800e1b0:	218c      	movs	r1, #140	; 0x8c
 800e1b2:	2048      	movs	r0, #72	; 0x48
 800e1b4:	0049      	lsls	r1, r1, #1
 800e1b6:	1809      	adds	r1, r1, r0
 800e1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e1bc:	19c9      	adds	r1, r1, r7
 800e1be:	f001 fe0d 	bl	800fddc <_strtoll_r>
 800e1c2:	e7f1      	b.n	800e1a8 <__ssvfscanf_r+0xf88>
 800e1c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e1c6:	f000 fb9f 	bl	800e908 <_localeconv_r>
 800e1ca:	22ae      	movs	r2, #174	; 0xae
 800e1cc:	2100      	movs	r1, #0
 800e1ce:	6803      	ldr	r3, [r0, #0]
 800e1d0:	0052      	lsls	r2, r2, #1
 800e1d2:	603b      	str	r3, [r7, #0]
 800e1d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e1d6:	60f9      	str	r1, [r7, #12]
 800e1d8:	3b01      	subs	r3, #1
 800e1da:	4293      	cmp	r3, r2
 800e1dc:	d906      	bls.n	800e1ec <__ssvfscanf_r+0xfcc>
 800e1de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e1e0:	3b5e      	subs	r3, #94	; 0x5e
 800e1e2:	3bff      	subs	r3, #255	; 0xff
 800e1e4:	60fb      	str	r3, [r7, #12]
 800e1e6:	235e      	movs	r3, #94	; 0x5e
 800e1e8:	33ff      	adds	r3, #255	; 0xff
 800e1ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e1ec:	23f0      	movs	r3, #240	; 0xf0
 800e1ee:	00db      	lsls	r3, r3, #3
 800e1f0:	431e      	orrs	r6, r3
 800e1f2:	238c      	movs	r3, #140	; 0x8c
 800e1f4:	2248      	movs	r2, #72	; 0x48
 800e1f6:	2400      	movs	r4, #0
 800e1f8:	005b      	lsls	r3, r3, #1
 800e1fa:	189b      	adds	r3, r3, r2
 800e1fc:	623c      	str	r4, [r7, #32]
 800e1fe:	607c      	str	r4, [r7, #4]
 800e200:	60bc      	str	r4, [r7, #8]
 800e202:	61fc      	str	r4, [r7, #28]
 800e204:	613c      	str	r4, [r7, #16]
 800e206:	19dd      	adds	r5, r3, r7
 800e208:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	781a      	ldrb	r2, [r3, #0]
 800e20e:	0010      	movs	r0, r2
 800e210:	382b      	subs	r0, #43	; 0x2b
 800e212:	284e      	cmp	r0, #78	; 0x4e
 800e214:	d900      	bls.n	800e218 <__ssvfscanf_r+0xff8>
 800e216:	e133      	b.n	800e480 <__ssvfscanf_r+0x1260>
 800e218:	f7f1 ff86 	bl	8000128 <__gnu_thumb1_case_uhi>
 800e21c:	0132009b 	.word	0x0132009b
 800e220:	0132009b 	.word	0x0132009b
 800e224:	004f0132 	.word	0x004f0132
 800e228:	00720072 	.word	0x00720072
 800e22c:	00720072 	.word	0x00720072
 800e230:	00720072 	.word	0x00720072
 800e234:	00720072 	.word	0x00720072
 800e238:	01320072 	.word	0x01320072
 800e23c:	01320132 	.word	0x01320132
 800e240:	01320132 	.word	0x01320132
 800e244:	01320132 	.word	0x01320132
 800e248:	007b00bc 	.word	0x007b00bc
 800e24c:	007b007b 	.word	0x007b007b
 800e250:	00f7012f 	.word	0x00f7012f
 800e254:	01320132 	.word	0x01320132
 800e258:	013200e3 	.word	0x013200e3
 800e25c:	01320132 	.word	0x01320132
 800e260:	00a00132 	.word	0x00a00132
 800e264:	01120132 	.word	0x01120132
 800e268:	01320132 	.word	0x01320132
 800e26c:	01010132 	.word	0x01010132
 800e270:	01320132 	.word	0x01320132
 800e274:	00820132 	.word	0x00820132
 800e278:	01320105 	.word	0x01320105
 800e27c:	01320132 	.word	0x01320132
 800e280:	01320132 	.word	0x01320132
 800e284:	01320132 	.word	0x01320132
 800e288:	007b00bc 	.word	0x007b00bc
 800e28c:	007b007b 	.word	0x007b007b
 800e290:	00f7012f 	.word	0x00f7012f
 800e294:	01320132 	.word	0x01320132
 800e298:	013200e3 	.word	0x013200e3
 800e29c:	01320132 	.word	0x01320132
 800e2a0:	00a00132 	.word	0x00a00132
 800e2a4:	01120132 	.word	0x01120132
 800e2a8:	01320132 	.word	0x01320132
 800e2ac:	01010132 	.word	0x01010132
 800e2b0:	01320132 	.word	0x01320132
 800e2b4:	00820132 	.word	0x00820132
 800e2b8:	0105      	.short	0x0105
 800e2ba:	05f1      	lsls	r1, r6, #23
 800e2bc:	d520      	bpl.n	800e300 <__ssvfscanf_r+0x10e0>
 800e2be:	2280      	movs	r2, #128	; 0x80
 800e2c0:	4396      	bics	r6, r2
 800e2c2:	69fa      	ldr	r2, [r7, #28]
 800e2c4:	3201      	adds	r2, #1
 800e2c6:	61fa      	str	r2, [r7, #28]
 800e2c8:	68fa      	ldr	r2, [r7, #12]
 800e2ca:	2a00      	cmp	r2, #0
 800e2cc:	d004      	beq.n	800e2d8 <__ssvfscanf_r+0x10b8>
 800e2ce:	3a01      	subs	r2, #1
 800e2d0:	60fa      	str	r2, [r7, #12]
 800e2d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e2d4:	3201      	adds	r2, #1
 800e2d6:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e2d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e2da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e2dc:	3a01      	subs	r2, #1
 800e2de:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e2e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e2e2:	3201      	adds	r2, #1
 800e2e4:	63ba      	str	r2, [r7, #56]	; 0x38
 800e2e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e2e8:	6852      	ldr	r2, [r2, #4]
 800e2ea:	3a01      	subs	r2, #1
 800e2ec:	604a      	str	r2, [r1, #4]
 800e2ee:	2a00      	cmp	r2, #0
 800e2f0:	dc00      	bgt.n	800e2f4 <__ssvfscanf_r+0x10d4>
 800e2f2:	e0d6      	b.n	800e4a2 <__ssvfscanf_r+0x1282>
 800e2f4:	3301      	adds	r3, #1
 800e2f6:	600b      	str	r3, [r1, #0]
 800e2f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d184      	bne.n	800e208 <__ssvfscanf_r+0xfe8>
 800e2fe:	e057      	b.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e300:	6a39      	ldr	r1, [r7, #32]
 800e302:	1909      	adds	r1, r1, r4
 800e304:	2900      	cmp	r1, #0
 800e306:	d153      	bne.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e308:	494a      	ldr	r1, [pc, #296]	; (800e434 <__ssvfscanf_r+0x1214>)
 800e30a:	400e      	ands	r6, r1
 800e30c:	702a      	strb	r2, [r5, #0]
 800e30e:	3501      	adds	r5, #1
 800e310:	e7e2      	b.n	800e2d8 <__ssvfscanf_r+0x10b8>
 800e312:	0531      	lsls	r1, r6, #20
 800e314:	d54c      	bpl.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e316:	6a39      	ldr	r1, [r7, #32]
 800e318:	1909      	adds	r1, r1, r4
 800e31a:	2900      	cmp	r1, #0
 800e31c:	d040      	beq.n	800e3a0 <__ssvfscanf_r+0x1180>
 800e31e:	e047      	b.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e320:	2198      	movs	r1, #152	; 0x98
 800e322:	2080      	movs	r0, #128	; 0x80
 800e324:	0109      	lsls	r1, r1, #4
 800e326:	4031      	ands	r1, r6
 800e328:	0040      	lsls	r0, r0, #1
 800e32a:	4281      	cmp	r1, r0
 800e32c:	d140      	bne.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e32e:	69f9      	ldr	r1, [r7, #28]
 800e330:	2901      	cmp	r1, #1
 800e332:	d13d      	bne.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e334:	2080      	movs	r0, #128	; 0x80
 800e336:	4940      	ldr	r1, [pc, #256]	; (800e438 <__ssvfscanf_r+0x1218>)
 800e338:	0100      	lsls	r0, r0, #4
 800e33a:	400e      	ands	r6, r1
 800e33c:	3132      	adds	r1, #50	; 0x32
 800e33e:	31ff      	adds	r1, #255	; 0xff
 800e340:	7029      	strb	r1, [r5, #0]
 800e342:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e344:	4306      	orrs	r6, r0
 800e346:	3901      	subs	r1, #1
 800e348:	63f9      	str	r1, [r7, #60]	; 0x3c
 800e34a:	3501      	adds	r5, #1
 800e34c:	2100      	movs	r1, #0
 800e34e:	61f9      	str	r1, [r7, #28]
 800e350:	e7dc      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e352:	2180      	movs	r1, #128	; 0x80
 800e354:	420e      	tst	r6, r1
 800e356:	d02b      	beq.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e358:	438e      	bics	r6, r1
 800e35a:	e7d7      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e35c:	6a39      	ldr	r1, [r7, #32]
 800e35e:	2900      	cmp	r1, #0
 800e360:	d10d      	bne.n	800e37e <__ssvfscanf_r+0x115e>
 800e362:	69f9      	ldr	r1, [r7, #28]
 800e364:	2900      	cmp	r1, #0
 800e366:	d10e      	bne.n	800e386 <__ssvfscanf_r+0x1166>
 800e368:	21e0      	movs	r1, #224	; 0xe0
 800e36a:	0030      	movs	r0, r6
 800e36c:	00c9      	lsls	r1, r1, #3
 800e36e:	4008      	ands	r0, r1
 800e370:	4288      	cmp	r0, r1
 800e372:	d108      	bne.n	800e386 <__ssvfscanf_r+0x1166>
 800e374:	4931      	ldr	r1, [pc, #196]	; (800e43c <__ssvfscanf_r+0x121c>)
 800e376:	400e      	ands	r6, r1
 800e378:	2101      	movs	r1, #1
 800e37a:	6239      	str	r1, [r7, #32]
 800e37c:	e7c6      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e37e:	6a39      	ldr	r1, [r7, #32]
 800e380:	2902      	cmp	r1, #2
 800e382:	d100      	bne.n	800e386 <__ssvfscanf_r+0x1166>
 800e384:	e089      	b.n	800e49a <__ssvfscanf_r+0x127a>
 800e386:	2c01      	cmp	r4, #1
 800e388:	d001      	beq.n	800e38e <__ssvfscanf_r+0x116e>
 800e38a:	2c04      	cmp	r4, #4
 800e38c:	d110      	bne.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e38e:	3401      	adds	r4, #1
 800e390:	b2e4      	uxtb	r4, r4
 800e392:	e7bb      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e394:	0531      	lsls	r1, r6, #20
 800e396:	d508      	bpl.n	800e3aa <__ssvfscanf_r+0x118a>
 800e398:	6a39      	ldr	r1, [r7, #32]
 800e39a:	1909      	adds	r1, r1, r4
 800e39c:	2900      	cmp	r1, #0
 800e39e:	d104      	bne.n	800e3aa <__ssvfscanf_r+0x118a>
 800e3a0:	4824      	ldr	r0, [pc, #144]	; (800e434 <__ssvfscanf_r+0x1214>)
 800e3a2:	000c      	movs	r4, r1
 800e3a4:	4006      	ands	r6, r0
 800e3a6:	6239      	str	r1, [r7, #32]
 800e3a8:	e7b0      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e3aa:	6a39      	ldr	r1, [r7, #32]
 800e3ac:	2901      	cmp	r1, #1
 800e3ae:	d076      	beq.n	800e49e <__ssvfscanf_r+0x127e>
 800e3b0:	69fb      	ldr	r3, [r7, #28]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d001      	beq.n	800e3ba <__ssvfscanf_r+0x119a>
 800e3b6:	4b20      	ldr	r3, [pc, #128]	; (800e438 <__ssvfscanf_r+0x1218>)
 800e3b8:	401e      	ands	r6, r3
 800e3ba:	6a3b      	ldr	r3, [r7, #32]
 800e3bc:	3b01      	subs	r3, #1
 800e3be:	2b01      	cmp	r3, #1
 800e3c0:	d877      	bhi.n	800e4b2 <__ssvfscanf_r+0x1292>
 800e3c2:	238c      	movs	r3, #140	; 0x8c
 800e3c4:	2248      	movs	r2, #72	; 0x48
 800e3c6:	005b      	lsls	r3, r3, #1
 800e3c8:	189b      	adds	r3, r3, r2
 800e3ca:	19db      	adds	r3, r3, r7
 800e3cc:	429d      	cmp	r5, r3
 800e3ce:	d801      	bhi.n	800e3d4 <__ssvfscanf_r+0x11b4>
 800e3d0:	f7ff f823 	bl	800d41a <__ssvfscanf_r+0x1fa>
 800e3d4:	3d01      	subs	r5, #1
 800e3d6:	7829      	ldrb	r1, [r5, #0]
 800e3d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e3da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e3dc:	f001 fe78 	bl	80100d0 <_sungetc_r>
 800e3e0:	e7ef      	b.n	800e3c2 <__ssvfscanf_r+0x11a2>
 800e3e2:	2c00      	cmp	r4, #0
 800e3e4:	d10c      	bne.n	800e400 <__ssvfscanf_r+0x11e0>
 800e3e6:	69f9      	ldr	r1, [r7, #28]
 800e3e8:	2900      	cmp	r1, #0
 800e3ea:	d1e4      	bne.n	800e3b6 <__ssvfscanf_r+0x1196>
 800e3ec:	21e0      	movs	r1, #224	; 0xe0
 800e3ee:	0030      	movs	r0, r6
 800e3f0:	00c9      	lsls	r1, r1, #3
 800e3f2:	4008      	ands	r0, r1
 800e3f4:	4288      	cmp	r0, r1
 800e3f6:	d1e0      	bne.n	800e3ba <__ssvfscanf_r+0x119a>
 800e3f8:	4910      	ldr	r1, [pc, #64]	; (800e43c <__ssvfscanf_r+0x121c>)
 800e3fa:	3401      	adds	r4, #1
 800e3fc:	400e      	ands	r6, r1
 800e3fe:	e785      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e400:	20fd      	movs	r0, #253	; 0xfd
 800e402:	1ee1      	subs	r1, r4, #3
 800e404:	4201      	tst	r1, r0
 800e406:	d1d3      	bne.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e408:	e7c1      	b.n	800e38e <__ssvfscanf_r+0x116e>
 800e40a:	0531      	lsls	r1, r6, #20
 800e40c:	d503      	bpl.n	800e416 <__ssvfscanf_r+0x11f6>
 800e40e:	6a39      	ldr	r1, [r7, #32]
 800e410:	1909      	adds	r1, r1, r4
 800e412:	2900      	cmp	r1, #0
 800e414:	d0c4      	beq.n	800e3a0 <__ssvfscanf_r+0x1180>
 800e416:	2c02      	cmp	r4, #2
 800e418:	d1ca      	bne.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e41a:	2403      	movs	r4, #3
 800e41c:	e776      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e41e:	2c06      	cmp	r4, #6
 800e420:	d1c6      	bne.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e422:	2407      	movs	r4, #7
 800e424:	e772      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e426:	2c07      	cmp	r4, #7
 800e428:	d1c2      	bne.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e42a:	2408      	movs	r4, #8
 800e42c:	e76e      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e42e:	46c0      	nop			; (mov r8, r8)
 800e430:	0800fc79 	.word	0x0800fc79
 800e434:	fffffe7f 	.word	0xfffffe7f
 800e438:	fffffeff 	.word	0xfffffeff
 800e43c:	fffff87f 	.word	0xfffff87f
 800e440:	0531      	lsls	r1, r6, #20
 800e442:	d5b5      	bpl.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e444:	21a0      	movs	r1, #160	; 0xa0
 800e446:	2080      	movs	r0, #128	; 0x80
 800e448:	00c9      	lsls	r1, r1, #3
 800e44a:	00c0      	lsls	r0, r0, #3
 800e44c:	4031      	ands	r1, r6
 800e44e:	4281      	cmp	r1, r0
 800e450:	d004      	beq.n	800e45c <__ssvfscanf_r+0x123c>
 800e452:	4206      	tst	r6, r0
 800e454:	d0ac      	beq.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e456:	69f9      	ldr	r1, [r7, #28]
 800e458:	2900      	cmp	r1, #0
 800e45a:	d0ae      	beq.n	800e3ba <__ssvfscanf_r+0x119a>
 800e45c:	2180      	movs	r1, #128	; 0x80
 800e45e:	0089      	lsls	r1, r1, #2
 800e460:	420e      	tst	r6, r1
 800e462:	d104      	bne.n	800e46e <__ssvfscanf_r+0x124e>
 800e464:	69f9      	ldr	r1, [r7, #28]
 800e466:	6938      	ldr	r0, [r7, #16]
 800e468:	607d      	str	r5, [r7, #4]
 800e46a:	1a09      	subs	r1, r1, r0
 800e46c:	60b9      	str	r1, [r7, #8]
 800e46e:	20c0      	movs	r0, #192	; 0xc0
 800e470:	4973      	ldr	r1, [pc, #460]	; (800e640 <__ssvfscanf_r+0x1420>)
 800e472:	0040      	lsls	r0, r0, #1
 800e474:	400e      	ands	r6, r1
 800e476:	4306      	orrs	r6, r0
 800e478:	e768      	b.n	800e34c <__ssvfscanf_r+0x112c>
 800e47a:	0531      	lsls	r1, r6, #20
 800e47c:	d5e2      	bpl.n	800e444 <__ssvfscanf_r+0x1224>
 800e47e:	e74a      	b.n	800e316 <__ssvfscanf_r+0x10f6>
 800e480:	6839      	ldr	r1, [r7, #0]
 800e482:	7809      	ldrb	r1, [r1, #0]
 800e484:	4291      	cmp	r1, r2
 800e486:	d193      	bne.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e488:	2180      	movs	r1, #128	; 0x80
 800e48a:	0089      	lsls	r1, r1, #2
 800e48c:	420e      	tst	r6, r1
 800e48e:	d08f      	beq.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e490:	496c      	ldr	r1, [pc, #432]	; (800e644 <__ssvfscanf_r+0x1424>)
 800e492:	400e      	ands	r6, r1
 800e494:	69f9      	ldr	r1, [r7, #28]
 800e496:	6139      	str	r1, [r7, #16]
 800e498:	e738      	b.n	800e30c <__ssvfscanf_r+0x10ec>
 800e49a:	2103      	movs	r1, #3
 800e49c:	e76d      	b.n	800e37a <__ssvfscanf_r+0x115a>
 800e49e:	2102      	movs	r1, #2
 800e4a0:	e76b      	b.n	800e37a <__ssvfscanf_r+0x115a>
 800e4a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e4a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e4a6:	f001 fe4f 	bl	8010148 <__ssrefill_r>
 800e4aa:	2800      	cmp	r0, #0
 800e4ac:	d100      	bne.n	800e4b0 <__ssvfscanf_r+0x1290>
 800e4ae:	e723      	b.n	800e2f8 <__ssvfscanf_r+0x10d8>
 800e4b0:	e77e      	b.n	800e3b0 <__ssvfscanf_r+0x1190>
 800e4b2:	1e63      	subs	r3, r4, #1
 800e4b4:	2b06      	cmp	r3, #6
 800e4b6:	d825      	bhi.n	800e504 <__ssvfscanf_r+0x12e4>
 800e4b8:	2c02      	cmp	r4, #2
 800e4ba:	d837      	bhi.n	800e52c <__ssvfscanf_r+0x130c>
 800e4bc:	238c      	movs	r3, #140	; 0x8c
 800e4be:	2248      	movs	r2, #72	; 0x48
 800e4c0:	005b      	lsls	r3, r3, #1
 800e4c2:	189b      	adds	r3, r3, r2
 800e4c4:	19db      	adds	r3, r3, r7
 800e4c6:	429d      	cmp	r5, r3
 800e4c8:	d801      	bhi.n	800e4ce <__ssvfscanf_r+0x12ae>
 800e4ca:	f7fe ffa6 	bl	800d41a <__ssvfscanf_r+0x1fa>
 800e4ce:	3d01      	subs	r5, #1
 800e4d0:	7829      	ldrb	r1, [r5, #0]
 800e4d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e4d4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e4d6:	f001 fdfb 	bl	80100d0 <_sungetc_r>
 800e4da:	e7ef      	b.n	800e4bc <__ssvfscanf_r+0x129c>
 800e4dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e4e0:	3b01      	subs	r3, #1
 800e4e2:	7819      	ldrb	r1, [r3, #0]
 800e4e4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e4e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e4e8:	f001 fdf2 	bl	80100d0 <_sungetc_r>
 800e4ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4ee:	6a3a      	ldr	r2, [r7, #32]
 800e4f0:	189b      	adds	r3, r3, r2
 800e4f2:	b2db      	uxtb	r3, r3
 800e4f4:	2b03      	cmp	r3, #3
 800e4f6:	d8f1      	bhi.n	800e4dc <__ssvfscanf_r+0x12bc>
 800e4f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4fa:	3c03      	subs	r4, #3
 800e4fc:	b2e4      	uxtb	r4, r4
 800e4fe:	1b1b      	subs	r3, r3, r4
 800e500:	1b2d      	subs	r5, r5, r4
 800e502:	63bb      	str	r3, [r7, #56]	; 0x38
 800e504:	05f3      	lsls	r3, r6, #23
 800e506:	d52f      	bpl.n	800e568 <__ssvfscanf_r+0x1348>
 800e508:	0573      	lsls	r3, r6, #21
 800e50a:	d514      	bpl.n	800e536 <__ssvfscanf_r+0x1316>
 800e50c:	238c      	movs	r3, #140	; 0x8c
 800e50e:	2248      	movs	r2, #72	; 0x48
 800e510:	005b      	lsls	r3, r3, #1
 800e512:	189b      	adds	r3, r3, r2
 800e514:	19db      	adds	r3, r3, r7
 800e516:	429d      	cmp	r5, r3
 800e518:	d801      	bhi.n	800e51e <__ssvfscanf_r+0x12fe>
 800e51a:	f7fe ff7e 	bl	800d41a <__ssvfscanf_r+0x1fa>
 800e51e:	3d01      	subs	r5, #1
 800e520:	7829      	ldrb	r1, [r5, #0]
 800e522:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e524:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e526:	f001 fdd3 	bl	80100d0 <_sungetc_r>
 800e52a:	e7ef      	b.n	800e50c <__ssvfscanf_r+0x12ec>
 800e52c:	1b63      	subs	r3, r4, r5
 800e52e:	b2db      	uxtb	r3, r3
 800e530:	63fd      	str	r5, [r7, #60]	; 0x3c
 800e532:	623b      	str	r3, [r7, #32]
 800e534:	e7da      	b.n	800e4ec <__ssvfscanf_r+0x12cc>
 800e536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e538:	1e6c      	subs	r4, r5, #1
 800e53a:	7821      	ldrb	r1, [r4, #0]
 800e53c:	3b01      	subs	r3, #1
 800e53e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e540:	2965      	cmp	r1, #101	; 0x65
 800e542:	d00a      	beq.n	800e55a <__ssvfscanf_r+0x133a>
 800e544:	2945      	cmp	r1, #69	; 0x45
 800e546:	d008      	beq.n	800e55a <__ssvfscanf_r+0x133a>
 800e548:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e54a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e54c:	f001 fdc0 	bl	80100d0 <_sungetc_r>
 800e550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e552:	1eac      	subs	r4, r5, #2
 800e554:	3b02      	subs	r3, #2
 800e556:	7821      	ldrb	r1, [r4, #0]
 800e558:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e55a:	0025      	movs	r5, r4
 800e55c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e55e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e560:	f001 fdb6 	bl	80100d0 <_sungetc_r>
 800e564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e566:	63bb      	str	r3, [r7, #56]	; 0x38
 800e568:	2310      	movs	r3, #16
 800e56a:	0032      	movs	r2, r6
 800e56c:	401a      	ands	r2, r3
 800e56e:	421e      	tst	r6, r3
 800e570:	d001      	beq.n	800e576 <__ssvfscanf_r+0x1356>
 800e572:	f7fe fe71 	bl	800d258 <__ssvfscanf_r+0x38>
 800e576:	23c0      	movs	r3, #192	; 0xc0
 800e578:	2180      	movs	r1, #128	; 0x80
 800e57a:	00db      	lsls	r3, r3, #3
 800e57c:	702a      	strb	r2, [r5, #0]
 800e57e:	4033      	ands	r3, r6
 800e580:	00c9      	lsls	r1, r1, #3
 800e582:	428b      	cmp	r3, r1
 800e584:	d11f      	bne.n	800e5c6 <__ssvfscanf_r+0x13a6>
 800e586:	693b      	ldr	r3, [r7, #16]
 800e588:	69fa      	ldr	r2, [r7, #28]
 800e58a:	69f9      	ldr	r1, [r7, #28]
 800e58c:	1a9a      	subs	r2, r3, r2
 800e58e:	428b      	cmp	r3, r1
 800e590:	d125      	bne.n	800e5de <__ssvfscanf_r+0x13be>
 800e592:	238c      	movs	r3, #140	; 0x8c
 800e594:	2148      	movs	r1, #72	; 0x48
 800e596:	005b      	lsls	r3, r3, #1
 800e598:	185b      	adds	r3, r3, r1
 800e59a:	19d9      	adds	r1, r3, r7
 800e59c:	2200      	movs	r2, #0
 800e59e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e5a0:	f7fb ffca 	bl	800a538 <_strtod_r>
 800e5a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5a6:	0004      	movs	r4, r0
 800e5a8:	3304      	adds	r3, #4
 800e5aa:	000d      	movs	r5, r1
 800e5ac:	623b      	str	r3, [r7, #32]
 800e5ae:	07f3      	lsls	r3, r6, #31
 800e5b0:	d523      	bpl.n	800e5fa <__ssvfscanf_r+0x13da>
 800e5b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	601c      	str	r4, [r3, #0]
 800e5b8:	605d      	str	r5, [r3, #4]
 800e5ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5bc:	3301      	adds	r3, #1
 800e5be:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e5c0:	6a3b      	ldr	r3, [r7, #32]
 800e5c2:	f7fe ffa5 	bl	800d510 <__ssvfscanf_r+0x2f0>
 800e5c6:	68bb      	ldr	r3, [r7, #8]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d0e2      	beq.n	800e592 <__ssvfscanf_r+0x1372>
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e5d0:	1c59      	adds	r1, r3, #1
 800e5d2:	230a      	movs	r3, #10
 800e5d4:	f7fc f84c 	bl	800a670 <_strtol_r>
 800e5d8:	68bb      	ldr	r3, [r7, #8]
 800e5da:	687d      	ldr	r5, [r7, #4]
 800e5dc:	1ac2      	subs	r2, r0, r3
 800e5de:	2148      	movs	r1, #72	; 0x48
 800e5e0:	4b19      	ldr	r3, [pc, #100]	; (800e648 <__ssvfscanf_r+0x1428>)
 800e5e2:	185b      	adds	r3, r3, r1
 800e5e4:	19db      	adds	r3, r3, r7
 800e5e6:	429d      	cmp	r5, r3
 800e5e8:	d302      	bcc.n	800e5f0 <__ssvfscanf_r+0x13d0>
 800e5ea:	4b18      	ldr	r3, [pc, #96]	; (800e64c <__ssvfscanf_r+0x142c>)
 800e5ec:	185b      	adds	r3, r3, r1
 800e5ee:	19dd      	adds	r5, r3, r7
 800e5f0:	0028      	movs	r0, r5
 800e5f2:	4917      	ldr	r1, [pc, #92]	; (800e650 <__ssvfscanf_r+0x1430>)
 800e5f4:	f7fc f944 	bl	800a880 <sprintf>
 800e5f8:	e7cb      	b.n	800e592 <__ssvfscanf_r+0x1372>
 800e5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e600:	07b6      	lsls	r6, r6, #30
 800e602:	d4d8      	bmi.n	800e5b6 <__ssvfscanf_r+0x1396>
 800e604:	0002      	movs	r2, r0
 800e606:	000b      	movs	r3, r1
 800e608:	f7f3 fe74 	bl	80022f4 <__aeabi_dcmpun>
 800e60c:	2800      	cmp	r0, #0
 800e60e:	d005      	beq.n	800e61c <__ssvfscanf_r+0x13fc>
 800e610:	4810      	ldr	r0, [pc, #64]	; (800e654 <__ssvfscanf_r+0x1434>)
 800e612:	f7fc fabf 	bl	800ab94 <nanf>
 800e616:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e618:	6018      	str	r0, [r3, #0]
 800e61a:	e7ce      	b.n	800e5ba <__ssvfscanf_r+0x139a>
 800e61c:	0020      	movs	r0, r4
 800e61e:	0029      	movs	r1, r5
 800e620:	f7f3 ff12 	bl	8002448 <__aeabi_d2f>
 800e624:	e7f7      	b.n	800e616 <__ssvfscanf_r+0x13f6>
 800e626:	00a3      	lsls	r3, r4, #2
 800e628:	18ed      	adds	r5, r5, r3
 800e62a:	682b      	ldr	r3, [r5, #0]
 800e62c:	3401      	adds	r4, #1
 800e62e:	6818      	ldr	r0, [r3, #0]
 800e630:	f7fa ff32 	bl	8009498 <free>
 800e634:	2200      	movs	r2, #0
 800e636:	682b      	ldr	r3, [r5, #0]
 800e638:	601a      	str	r2, [r3, #0]
 800e63a:	f7fe ffc3 	bl	800d5c4 <__ssvfscanf_r+0x3a4>
 800e63e:	46c0      	nop			; (mov r8, r8)
 800e640:	fffff07f 	.word	0xfffff07f
 800e644:	fffffd7f 	.word	0xfffffd7f
 800e648:	0000026b 	.word	0x0000026b
 800e64c:	0000026a 	.word	0x0000026a
 800e650:	08013150 	.word	0x08013150
 800e654:	080131b3 	.word	0x080131b3

0800e658 <_fclose_r>:
 800e658:	b570      	push	{r4, r5, r6, lr}
 800e65a:	0005      	movs	r5, r0
 800e65c:	1e0c      	subs	r4, r1, #0
 800e65e:	d102      	bne.n	800e666 <_fclose_r+0xe>
 800e660:	2600      	movs	r6, #0
 800e662:	0030      	movs	r0, r6
 800e664:	bd70      	pop	{r4, r5, r6, pc}
 800e666:	2800      	cmp	r0, #0
 800e668:	d004      	beq.n	800e674 <_fclose_r+0x1c>
 800e66a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d101      	bne.n	800e674 <_fclose_r+0x1c>
 800e670:	f7fc f89e 	bl	800a7b0 <__sinit>
 800e674:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e676:	07db      	lsls	r3, r3, #31
 800e678:	d405      	bmi.n	800e686 <_fclose_r+0x2e>
 800e67a:	89a3      	ldrh	r3, [r4, #12]
 800e67c:	059b      	lsls	r3, r3, #22
 800e67e:	d402      	bmi.n	800e686 <_fclose_r+0x2e>
 800e680:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e682:	f7fc fa6b 	bl	800ab5c <__retarget_lock_acquire_recursive>
 800e686:	220c      	movs	r2, #12
 800e688:	5ea3      	ldrsh	r3, [r4, r2]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d109      	bne.n	800e6a2 <_fclose_r+0x4a>
 800e68e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e690:	3301      	adds	r3, #1
 800e692:	0016      	movs	r6, r2
 800e694:	401e      	ands	r6, r3
 800e696:	421a      	tst	r2, r3
 800e698:	d1e2      	bne.n	800e660 <_fclose_r+0x8>
 800e69a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e69c:	f7fc fa5f 	bl	800ab5e <__retarget_lock_release_recursive>
 800e6a0:	e7df      	b.n	800e662 <_fclose_r+0xa>
 800e6a2:	0021      	movs	r1, r4
 800e6a4:	0028      	movs	r0, r5
 800e6a6:	f000 f837 	bl	800e718 <__sflush_r>
 800e6aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e6ac:	0006      	movs	r6, r0
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d006      	beq.n	800e6c0 <_fclose_r+0x68>
 800e6b2:	0028      	movs	r0, r5
 800e6b4:	69e1      	ldr	r1, [r4, #28]
 800e6b6:	4798      	blx	r3
 800e6b8:	2800      	cmp	r0, #0
 800e6ba:	da01      	bge.n	800e6c0 <_fclose_r+0x68>
 800e6bc:	2601      	movs	r6, #1
 800e6be:	4276      	negs	r6, r6
 800e6c0:	89a3      	ldrh	r3, [r4, #12]
 800e6c2:	061b      	lsls	r3, r3, #24
 800e6c4:	d503      	bpl.n	800e6ce <_fclose_r+0x76>
 800e6c6:	0028      	movs	r0, r5
 800e6c8:	6921      	ldr	r1, [r4, #16]
 800e6ca:	f7fc facf 	bl	800ac6c <_free_r>
 800e6ce:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e6d0:	2900      	cmp	r1, #0
 800e6d2:	d008      	beq.n	800e6e6 <_fclose_r+0x8e>
 800e6d4:	0023      	movs	r3, r4
 800e6d6:	3340      	adds	r3, #64	; 0x40
 800e6d8:	4299      	cmp	r1, r3
 800e6da:	d002      	beq.n	800e6e2 <_fclose_r+0x8a>
 800e6dc:	0028      	movs	r0, r5
 800e6de:	f7fc fac5 	bl	800ac6c <_free_r>
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	6323      	str	r3, [r4, #48]	; 0x30
 800e6e6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e6e8:	2900      	cmp	r1, #0
 800e6ea:	d004      	beq.n	800e6f6 <_fclose_r+0x9e>
 800e6ec:	0028      	movs	r0, r5
 800e6ee:	f7fc fabd 	bl	800ac6c <_free_r>
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	6463      	str	r3, [r4, #68]	; 0x44
 800e6f6:	f7fc f84b 	bl	800a790 <__sfp_lock_acquire>
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	81a3      	strh	r3, [r4, #12]
 800e6fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e700:	07db      	lsls	r3, r3, #31
 800e702:	d402      	bmi.n	800e70a <_fclose_r+0xb2>
 800e704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e706:	f7fc fa2a 	bl	800ab5e <__retarget_lock_release_recursive>
 800e70a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e70c:	f7fc fa25 	bl	800ab5a <__retarget_lock_close_recursive>
 800e710:	f7fc f846 	bl	800a7a0 <__sfp_lock_release>
 800e714:	e7a5      	b.n	800e662 <_fclose_r+0xa>
	...

0800e718 <__sflush_r>:
 800e718:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e71a:	230c      	movs	r3, #12
 800e71c:	5eca      	ldrsh	r2, [r1, r3]
 800e71e:	000c      	movs	r4, r1
 800e720:	0005      	movs	r5, r0
 800e722:	b291      	uxth	r1, r2
 800e724:	0713      	lsls	r3, r2, #28
 800e726:	d464      	bmi.n	800e7f2 <__sflush_r+0xda>
 800e728:	2380      	movs	r3, #128	; 0x80
 800e72a:	011b      	lsls	r3, r3, #4
 800e72c:	4313      	orrs	r3, r2
 800e72e:	6862      	ldr	r2, [r4, #4]
 800e730:	81a3      	strh	r3, [r4, #12]
 800e732:	2a00      	cmp	r2, #0
 800e734:	dc04      	bgt.n	800e740 <__sflush_r+0x28>
 800e736:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800e738:	2a00      	cmp	r2, #0
 800e73a:	dc01      	bgt.n	800e740 <__sflush_r+0x28>
 800e73c:	2000      	movs	r0, #0
 800e73e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e740:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800e742:	2f00      	cmp	r7, #0
 800e744:	d0fa      	beq.n	800e73c <__sflush_r+0x24>
 800e746:	2200      	movs	r2, #0
 800e748:	2080      	movs	r0, #128	; 0x80
 800e74a:	682e      	ldr	r6, [r5, #0]
 800e74c:	602a      	str	r2, [r5, #0]
 800e74e:	001a      	movs	r2, r3
 800e750:	0140      	lsls	r0, r0, #5
 800e752:	69e1      	ldr	r1, [r4, #28]
 800e754:	4002      	ands	r2, r0
 800e756:	4203      	tst	r3, r0
 800e758:	d038      	beq.n	800e7cc <__sflush_r+0xb4>
 800e75a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800e75c:	89a3      	ldrh	r3, [r4, #12]
 800e75e:	075b      	lsls	r3, r3, #29
 800e760:	d506      	bpl.n	800e770 <__sflush_r+0x58>
 800e762:	6863      	ldr	r3, [r4, #4]
 800e764:	1ac0      	subs	r0, r0, r3
 800e766:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d001      	beq.n	800e770 <__sflush_r+0x58>
 800e76c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800e76e:	1ac0      	subs	r0, r0, r3
 800e770:	0002      	movs	r2, r0
 800e772:	2300      	movs	r3, #0
 800e774:	0028      	movs	r0, r5
 800e776:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800e778:	69e1      	ldr	r1, [r4, #28]
 800e77a:	47b8      	blx	r7
 800e77c:	89a2      	ldrh	r2, [r4, #12]
 800e77e:	1c43      	adds	r3, r0, #1
 800e780:	d106      	bne.n	800e790 <__sflush_r+0x78>
 800e782:	6829      	ldr	r1, [r5, #0]
 800e784:	291d      	cmp	r1, #29
 800e786:	d830      	bhi.n	800e7ea <__sflush_r+0xd2>
 800e788:	4b2c      	ldr	r3, [pc, #176]	; (800e83c <__sflush_r+0x124>)
 800e78a:	410b      	asrs	r3, r1
 800e78c:	07db      	lsls	r3, r3, #31
 800e78e:	d42c      	bmi.n	800e7ea <__sflush_r+0xd2>
 800e790:	4b2b      	ldr	r3, [pc, #172]	; (800e840 <__sflush_r+0x128>)
 800e792:	4013      	ands	r3, r2
 800e794:	2200      	movs	r2, #0
 800e796:	6062      	str	r2, [r4, #4]
 800e798:	6922      	ldr	r2, [r4, #16]
 800e79a:	b21b      	sxth	r3, r3
 800e79c:	81a3      	strh	r3, [r4, #12]
 800e79e:	6022      	str	r2, [r4, #0]
 800e7a0:	04db      	lsls	r3, r3, #19
 800e7a2:	d505      	bpl.n	800e7b0 <__sflush_r+0x98>
 800e7a4:	1c43      	adds	r3, r0, #1
 800e7a6:	d102      	bne.n	800e7ae <__sflush_r+0x96>
 800e7a8:	682b      	ldr	r3, [r5, #0]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d100      	bne.n	800e7b0 <__sflush_r+0x98>
 800e7ae:	6520      	str	r0, [r4, #80]	; 0x50
 800e7b0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e7b2:	602e      	str	r6, [r5, #0]
 800e7b4:	2900      	cmp	r1, #0
 800e7b6:	d0c1      	beq.n	800e73c <__sflush_r+0x24>
 800e7b8:	0023      	movs	r3, r4
 800e7ba:	3340      	adds	r3, #64	; 0x40
 800e7bc:	4299      	cmp	r1, r3
 800e7be:	d002      	beq.n	800e7c6 <__sflush_r+0xae>
 800e7c0:	0028      	movs	r0, r5
 800e7c2:	f7fc fa53 	bl	800ac6c <_free_r>
 800e7c6:	2000      	movs	r0, #0
 800e7c8:	6320      	str	r0, [r4, #48]	; 0x30
 800e7ca:	e7b8      	b.n	800e73e <__sflush_r+0x26>
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	0028      	movs	r0, r5
 800e7d0:	47b8      	blx	r7
 800e7d2:	1c43      	adds	r3, r0, #1
 800e7d4:	d1c2      	bne.n	800e75c <__sflush_r+0x44>
 800e7d6:	682b      	ldr	r3, [r5, #0]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d0bf      	beq.n	800e75c <__sflush_r+0x44>
 800e7dc:	2b1d      	cmp	r3, #29
 800e7de:	d001      	beq.n	800e7e4 <__sflush_r+0xcc>
 800e7e0:	2b16      	cmp	r3, #22
 800e7e2:	d101      	bne.n	800e7e8 <__sflush_r+0xd0>
 800e7e4:	602e      	str	r6, [r5, #0]
 800e7e6:	e7a9      	b.n	800e73c <__sflush_r+0x24>
 800e7e8:	89a2      	ldrh	r2, [r4, #12]
 800e7ea:	2340      	movs	r3, #64	; 0x40
 800e7ec:	4313      	orrs	r3, r2
 800e7ee:	81a3      	strh	r3, [r4, #12]
 800e7f0:	e7a5      	b.n	800e73e <__sflush_r+0x26>
 800e7f2:	6926      	ldr	r6, [r4, #16]
 800e7f4:	2e00      	cmp	r6, #0
 800e7f6:	d0a1      	beq.n	800e73c <__sflush_r+0x24>
 800e7f8:	6827      	ldr	r7, [r4, #0]
 800e7fa:	6026      	str	r6, [r4, #0]
 800e7fc:	1bbb      	subs	r3, r7, r6
 800e7fe:	9301      	str	r3, [sp, #4]
 800e800:	2300      	movs	r3, #0
 800e802:	0789      	lsls	r1, r1, #30
 800e804:	d100      	bne.n	800e808 <__sflush_r+0xf0>
 800e806:	6963      	ldr	r3, [r4, #20]
 800e808:	60a3      	str	r3, [r4, #8]
 800e80a:	9b01      	ldr	r3, [sp, #4]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	dc00      	bgt.n	800e812 <__sflush_r+0xfa>
 800e810:	e794      	b.n	800e73c <__sflush_r+0x24>
 800e812:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e814:	0032      	movs	r2, r6
 800e816:	001f      	movs	r7, r3
 800e818:	0028      	movs	r0, r5
 800e81a:	9b01      	ldr	r3, [sp, #4]
 800e81c:	69e1      	ldr	r1, [r4, #28]
 800e81e:	47b8      	blx	r7
 800e820:	2800      	cmp	r0, #0
 800e822:	dc06      	bgt.n	800e832 <__sflush_r+0x11a>
 800e824:	2340      	movs	r3, #64	; 0x40
 800e826:	2001      	movs	r0, #1
 800e828:	89a2      	ldrh	r2, [r4, #12]
 800e82a:	4240      	negs	r0, r0
 800e82c:	4313      	orrs	r3, r2
 800e82e:	81a3      	strh	r3, [r4, #12]
 800e830:	e785      	b.n	800e73e <__sflush_r+0x26>
 800e832:	9b01      	ldr	r3, [sp, #4]
 800e834:	1836      	adds	r6, r6, r0
 800e836:	1a1b      	subs	r3, r3, r0
 800e838:	9301      	str	r3, [sp, #4]
 800e83a:	e7e6      	b.n	800e80a <__sflush_r+0xf2>
 800e83c:	dfbffffe 	.word	0xdfbffffe
 800e840:	fffff7ff 	.word	0xfffff7ff

0800e844 <_fflush_r>:
 800e844:	b570      	push	{r4, r5, r6, lr}
 800e846:	0005      	movs	r5, r0
 800e848:	000c      	movs	r4, r1
 800e84a:	2800      	cmp	r0, #0
 800e84c:	d004      	beq.n	800e858 <_fflush_r+0x14>
 800e84e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e850:	2b00      	cmp	r3, #0
 800e852:	d101      	bne.n	800e858 <_fflush_r+0x14>
 800e854:	f7fb ffac 	bl	800a7b0 <__sinit>
 800e858:	220c      	movs	r2, #12
 800e85a:	5ea3      	ldrsh	r3, [r4, r2]
 800e85c:	1e1e      	subs	r6, r3, #0
 800e85e:	d015      	beq.n	800e88c <_fflush_r+0x48>
 800e860:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e862:	07d2      	lsls	r2, r2, #31
 800e864:	d404      	bmi.n	800e870 <_fflush_r+0x2c>
 800e866:	059b      	lsls	r3, r3, #22
 800e868:	d402      	bmi.n	800e870 <_fflush_r+0x2c>
 800e86a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e86c:	f7fc f976 	bl	800ab5c <__retarget_lock_acquire_recursive>
 800e870:	0021      	movs	r1, r4
 800e872:	0028      	movs	r0, r5
 800e874:	f7ff ff50 	bl	800e718 <__sflush_r>
 800e878:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e87a:	0006      	movs	r6, r0
 800e87c:	07db      	lsls	r3, r3, #31
 800e87e:	d405      	bmi.n	800e88c <_fflush_r+0x48>
 800e880:	89a3      	ldrh	r3, [r4, #12]
 800e882:	059b      	lsls	r3, r3, #22
 800e884:	d402      	bmi.n	800e88c <_fflush_r+0x48>
 800e886:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e888:	f7fc f969 	bl	800ab5e <__retarget_lock_release_recursive>
 800e88c:	0030      	movs	r0, r6
 800e88e:	bd70      	pop	{r4, r5, r6, pc}

0800e890 <__sccl>:
 800e890:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e892:	780b      	ldrb	r3, [r1, #0]
 800e894:	0004      	movs	r4, r0
 800e896:	2b5e      	cmp	r3, #94	; 0x5e
 800e898:	d019      	beq.n	800e8ce <__sccl+0x3e>
 800e89a:	2200      	movs	r2, #0
 800e89c:	1c4d      	adds	r5, r1, #1
 800e89e:	0021      	movs	r1, r4
 800e8a0:	1c60      	adds	r0, r4, #1
 800e8a2:	30ff      	adds	r0, #255	; 0xff
 800e8a4:	700a      	strb	r2, [r1, #0]
 800e8a6:	3101      	adds	r1, #1
 800e8a8:	4281      	cmp	r1, r0
 800e8aa:	d1fb      	bne.n	800e8a4 <__sccl+0x14>
 800e8ac:	1e68      	subs	r0, r5, #1
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d00c      	beq.n	800e8cc <__sccl+0x3c>
 800e8b2:	2101      	movs	r1, #1
 800e8b4:	262d      	movs	r6, #45	; 0x2d
 800e8b6:	404a      	eors	r2, r1
 800e8b8:	0028      	movs	r0, r5
 800e8ba:	54e2      	strb	r2, [r4, r3]
 800e8bc:	7801      	ldrb	r1, [r0, #0]
 800e8be:	1c45      	adds	r5, r0, #1
 800e8c0:	292d      	cmp	r1, #45	; 0x2d
 800e8c2:	d00c      	beq.n	800e8de <__sccl+0x4e>
 800e8c4:	295d      	cmp	r1, #93	; 0x5d
 800e8c6:	d01d      	beq.n	800e904 <__sccl+0x74>
 800e8c8:	2900      	cmp	r1, #0
 800e8ca:	d104      	bne.n	800e8d6 <__sccl+0x46>
 800e8cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e8ce:	2201      	movs	r2, #1
 800e8d0:	784b      	ldrb	r3, [r1, #1]
 800e8d2:	1c8d      	adds	r5, r1, #2
 800e8d4:	e7e3      	b.n	800e89e <__sccl+0xe>
 800e8d6:	000b      	movs	r3, r1
 800e8d8:	e7ee      	b.n	800e8b8 <__sccl+0x28>
 800e8da:	0033      	movs	r3, r6
 800e8dc:	e7ec      	b.n	800e8b8 <__sccl+0x28>
 800e8de:	7841      	ldrb	r1, [r0, #1]
 800e8e0:	295d      	cmp	r1, #93	; 0x5d
 800e8e2:	d0fa      	beq.n	800e8da <__sccl+0x4a>
 800e8e4:	428b      	cmp	r3, r1
 800e8e6:	dcf8      	bgt.n	800e8da <__sccl+0x4a>
 800e8e8:	001d      	movs	r5, r3
 800e8ea:	3002      	adds	r0, #2
 800e8ec:	3501      	adds	r5, #1
 800e8ee:	5562      	strb	r2, [r4, r5]
 800e8f0:	42a9      	cmp	r1, r5
 800e8f2:	dcfb      	bgt.n	800e8ec <__sccl+0x5c>
 800e8f4:	2500      	movs	r5, #0
 800e8f6:	1c5f      	adds	r7, r3, #1
 800e8f8:	428b      	cmp	r3, r1
 800e8fa:	da01      	bge.n	800e900 <__sccl+0x70>
 800e8fc:	1acd      	subs	r5, r1, r3
 800e8fe:	3d01      	subs	r5, #1
 800e900:	197b      	adds	r3, r7, r5
 800e902:	e7db      	b.n	800e8bc <__sccl+0x2c>
 800e904:	0028      	movs	r0, r5
 800e906:	e7e1      	b.n	800e8cc <__sccl+0x3c>

0800e908 <_localeconv_r>:
 800e908:	4800      	ldr	r0, [pc, #0]	; (800e90c <_localeconv_r+0x4>)
 800e90a:	4770      	bx	lr
 800e90c:	20000540 	.word	0x20000540

0800e910 <__libc_fini_array>:
 800e910:	b570      	push	{r4, r5, r6, lr}
 800e912:	4c07      	ldr	r4, [pc, #28]	; (800e930 <__libc_fini_array+0x20>)
 800e914:	4d07      	ldr	r5, [pc, #28]	; (800e934 <__libc_fini_array+0x24>)
 800e916:	1b64      	subs	r4, r4, r5
 800e918:	10a4      	asrs	r4, r4, #2
 800e91a:	2c00      	cmp	r4, #0
 800e91c:	d102      	bne.n	800e924 <__libc_fini_array+0x14>
 800e91e:	f002 fdcd 	bl	80114bc <_fini>
 800e922:	bd70      	pop	{r4, r5, r6, pc}
 800e924:	3c01      	subs	r4, #1
 800e926:	00a3      	lsls	r3, r4, #2
 800e928:	58eb      	ldr	r3, [r5, r3]
 800e92a:	4798      	blx	r3
 800e92c:	e7f5      	b.n	800e91a <__libc_fini_array+0xa>
 800e92e:	46c0      	nop			; (mov r8, r8)
 800e930:	08013250 	.word	0x08013250
 800e934:	0801324c 	.word	0x0801324c

0800e938 <memchr>:
 800e938:	b2c9      	uxtb	r1, r1
 800e93a:	1882      	adds	r2, r0, r2
 800e93c:	4290      	cmp	r0, r2
 800e93e:	d101      	bne.n	800e944 <memchr+0xc>
 800e940:	2000      	movs	r0, #0
 800e942:	4770      	bx	lr
 800e944:	7803      	ldrb	r3, [r0, #0]
 800e946:	428b      	cmp	r3, r1
 800e948:	d0fb      	beq.n	800e942 <memchr+0xa>
 800e94a:	3001      	adds	r0, #1
 800e94c:	e7f6      	b.n	800e93c <memchr+0x4>
	...

0800e950 <frexp>:
 800e950:	b570      	push	{r4, r5, r6, lr}
 800e952:	0014      	movs	r4, r2
 800e954:	2500      	movs	r5, #0
 800e956:	6025      	str	r5, [r4, #0]
 800e958:	4d10      	ldr	r5, [pc, #64]	; (800e99c <frexp+0x4c>)
 800e95a:	004b      	lsls	r3, r1, #1
 800e95c:	000a      	movs	r2, r1
 800e95e:	085b      	lsrs	r3, r3, #1
 800e960:	42ab      	cmp	r3, r5
 800e962:	dc1a      	bgt.n	800e99a <frexp+0x4a>
 800e964:	001d      	movs	r5, r3
 800e966:	4305      	orrs	r5, r0
 800e968:	d017      	beq.n	800e99a <frexp+0x4a>
 800e96a:	4d0d      	ldr	r5, [pc, #52]	; (800e9a0 <frexp+0x50>)
 800e96c:	4229      	tst	r1, r5
 800e96e:	d109      	bne.n	800e984 <frexp+0x34>
 800e970:	2200      	movs	r2, #0
 800e972:	4b0c      	ldr	r3, [pc, #48]	; (800e9a4 <frexp+0x54>)
 800e974:	f7f2 fe7a 	bl	800166c <__aeabi_dmul>
 800e978:	2536      	movs	r5, #54	; 0x36
 800e97a:	000a      	movs	r2, r1
 800e97c:	004b      	lsls	r3, r1, #1
 800e97e:	426d      	negs	r5, r5
 800e980:	085b      	lsrs	r3, r3, #1
 800e982:	6025      	str	r5, [r4, #0]
 800e984:	4d08      	ldr	r5, [pc, #32]	; (800e9a8 <frexp+0x58>)
 800e986:	151b      	asrs	r3, r3, #20
 800e988:	195b      	adds	r3, r3, r5
 800e98a:	6825      	ldr	r5, [r4, #0]
 800e98c:	18eb      	adds	r3, r5, r3
 800e98e:	6023      	str	r3, [r4, #0]
 800e990:	4b06      	ldr	r3, [pc, #24]	; (800e9ac <frexp+0x5c>)
 800e992:	401a      	ands	r2, r3
 800e994:	4b06      	ldr	r3, [pc, #24]	; (800e9b0 <frexp+0x60>)
 800e996:	4313      	orrs	r3, r2
 800e998:	0019      	movs	r1, r3
 800e99a:	bd70      	pop	{r4, r5, r6, pc}
 800e99c:	7fefffff 	.word	0x7fefffff
 800e9a0:	7ff00000 	.word	0x7ff00000
 800e9a4:	43500000 	.word	0x43500000
 800e9a8:	fffffc02 	.word	0xfffffc02
 800e9ac:	800fffff 	.word	0x800fffff
 800e9b0:	3fe00000 	.word	0x3fe00000

0800e9b4 <__register_exitproc>:
 800e9b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e9b6:	4f1c      	ldr	r7, [pc, #112]	; (800ea28 <__register_exitproc+0x74>)
 800e9b8:	0004      	movs	r4, r0
 800e9ba:	6838      	ldr	r0, [r7, #0]
 800e9bc:	0016      	movs	r6, r2
 800e9be:	9301      	str	r3, [sp, #4]
 800e9c0:	9100      	str	r1, [sp, #0]
 800e9c2:	f7fc f8cb 	bl	800ab5c <__retarget_lock_acquire_recursive>
 800e9c6:	4a19      	ldr	r2, [pc, #100]	; (800ea2c <__register_exitproc+0x78>)
 800e9c8:	6813      	ldr	r3, [r2, #0]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d101      	bne.n	800e9d2 <__register_exitproc+0x1e>
 800e9ce:	4b18      	ldr	r3, [pc, #96]	; (800ea30 <__register_exitproc+0x7c>)
 800e9d0:	6013      	str	r3, [r2, #0]
 800e9d2:	685a      	ldr	r2, [r3, #4]
 800e9d4:	6838      	ldr	r0, [r7, #0]
 800e9d6:	2a1f      	cmp	r2, #31
 800e9d8:	dd04      	ble.n	800e9e4 <__register_exitproc+0x30>
 800e9da:	f7fc f8c0 	bl	800ab5e <__retarget_lock_release_recursive>
 800e9de:	2001      	movs	r0, #1
 800e9e0:	4240      	negs	r0, r0
 800e9e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e9e4:	2c00      	cmp	r4, #0
 800e9e6:	d014      	beq.n	800ea12 <__register_exitproc+0x5e>
 800e9e8:	0091      	lsls	r1, r2, #2
 800e9ea:	1859      	adds	r1, r3, r1
 800e9ec:	000f      	movs	r7, r1
 800e9ee:	3788      	adds	r7, #136	; 0x88
 800e9f0:	603e      	str	r6, [r7, #0]
 800e9f2:	2701      	movs	r7, #1
 800e9f4:	001e      	movs	r6, r3
 800e9f6:	4097      	lsls	r7, r2
 800e9f8:	3685      	adds	r6, #133	; 0x85
 800e9fa:	36ff      	adds	r6, #255	; 0xff
 800e9fc:	6875      	ldr	r5, [r6, #4]
 800e9fe:	31fc      	adds	r1, #252	; 0xfc
 800ea00:	433d      	orrs	r5, r7
 800ea02:	6075      	str	r5, [r6, #4]
 800ea04:	9d01      	ldr	r5, [sp, #4]
 800ea06:	60cd      	str	r5, [r1, #12]
 800ea08:	2c02      	cmp	r4, #2
 800ea0a:	d102      	bne.n	800ea12 <__register_exitproc+0x5e>
 800ea0c:	68b1      	ldr	r1, [r6, #8]
 800ea0e:	4339      	orrs	r1, r7
 800ea10:	60b1      	str	r1, [r6, #8]
 800ea12:	1c51      	adds	r1, r2, #1
 800ea14:	6059      	str	r1, [r3, #4]
 800ea16:	3202      	adds	r2, #2
 800ea18:	9900      	ldr	r1, [sp, #0]
 800ea1a:	0092      	lsls	r2, r2, #2
 800ea1c:	50d1      	str	r1, [r2, r3]
 800ea1e:	f7fc f89e 	bl	800ab5e <__retarget_lock_release_recursive>
 800ea22:	2000      	movs	r0, #0
 800ea24:	e7dd      	b.n	800e9e2 <__register_exitproc+0x2e>
 800ea26:	46c0      	nop			; (mov r8, r8)
 800ea28:	200006e4 	.word	0x200006e4
 800ea2c:	20000edc 	.word	0x20000edc
 800ea30:	20000ee0 	.word	0x20000ee0

0800ea34 <__assert_func>:
 800ea34:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800ea36:	0014      	movs	r4, r2
 800ea38:	001a      	movs	r2, r3
 800ea3a:	4b09      	ldr	r3, [pc, #36]	; (800ea60 <__assert_func+0x2c>)
 800ea3c:	0005      	movs	r5, r0
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	000e      	movs	r6, r1
 800ea42:	68d8      	ldr	r0, [r3, #12]
 800ea44:	4b07      	ldr	r3, [pc, #28]	; (800ea64 <__assert_func+0x30>)
 800ea46:	2c00      	cmp	r4, #0
 800ea48:	d101      	bne.n	800ea4e <__assert_func+0x1a>
 800ea4a:	4b07      	ldr	r3, [pc, #28]	; (800ea68 <__assert_func+0x34>)
 800ea4c:	001c      	movs	r4, r3
 800ea4e:	4907      	ldr	r1, [pc, #28]	; (800ea6c <__assert_func+0x38>)
 800ea50:	9301      	str	r3, [sp, #4]
 800ea52:	9402      	str	r4, [sp, #8]
 800ea54:	002b      	movs	r3, r5
 800ea56:	9600      	str	r6, [sp, #0]
 800ea58:	f001 faa6 	bl	800ffa8 <fiprintf>
 800ea5c:	f002 fb8e 	bl	801117c <abort>
 800ea60:	200006e0 	.word	0x200006e0
 800ea64:	08013178 	.word	0x08013178
 800ea68:	080131b3 	.word	0x080131b3
 800ea6c:	08013185 	.word	0x08013185

0800ea70 <_calloc_r>:
 800ea70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea72:	2400      	movs	r4, #0
 800ea74:	0c0b      	lsrs	r3, r1, #16
 800ea76:	0c16      	lsrs	r6, r2, #16
 800ea78:	42a3      	cmp	r3, r4
 800ea7a:	d133      	bne.n	800eae4 <_calloc_r+0x74>
 800ea7c:	42a6      	cmp	r6, r4
 800ea7e:	d121      	bne.n	800eac4 <_calloc_r+0x54>
 800ea80:	b28b      	uxth	r3, r1
 800ea82:	b291      	uxth	r1, r2
 800ea84:	4359      	muls	r1, r3
 800ea86:	f7fa fd11 	bl	80094ac <_malloc_r>
 800ea8a:	1e05      	subs	r5, r0, #0
 800ea8c:	d033      	beq.n	800eaf6 <_calloc_r+0x86>
 800ea8e:	0003      	movs	r3, r0
 800ea90:	3b08      	subs	r3, #8
 800ea92:	685a      	ldr	r2, [r3, #4]
 800ea94:	2303      	movs	r3, #3
 800ea96:	439a      	bics	r2, r3
 800ea98:	3a04      	subs	r2, #4
 800ea9a:	2a24      	cmp	r2, #36	; 0x24
 800ea9c:	d832      	bhi.n	800eb04 <_calloc_r+0x94>
 800ea9e:	0003      	movs	r3, r0
 800eaa0:	2a13      	cmp	r2, #19
 800eaa2:	d90a      	bls.n	800eaba <_calloc_r+0x4a>
 800eaa4:	6004      	str	r4, [r0, #0]
 800eaa6:	6044      	str	r4, [r0, #4]
 800eaa8:	3308      	adds	r3, #8
 800eaaa:	2a1b      	cmp	r2, #27
 800eaac:	d905      	bls.n	800eaba <_calloc_r+0x4a>
 800eaae:	6084      	str	r4, [r0, #8]
 800eab0:	60c4      	str	r4, [r0, #12]
 800eab2:	2a24      	cmp	r2, #36	; 0x24
 800eab4:	d021      	beq.n	800eafa <_calloc_r+0x8a>
 800eab6:	0003      	movs	r3, r0
 800eab8:	3310      	adds	r3, #16
 800eaba:	2200      	movs	r2, #0
 800eabc:	601a      	str	r2, [r3, #0]
 800eabe:	605a      	str	r2, [r3, #4]
 800eac0:	609a      	str	r2, [r3, #8]
 800eac2:	e018      	b.n	800eaf6 <_calloc_r+0x86>
 800eac4:	1c33      	adds	r3, r6, #0
 800eac6:	1c0d      	adds	r5, r1, #0
 800eac8:	b289      	uxth	r1, r1
 800eaca:	b292      	uxth	r2, r2
 800eacc:	434a      	muls	r2, r1
 800eace:	b2ad      	uxth	r5, r5
 800ead0:	b299      	uxth	r1, r3
 800ead2:	4369      	muls	r1, r5
 800ead4:	0c13      	lsrs	r3, r2, #16
 800ead6:	18c9      	adds	r1, r1, r3
 800ead8:	0c0b      	lsrs	r3, r1, #16
 800eada:	d107      	bne.n	800eaec <_calloc_r+0x7c>
 800eadc:	0409      	lsls	r1, r1, #16
 800eade:	b292      	uxth	r2, r2
 800eae0:	4311      	orrs	r1, r2
 800eae2:	e7d0      	b.n	800ea86 <_calloc_r+0x16>
 800eae4:	2e00      	cmp	r6, #0
 800eae6:	d101      	bne.n	800eaec <_calloc_r+0x7c>
 800eae8:	1c15      	adds	r5, r2, #0
 800eaea:	e7ed      	b.n	800eac8 <_calloc_r+0x58>
 800eaec:	f7fc f80a 	bl	800ab04 <__errno>
 800eaf0:	230c      	movs	r3, #12
 800eaf2:	2500      	movs	r5, #0
 800eaf4:	6003      	str	r3, [r0, #0]
 800eaf6:	0028      	movs	r0, r5
 800eaf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eafa:	0003      	movs	r3, r0
 800eafc:	6104      	str	r4, [r0, #16]
 800eafe:	3318      	adds	r3, #24
 800eb00:	6144      	str	r4, [r0, #20]
 800eb02:	e7da      	b.n	800eaba <_calloc_r+0x4a>
 800eb04:	2100      	movs	r1, #0
 800eb06:	f7fb ff51 	bl	800a9ac <memset>
 800eb0a:	e7f4      	b.n	800eaf6 <_calloc_r+0x86>

0800eb0c <quorem>:
 800eb0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb0e:	6902      	ldr	r2, [r0, #16]
 800eb10:	690b      	ldr	r3, [r1, #16]
 800eb12:	b089      	sub	sp, #36	; 0x24
 800eb14:	0007      	movs	r7, r0
 800eb16:	9104      	str	r1, [sp, #16]
 800eb18:	2000      	movs	r0, #0
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	db69      	blt.n	800ebf2 <quorem+0xe6>
 800eb1e:	3b01      	subs	r3, #1
 800eb20:	009c      	lsls	r4, r3, #2
 800eb22:	9301      	str	r3, [sp, #4]
 800eb24:	000b      	movs	r3, r1
 800eb26:	3314      	adds	r3, #20
 800eb28:	9306      	str	r3, [sp, #24]
 800eb2a:	191b      	adds	r3, r3, r4
 800eb2c:	9305      	str	r3, [sp, #20]
 800eb2e:	003b      	movs	r3, r7
 800eb30:	3314      	adds	r3, #20
 800eb32:	9303      	str	r3, [sp, #12]
 800eb34:	191c      	adds	r4, r3, r4
 800eb36:	9b05      	ldr	r3, [sp, #20]
 800eb38:	6826      	ldr	r6, [r4, #0]
 800eb3a:	681d      	ldr	r5, [r3, #0]
 800eb3c:	0030      	movs	r0, r6
 800eb3e:	3501      	adds	r5, #1
 800eb40:	0029      	movs	r1, r5
 800eb42:	f7f1 fafb 	bl	800013c <__udivsi3>
 800eb46:	9002      	str	r0, [sp, #8]
 800eb48:	42ae      	cmp	r6, r5
 800eb4a:	d329      	bcc.n	800eba0 <quorem+0x94>
 800eb4c:	9b06      	ldr	r3, [sp, #24]
 800eb4e:	2600      	movs	r6, #0
 800eb50:	469c      	mov	ip, r3
 800eb52:	9d03      	ldr	r5, [sp, #12]
 800eb54:	9606      	str	r6, [sp, #24]
 800eb56:	4662      	mov	r2, ip
 800eb58:	ca08      	ldmia	r2!, {r3}
 800eb5a:	6828      	ldr	r0, [r5, #0]
 800eb5c:	4694      	mov	ip, r2
 800eb5e:	9a02      	ldr	r2, [sp, #8]
 800eb60:	b299      	uxth	r1, r3
 800eb62:	4351      	muls	r1, r2
 800eb64:	0c1b      	lsrs	r3, r3, #16
 800eb66:	4353      	muls	r3, r2
 800eb68:	1989      	adds	r1, r1, r6
 800eb6a:	0c0a      	lsrs	r2, r1, #16
 800eb6c:	189b      	adds	r3, r3, r2
 800eb6e:	9307      	str	r3, [sp, #28]
 800eb70:	0c1e      	lsrs	r6, r3, #16
 800eb72:	9b06      	ldr	r3, [sp, #24]
 800eb74:	b282      	uxth	r2, r0
 800eb76:	18d2      	adds	r2, r2, r3
 800eb78:	466b      	mov	r3, sp
 800eb7a:	b289      	uxth	r1, r1
 800eb7c:	8b9b      	ldrh	r3, [r3, #28]
 800eb7e:	1a52      	subs	r2, r2, r1
 800eb80:	0c01      	lsrs	r1, r0, #16
 800eb82:	1ac9      	subs	r1, r1, r3
 800eb84:	1413      	asrs	r3, r2, #16
 800eb86:	18cb      	adds	r3, r1, r3
 800eb88:	1419      	asrs	r1, r3, #16
 800eb8a:	b292      	uxth	r2, r2
 800eb8c:	041b      	lsls	r3, r3, #16
 800eb8e:	4313      	orrs	r3, r2
 800eb90:	c508      	stmia	r5!, {r3}
 800eb92:	9b05      	ldr	r3, [sp, #20]
 800eb94:	9106      	str	r1, [sp, #24]
 800eb96:	4563      	cmp	r3, ip
 800eb98:	d2dd      	bcs.n	800eb56 <quorem+0x4a>
 800eb9a:	6823      	ldr	r3, [r4, #0]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d030      	beq.n	800ec02 <quorem+0xf6>
 800eba0:	0038      	movs	r0, r7
 800eba2:	9904      	ldr	r1, [sp, #16]
 800eba4:	f7fc ff04 	bl	800b9b0 <__mcmp>
 800eba8:	2800      	cmp	r0, #0
 800ebaa:	db21      	blt.n	800ebf0 <quorem+0xe4>
 800ebac:	0038      	movs	r0, r7
 800ebae:	2600      	movs	r6, #0
 800ebb0:	9b02      	ldr	r3, [sp, #8]
 800ebb2:	9c04      	ldr	r4, [sp, #16]
 800ebb4:	3301      	adds	r3, #1
 800ebb6:	9302      	str	r3, [sp, #8]
 800ebb8:	3014      	adds	r0, #20
 800ebba:	3414      	adds	r4, #20
 800ebbc:	6803      	ldr	r3, [r0, #0]
 800ebbe:	cc02      	ldmia	r4!, {r1}
 800ebc0:	b29d      	uxth	r5, r3
 800ebc2:	19ad      	adds	r5, r5, r6
 800ebc4:	b28a      	uxth	r2, r1
 800ebc6:	1aaa      	subs	r2, r5, r2
 800ebc8:	0c09      	lsrs	r1, r1, #16
 800ebca:	0c1b      	lsrs	r3, r3, #16
 800ebcc:	1a5b      	subs	r3, r3, r1
 800ebce:	1411      	asrs	r1, r2, #16
 800ebd0:	185b      	adds	r3, r3, r1
 800ebd2:	141e      	asrs	r6, r3, #16
 800ebd4:	b292      	uxth	r2, r2
 800ebd6:	041b      	lsls	r3, r3, #16
 800ebd8:	4313      	orrs	r3, r2
 800ebda:	c008      	stmia	r0!, {r3}
 800ebdc:	9b05      	ldr	r3, [sp, #20]
 800ebde:	42a3      	cmp	r3, r4
 800ebe0:	d2ec      	bcs.n	800ebbc <quorem+0xb0>
 800ebe2:	9b01      	ldr	r3, [sp, #4]
 800ebe4:	9a03      	ldr	r2, [sp, #12]
 800ebe6:	009b      	lsls	r3, r3, #2
 800ebe8:	18d3      	adds	r3, r2, r3
 800ebea:	681a      	ldr	r2, [r3, #0]
 800ebec:	2a00      	cmp	r2, #0
 800ebee:	d015      	beq.n	800ec1c <quorem+0x110>
 800ebf0:	9802      	ldr	r0, [sp, #8]
 800ebf2:	b009      	add	sp, #36	; 0x24
 800ebf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebf6:	6823      	ldr	r3, [r4, #0]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d106      	bne.n	800ec0a <quorem+0xfe>
 800ebfc:	9b01      	ldr	r3, [sp, #4]
 800ebfe:	3b01      	subs	r3, #1
 800ec00:	9301      	str	r3, [sp, #4]
 800ec02:	9b03      	ldr	r3, [sp, #12]
 800ec04:	3c04      	subs	r4, #4
 800ec06:	42a3      	cmp	r3, r4
 800ec08:	d3f5      	bcc.n	800ebf6 <quorem+0xea>
 800ec0a:	9b01      	ldr	r3, [sp, #4]
 800ec0c:	613b      	str	r3, [r7, #16]
 800ec0e:	e7c7      	b.n	800eba0 <quorem+0x94>
 800ec10:	681a      	ldr	r2, [r3, #0]
 800ec12:	2a00      	cmp	r2, #0
 800ec14:	d106      	bne.n	800ec24 <quorem+0x118>
 800ec16:	9a01      	ldr	r2, [sp, #4]
 800ec18:	3a01      	subs	r2, #1
 800ec1a:	9201      	str	r2, [sp, #4]
 800ec1c:	9a03      	ldr	r2, [sp, #12]
 800ec1e:	3b04      	subs	r3, #4
 800ec20:	429a      	cmp	r2, r3
 800ec22:	d3f5      	bcc.n	800ec10 <quorem+0x104>
 800ec24:	9b01      	ldr	r3, [sp, #4]
 800ec26:	613b      	str	r3, [r7, #16]
 800ec28:	e7e2      	b.n	800ebf0 <quorem+0xe4>
	...

0800ec2c <_dtoa_r>:
 800ec2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec2e:	0014      	movs	r4, r2
 800ec30:	001d      	movs	r5, r3
 800ec32:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800ec34:	b09d      	sub	sp, #116	; 0x74
 800ec36:	9408      	str	r4, [sp, #32]
 800ec38:	9509      	str	r5, [sp, #36]	; 0x24
 800ec3a:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800ec3c:	9004      	str	r0, [sp, #16]
 800ec3e:	2900      	cmp	r1, #0
 800ec40:	d009      	beq.n	800ec56 <_dtoa_r+0x2a>
 800ec42:	2301      	movs	r3, #1
 800ec44:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ec46:	4093      	lsls	r3, r2
 800ec48:	604a      	str	r2, [r1, #4]
 800ec4a:	608b      	str	r3, [r1, #8]
 800ec4c:	f7fc fc56 	bl	800b4fc <_Bfree>
 800ec50:	2300      	movs	r3, #0
 800ec52:	9a04      	ldr	r2, [sp, #16]
 800ec54:	6393      	str	r3, [r2, #56]	; 0x38
 800ec56:	2d00      	cmp	r5, #0
 800ec58:	da1e      	bge.n	800ec98 <_dtoa_r+0x6c>
 800ec5a:	2301      	movs	r3, #1
 800ec5c:	6033      	str	r3, [r6, #0]
 800ec5e:	006b      	lsls	r3, r5, #1
 800ec60:	085b      	lsrs	r3, r3, #1
 800ec62:	9309      	str	r3, [sp, #36]	; 0x24
 800ec64:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ec66:	4bb5      	ldr	r3, [pc, #724]	; (800ef3c <_dtoa_r+0x310>)
 800ec68:	4ab4      	ldr	r2, [pc, #720]	; (800ef3c <_dtoa_r+0x310>)
 800ec6a:	403b      	ands	r3, r7
 800ec6c:	4293      	cmp	r3, r2
 800ec6e:	d116      	bne.n	800ec9e <_dtoa_r+0x72>
 800ec70:	4bb3      	ldr	r3, [pc, #716]	; (800ef40 <_dtoa_r+0x314>)
 800ec72:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ec74:	6013      	str	r3, [r2, #0]
 800ec76:	033b      	lsls	r3, r7, #12
 800ec78:	0b1b      	lsrs	r3, r3, #12
 800ec7a:	4323      	orrs	r3, r4
 800ec7c:	d101      	bne.n	800ec82 <_dtoa_r+0x56>
 800ec7e:	f000 fdb2 	bl	800f7e6 <_dtoa_r+0xbba>
 800ec82:	4bb0      	ldr	r3, [pc, #704]	; (800ef44 <_dtoa_r+0x318>)
 800ec84:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ec86:	9306      	str	r3, [sp, #24]
 800ec88:	2a00      	cmp	r2, #0
 800ec8a:	d002      	beq.n	800ec92 <_dtoa_r+0x66>
 800ec8c:	4bae      	ldr	r3, [pc, #696]	; (800ef48 <_dtoa_r+0x31c>)
 800ec8e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ec90:	6013      	str	r3, [r2, #0]
 800ec92:	9806      	ldr	r0, [sp, #24]
 800ec94:	b01d      	add	sp, #116	; 0x74
 800ec96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec98:	2300      	movs	r3, #0
 800ec9a:	6033      	str	r3, [r6, #0]
 800ec9c:	e7e2      	b.n	800ec64 <_dtoa_r+0x38>
 800ec9e:	9a08      	ldr	r2, [sp, #32]
 800eca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eca2:	9210      	str	r2, [sp, #64]	; 0x40
 800eca4:	9311      	str	r3, [sp, #68]	; 0x44
 800eca6:	9810      	ldr	r0, [sp, #64]	; 0x40
 800eca8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ecaa:	2200      	movs	r2, #0
 800ecac:	2300      	movs	r3, #0
 800ecae:	f7f1 fbcb 	bl	8000448 <__aeabi_dcmpeq>
 800ecb2:	1e06      	subs	r6, r0, #0
 800ecb4:	d009      	beq.n	800ecca <_dtoa_r+0x9e>
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ecba:	6013      	str	r3, [r2, #0]
 800ecbc:	4ba3      	ldr	r3, [pc, #652]	; (800ef4c <_dtoa_r+0x320>)
 800ecbe:	9306      	str	r3, [sp, #24]
 800ecc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d0e5      	beq.n	800ec92 <_dtoa_r+0x66>
 800ecc6:	4ba2      	ldr	r3, [pc, #648]	; (800ef50 <_dtoa_r+0x324>)
 800ecc8:	e7e1      	b.n	800ec8e <_dtoa_r+0x62>
 800ecca:	ab1a      	add	r3, sp, #104	; 0x68
 800eccc:	9301      	str	r3, [sp, #4]
 800ecce:	ab1b      	add	r3, sp, #108	; 0x6c
 800ecd0:	9300      	str	r3, [sp, #0]
 800ecd2:	9804      	ldr	r0, [sp, #16]
 800ecd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ecd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ecd8:	f7fc ff86 	bl	800bbe8 <__d2b>
 800ecdc:	007a      	lsls	r2, r7, #1
 800ecde:	9005      	str	r0, [sp, #20]
 800ece0:	0d52      	lsrs	r2, r2, #21
 800ece2:	d100      	bne.n	800ece6 <_dtoa_r+0xba>
 800ece4:	e07b      	b.n	800edde <_dtoa_r+0x1b2>
 800ece6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ece8:	9617      	str	r6, [sp, #92]	; 0x5c
 800ecea:	0319      	lsls	r1, r3, #12
 800ecec:	4b99      	ldr	r3, [pc, #612]	; (800ef54 <_dtoa_r+0x328>)
 800ecee:	0b09      	lsrs	r1, r1, #12
 800ecf0:	430b      	orrs	r3, r1
 800ecf2:	4999      	ldr	r1, [pc, #612]	; (800ef58 <_dtoa_r+0x32c>)
 800ecf4:	1857      	adds	r7, r2, r1
 800ecf6:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ecf8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ecfa:	0019      	movs	r1, r3
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	4b97      	ldr	r3, [pc, #604]	; (800ef5c <_dtoa_r+0x330>)
 800ed00:	f7f2 ff76 	bl	8001bf0 <__aeabi_dsub>
 800ed04:	4a96      	ldr	r2, [pc, #600]	; (800ef60 <_dtoa_r+0x334>)
 800ed06:	4b97      	ldr	r3, [pc, #604]	; (800ef64 <_dtoa_r+0x338>)
 800ed08:	f7f2 fcb0 	bl	800166c <__aeabi_dmul>
 800ed0c:	4a96      	ldr	r2, [pc, #600]	; (800ef68 <_dtoa_r+0x33c>)
 800ed0e:	4b97      	ldr	r3, [pc, #604]	; (800ef6c <_dtoa_r+0x340>)
 800ed10:	f7f1 fd52 	bl	80007b8 <__aeabi_dadd>
 800ed14:	0004      	movs	r4, r0
 800ed16:	0038      	movs	r0, r7
 800ed18:	000d      	movs	r5, r1
 800ed1a:	f7f3 fb3f 	bl	800239c <__aeabi_i2d>
 800ed1e:	4a94      	ldr	r2, [pc, #592]	; (800ef70 <_dtoa_r+0x344>)
 800ed20:	4b94      	ldr	r3, [pc, #592]	; (800ef74 <_dtoa_r+0x348>)
 800ed22:	f7f2 fca3 	bl	800166c <__aeabi_dmul>
 800ed26:	0002      	movs	r2, r0
 800ed28:	000b      	movs	r3, r1
 800ed2a:	0020      	movs	r0, r4
 800ed2c:	0029      	movs	r1, r5
 800ed2e:	f7f1 fd43 	bl	80007b8 <__aeabi_dadd>
 800ed32:	0004      	movs	r4, r0
 800ed34:	000d      	movs	r5, r1
 800ed36:	f7f3 fafb 	bl	8002330 <__aeabi_d2iz>
 800ed3a:	2200      	movs	r2, #0
 800ed3c:	9003      	str	r0, [sp, #12]
 800ed3e:	2300      	movs	r3, #0
 800ed40:	0020      	movs	r0, r4
 800ed42:	0029      	movs	r1, r5
 800ed44:	f7f1 fb86 	bl	8000454 <__aeabi_dcmplt>
 800ed48:	2800      	cmp	r0, #0
 800ed4a:	d00b      	beq.n	800ed64 <_dtoa_r+0x138>
 800ed4c:	9803      	ldr	r0, [sp, #12]
 800ed4e:	f7f3 fb25 	bl	800239c <__aeabi_i2d>
 800ed52:	002b      	movs	r3, r5
 800ed54:	0022      	movs	r2, r4
 800ed56:	f7f1 fb77 	bl	8000448 <__aeabi_dcmpeq>
 800ed5a:	4243      	negs	r3, r0
 800ed5c:	4158      	adcs	r0, r3
 800ed5e:	9b03      	ldr	r3, [sp, #12]
 800ed60:	1a1b      	subs	r3, r3, r0
 800ed62:	9303      	str	r3, [sp, #12]
 800ed64:	2301      	movs	r3, #1
 800ed66:	9316      	str	r3, [sp, #88]	; 0x58
 800ed68:	9b03      	ldr	r3, [sp, #12]
 800ed6a:	2b16      	cmp	r3, #22
 800ed6c:	d810      	bhi.n	800ed90 <_dtoa_r+0x164>
 800ed6e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ed70:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ed72:	9a03      	ldr	r2, [sp, #12]
 800ed74:	4b80      	ldr	r3, [pc, #512]	; (800ef78 <_dtoa_r+0x34c>)
 800ed76:	00d2      	lsls	r2, r2, #3
 800ed78:	189b      	adds	r3, r3, r2
 800ed7a:	681a      	ldr	r2, [r3, #0]
 800ed7c:	685b      	ldr	r3, [r3, #4]
 800ed7e:	f7f1 fb69 	bl	8000454 <__aeabi_dcmplt>
 800ed82:	2800      	cmp	r0, #0
 800ed84:	d047      	beq.n	800ee16 <_dtoa_r+0x1ea>
 800ed86:	9b03      	ldr	r3, [sp, #12]
 800ed88:	3b01      	subs	r3, #1
 800ed8a:	9303      	str	r3, [sp, #12]
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	9316      	str	r3, [sp, #88]	; 0x58
 800ed90:	2200      	movs	r2, #0
 800ed92:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ed94:	920a      	str	r2, [sp, #40]	; 0x28
 800ed96:	1bdb      	subs	r3, r3, r7
 800ed98:	1e5a      	subs	r2, r3, #1
 800ed9a:	d53e      	bpl.n	800ee1a <_dtoa_r+0x1ee>
 800ed9c:	2201      	movs	r2, #1
 800ed9e:	1ad3      	subs	r3, r2, r3
 800eda0:	930a      	str	r3, [sp, #40]	; 0x28
 800eda2:	2300      	movs	r3, #0
 800eda4:	930c      	str	r3, [sp, #48]	; 0x30
 800eda6:	9b03      	ldr	r3, [sp, #12]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	db38      	blt.n	800ee1e <_dtoa_r+0x1f2>
 800edac:	9a03      	ldr	r2, [sp, #12]
 800edae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800edb0:	4694      	mov	ip, r2
 800edb2:	4463      	add	r3, ip
 800edb4:	930c      	str	r3, [sp, #48]	; 0x30
 800edb6:	2300      	movs	r3, #0
 800edb8:	9213      	str	r2, [sp, #76]	; 0x4c
 800edba:	930d      	str	r3, [sp, #52]	; 0x34
 800edbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800edbe:	2401      	movs	r4, #1
 800edc0:	2b09      	cmp	r3, #9
 800edc2:	d867      	bhi.n	800ee94 <_dtoa_r+0x268>
 800edc4:	2b05      	cmp	r3, #5
 800edc6:	dd02      	ble.n	800edce <_dtoa_r+0x1a2>
 800edc8:	2400      	movs	r4, #0
 800edca:	3b04      	subs	r3, #4
 800edcc:	9322      	str	r3, [sp, #136]	; 0x88
 800edce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800edd0:	1e98      	subs	r0, r3, #2
 800edd2:	2803      	cmp	r0, #3
 800edd4:	d867      	bhi.n	800eea6 <_dtoa_r+0x27a>
 800edd6:	f7f1 f99d 	bl	8000114 <__gnu_thumb1_case_uqi>
 800edda:	3a2b      	.short	0x3a2b
 800eddc:	5b38      	.short	0x5b38
 800edde:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ede0:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800ede2:	18f6      	adds	r6, r6, r3
 800ede4:	4b65      	ldr	r3, [pc, #404]	; (800ef7c <_dtoa_r+0x350>)
 800ede6:	18f2      	adds	r2, r6, r3
 800ede8:	2a20      	cmp	r2, #32
 800edea:	dd0f      	ble.n	800ee0c <_dtoa_r+0x1e0>
 800edec:	2340      	movs	r3, #64	; 0x40
 800edee:	1a9b      	subs	r3, r3, r2
 800edf0:	409f      	lsls	r7, r3
 800edf2:	4b63      	ldr	r3, [pc, #396]	; (800ef80 <_dtoa_r+0x354>)
 800edf4:	0038      	movs	r0, r7
 800edf6:	18f3      	adds	r3, r6, r3
 800edf8:	40dc      	lsrs	r4, r3
 800edfa:	4320      	orrs	r0, r4
 800edfc:	f7f3 fafe 	bl	80023fc <__aeabi_ui2d>
 800ee00:	2201      	movs	r2, #1
 800ee02:	4b60      	ldr	r3, [pc, #384]	; (800ef84 <_dtoa_r+0x358>)
 800ee04:	1e77      	subs	r7, r6, #1
 800ee06:	18cb      	adds	r3, r1, r3
 800ee08:	9217      	str	r2, [sp, #92]	; 0x5c
 800ee0a:	e776      	b.n	800ecfa <_dtoa_r+0xce>
 800ee0c:	2320      	movs	r3, #32
 800ee0e:	0020      	movs	r0, r4
 800ee10:	1a9b      	subs	r3, r3, r2
 800ee12:	4098      	lsls	r0, r3
 800ee14:	e7f2      	b.n	800edfc <_dtoa_r+0x1d0>
 800ee16:	9016      	str	r0, [sp, #88]	; 0x58
 800ee18:	e7ba      	b.n	800ed90 <_dtoa_r+0x164>
 800ee1a:	920c      	str	r2, [sp, #48]	; 0x30
 800ee1c:	e7c3      	b.n	800eda6 <_dtoa_r+0x17a>
 800ee1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee20:	9a03      	ldr	r2, [sp, #12]
 800ee22:	1a9b      	subs	r3, r3, r2
 800ee24:	930a      	str	r3, [sp, #40]	; 0x28
 800ee26:	4253      	negs	r3, r2
 800ee28:	930d      	str	r3, [sp, #52]	; 0x34
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	9313      	str	r3, [sp, #76]	; 0x4c
 800ee2e:	e7c5      	b.n	800edbc <_dtoa_r+0x190>
 800ee30:	2300      	movs	r3, #0
 800ee32:	930f      	str	r3, [sp, #60]	; 0x3c
 800ee34:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ee36:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee38:	9307      	str	r3, [sp, #28]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	dc13      	bgt.n	800ee66 <_dtoa_r+0x23a>
 800ee3e:	2301      	movs	r3, #1
 800ee40:	001a      	movs	r2, r3
 800ee42:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee44:	9307      	str	r3, [sp, #28]
 800ee46:	9223      	str	r2, [sp, #140]	; 0x8c
 800ee48:	e00d      	b.n	800ee66 <_dtoa_r+0x23a>
 800ee4a:	2301      	movs	r3, #1
 800ee4c:	e7f1      	b.n	800ee32 <_dtoa_r+0x206>
 800ee4e:	2300      	movs	r3, #0
 800ee50:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ee52:	930f      	str	r3, [sp, #60]	; 0x3c
 800ee54:	4694      	mov	ip, r2
 800ee56:	9b03      	ldr	r3, [sp, #12]
 800ee58:	4463      	add	r3, ip
 800ee5a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee5c:	3301      	adds	r3, #1
 800ee5e:	9307      	str	r3, [sp, #28]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	dc00      	bgt.n	800ee66 <_dtoa_r+0x23a>
 800ee64:	2301      	movs	r3, #1
 800ee66:	2100      	movs	r1, #0
 800ee68:	2204      	movs	r2, #4
 800ee6a:	0010      	movs	r0, r2
 800ee6c:	3014      	adds	r0, #20
 800ee6e:	4298      	cmp	r0, r3
 800ee70:	d91d      	bls.n	800eeae <_dtoa_r+0x282>
 800ee72:	9b04      	ldr	r3, [sp, #16]
 800ee74:	0018      	movs	r0, r3
 800ee76:	63d9      	str	r1, [r3, #60]	; 0x3c
 800ee78:	f7fc fb18 	bl	800b4ac <_Balloc>
 800ee7c:	9006      	str	r0, [sp, #24]
 800ee7e:	2800      	cmp	r0, #0
 800ee80:	d118      	bne.n	800eeb4 <_dtoa_r+0x288>
 800ee82:	21b0      	movs	r1, #176	; 0xb0
 800ee84:	4b40      	ldr	r3, [pc, #256]	; (800ef88 <_dtoa_r+0x35c>)
 800ee86:	4841      	ldr	r0, [pc, #260]	; (800ef8c <_dtoa_r+0x360>)
 800ee88:	9a06      	ldr	r2, [sp, #24]
 800ee8a:	31ff      	adds	r1, #255	; 0xff
 800ee8c:	f7ff fdd2 	bl	800ea34 <__assert_func>
 800ee90:	2301      	movs	r3, #1
 800ee92:	e7dd      	b.n	800ee50 <_dtoa_r+0x224>
 800ee94:	2300      	movs	r3, #0
 800ee96:	940f      	str	r4, [sp, #60]	; 0x3c
 800ee98:	9322      	str	r3, [sp, #136]	; 0x88
 800ee9a:	3b01      	subs	r3, #1
 800ee9c:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee9e:	9307      	str	r3, [sp, #28]
 800eea0:	2200      	movs	r2, #0
 800eea2:	3313      	adds	r3, #19
 800eea4:	e7cf      	b.n	800ee46 <_dtoa_r+0x21a>
 800eea6:	2301      	movs	r3, #1
 800eea8:	930f      	str	r3, [sp, #60]	; 0x3c
 800eeaa:	3b02      	subs	r3, #2
 800eeac:	e7f6      	b.n	800ee9c <_dtoa_r+0x270>
 800eeae:	3101      	adds	r1, #1
 800eeb0:	0052      	lsls	r2, r2, #1
 800eeb2:	e7da      	b.n	800ee6a <_dtoa_r+0x23e>
 800eeb4:	9b04      	ldr	r3, [sp, #16]
 800eeb6:	9a06      	ldr	r2, [sp, #24]
 800eeb8:	639a      	str	r2, [r3, #56]	; 0x38
 800eeba:	9b07      	ldr	r3, [sp, #28]
 800eebc:	2b0e      	cmp	r3, #14
 800eebe:	d900      	bls.n	800eec2 <_dtoa_r+0x296>
 800eec0:	e0e3      	b.n	800f08a <_dtoa_r+0x45e>
 800eec2:	2c00      	cmp	r4, #0
 800eec4:	d100      	bne.n	800eec8 <_dtoa_r+0x29c>
 800eec6:	e0e0      	b.n	800f08a <_dtoa_r+0x45e>
 800eec8:	9b03      	ldr	r3, [sp, #12]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	dd62      	ble.n	800ef94 <_dtoa_r+0x368>
 800eece:	210f      	movs	r1, #15
 800eed0:	9a03      	ldr	r2, [sp, #12]
 800eed2:	4b29      	ldr	r3, [pc, #164]	; (800ef78 <_dtoa_r+0x34c>)
 800eed4:	400a      	ands	r2, r1
 800eed6:	00d2      	lsls	r2, r2, #3
 800eed8:	189b      	adds	r3, r3, r2
 800eeda:	681e      	ldr	r6, [r3, #0]
 800eedc:	685f      	ldr	r7, [r3, #4]
 800eede:	9b03      	ldr	r3, [sp, #12]
 800eee0:	2402      	movs	r4, #2
 800eee2:	111d      	asrs	r5, r3, #4
 800eee4:	05db      	lsls	r3, r3, #23
 800eee6:	d50a      	bpl.n	800eefe <_dtoa_r+0x2d2>
 800eee8:	4b29      	ldr	r3, [pc, #164]	; (800ef90 <_dtoa_r+0x364>)
 800eeea:	400d      	ands	r5, r1
 800eeec:	6a1a      	ldr	r2, [r3, #32]
 800eeee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eef0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800eef2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800eef4:	f7f1 ffc0 	bl	8000e78 <__aeabi_ddiv>
 800eef8:	9008      	str	r0, [sp, #32]
 800eefa:	9109      	str	r1, [sp, #36]	; 0x24
 800eefc:	3401      	adds	r4, #1
 800eefe:	4b24      	ldr	r3, [pc, #144]	; (800ef90 <_dtoa_r+0x364>)
 800ef00:	930e      	str	r3, [sp, #56]	; 0x38
 800ef02:	2d00      	cmp	r5, #0
 800ef04:	d108      	bne.n	800ef18 <_dtoa_r+0x2ec>
 800ef06:	9808      	ldr	r0, [sp, #32]
 800ef08:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef0a:	0032      	movs	r2, r6
 800ef0c:	003b      	movs	r3, r7
 800ef0e:	f7f1 ffb3 	bl	8000e78 <__aeabi_ddiv>
 800ef12:	9008      	str	r0, [sp, #32]
 800ef14:	9109      	str	r1, [sp, #36]	; 0x24
 800ef16:	e058      	b.n	800efca <_dtoa_r+0x39e>
 800ef18:	2301      	movs	r3, #1
 800ef1a:	421d      	tst	r5, r3
 800ef1c:	d009      	beq.n	800ef32 <_dtoa_r+0x306>
 800ef1e:	18e4      	adds	r4, r4, r3
 800ef20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ef22:	0030      	movs	r0, r6
 800ef24:	681a      	ldr	r2, [r3, #0]
 800ef26:	685b      	ldr	r3, [r3, #4]
 800ef28:	0039      	movs	r1, r7
 800ef2a:	f7f2 fb9f 	bl	800166c <__aeabi_dmul>
 800ef2e:	0006      	movs	r6, r0
 800ef30:	000f      	movs	r7, r1
 800ef32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ef34:	106d      	asrs	r5, r5, #1
 800ef36:	3308      	adds	r3, #8
 800ef38:	e7e2      	b.n	800ef00 <_dtoa_r+0x2d4>
 800ef3a:	46c0      	nop			; (mov r8, r8)
 800ef3c:	7ff00000 	.word	0x7ff00000
 800ef40:	0000270f 	.word	0x0000270f
 800ef44:	080131bd 	.word	0x080131bd
 800ef48:	080131c0 	.word	0x080131c0
 800ef4c:	0801312e 	.word	0x0801312e
 800ef50:	0801312f 	.word	0x0801312f
 800ef54:	3ff00000 	.word	0x3ff00000
 800ef58:	fffffc01 	.word	0xfffffc01
 800ef5c:	3ff80000 	.word	0x3ff80000
 800ef60:	636f4361 	.word	0x636f4361
 800ef64:	3fd287a7 	.word	0x3fd287a7
 800ef68:	8b60c8b3 	.word	0x8b60c8b3
 800ef6c:	3fc68a28 	.word	0x3fc68a28
 800ef70:	509f79fb 	.word	0x509f79fb
 800ef74:	3fd34413 	.word	0x3fd34413
 800ef78:	08013028 	.word	0x08013028
 800ef7c:	00000432 	.word	0x00000432
 800ef80:	00000412 	.word	0x00000412
 800ef84:	fe100000 	.word	0xfe100000
 800ef88:	08012f31 	.word	0x08012f31
 800ef8c:	080131c1 	.word	0x080131c1
 800ef90:	08013000 	.word	0x08013000
 800ef94:	9b03      	ldr	r3, [sp, #12]
 800ef96:	2402      	movs	r4, #2
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d016      	beq.n	800efca <_dtoa_r+0x39e>
 800ef9c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800ef9e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800efa0:	220f      	movs	r2, #15
 800efa2:	425d      	negs	r5, r3
 800efa4:	402a      	ands	r2, r5
 800efa6:	4bdd      	ldr	r3, [pc, #884]	; (800f31c <_dtoa_r+0x6f0>)
 800efa8:	00d2      	lsls	r2, r2, #3
 800efaa:	189b      	adds	r3, r3, r2
 800efac:	681a      	ldr	r2, [r3, #0]
 800efae:	685b      	ldr	r3, [r3, #4]
 800efb0:	f7f2 fb5c 	bl	800166c <__aeabi_dmul>
 800efb4:	2701      	movs	r7, #1
 800efb6:	2300      	movs	r3, #0
 800efb8:	9008      	str	r0, [sp, #32]
 800efba:	9109      	str	r1, [sp, #36]	; 0x24
 800efbc:	4ed8      	ldr	r6, [pc, #864]	; (800f320 <_dtoa_r+0x6f4>)
 800efbe:	112d      	asrs	r5, r5, #4
 800efc0:	2d00      	cmp	r5, #0
 800efc2:	d000      	beq.n	800efc6 <_dtoa_r+0x39a>
 800efc4:	e091      	b.n	800f0ea <_dtoa_r+0x4be>
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d1a3      	bne.n	800ef12 <_dtoa_r+0x2e6>
 800efca:	9e08      	ldr	r6, [sp, #32]
 800efcc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800efce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d100      	bne.n	800efd6 <_dtoa_r+0x3aa>
 800efd4:	e094      	b.n	800f100 <_dtoa_r+0x4d4>
 800efd6:	2200      	movs	r2, #0
 800efd8:	0030      	movs	r0, r6
 800efda:	0039      	movs	r1, r7
 800efdc:	4bd1      	ldr	r3, [pc, #836]	; (800f324 <_dtoa_r+0x6f8>)
 800efde:	f7f1 fa39 	bl	8000454 <__aeabi_dcmplt>
 800efe2:	2800      	cmp	r0, #0
 800efe4:	d100      	bne.n	800efe8 <_dtoa_r+0x3bc>
 800efe6:	e08b      	b.n	800f100 <_dtoa_r+0x4d4>
 800efe8:	9b07      	ldr	r3, [sp, #28]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d100      	bne.n	800eff0 <_dtoa_r+0x3c4>
 800efee:	e087      	b.n	800f100 <_dtoa_r+0x4d4>
 800eff0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	dd45      	ble.n	800f082 <_dtoa_r+0x456>
 800eff6:	9b03      	ldr	r3, [sp, #12]
 800eff8:	2200      	movs	r2, #0
 800effa:	3b01      	subs	r3, #1
 800effc:	930e      	str	r3, [sp, #56]	; 0x38
 800effe:	0030      	movs	r0, r6
 800f000:	4bc9      	ldr	r3, [pc, #804]	; (800f328 <_dtoa_r+0x6fc>)
 800f002:	0039      	movs	r1, r7
 800f004:	f7f2 fb32 	bl	800166c <__aeabi_dmul>
 800f008:	9008      	str	r0, [sp, #32]
 800f00a:	9109      	str	r1, [sp, #36]	; 0x24
 800f00c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f00e:	3401      	adds	r4, #1
 800f010:	0020      	movs	r0, r4
 800f012:	9e08      	ldr	r6, [sp, #32]
 800f014:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f016:	9312      	str	r3, [sp, #72]	; 0x48
 800f018:	f7f3 f9c0 	bl	800239c <__aeabi_i2d>
 800f01c:	0032      	movs	r2, r6
 800f01e:	003b      	movs	r3, r7
 800f020:	f7f2 fb24 	bl	800166c <__aeabi_dmul>
 800f024:	2200      	movs	r2, #0
 800f026:	4bc1      	ldr	r3, [pc, #772]	; (800f32c <_dtoa_r+0x700>)
 800f028:	f7f1 fbc6 	bl	80007b8 <__aeabi_dadd>
 800f02c:	4ac0      	ldr	r2, [pc, #768]	; (800f330 <_dtoa_r+0x704>)
 800f02e:	9014      	str	r0, [sp, #80]	; 0x50
 800f030:	9115      	str	r1, [sp, #84]	; 0x54
 800f032:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f034:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800f036:	4694      	mov	ip, r2
 800f038:	9308      	str	r3, [sp, #32]
 800f03a:	9409      	str	r4, [sp, #36]	; 0x24
 800f03c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f03e:	4463      	add	r3, ip
 800f040:	9318      	str	r3, [sp, #96]	; 0x60
 800f042:	9309      	str	r3, [sp, #36]	; 0x24
 800f044:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f046:	2b00      	cmp	r3, #0
 800f048:	d15e      	bne.n	800f108 <_dtoa_r+0x4dc>
 800f04a:	2200      	movs	r2, #0
 800f04c:	4bb9      	ldr	r3, [pc, #740]	; (800f334 <_dtoa_r+0x708>)
 800f04e:	0030      	movs	r0, r6
 800f050:	0039      	movs	r1, r7
 800f052:	f7f2 fdcd 	bl	8001bf0 <__aeabi_dsub>
 800f056:	9a08      	ldr	r2, [sp, #32]
 800f058:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f05a:	0004      	movs	r4, r0
 800f05c:	000d      	movs	r5, r1
 800f05e:	f7f1 fa0d 	bl	800047c <__aeabi_dcmpgt>
 800f062:	2800      	cmp	r0, #0
 800f064:	d000      	beq.n	800f068 <_dtoa_r+0x43c>
 800f066:	e2b3      	b.n	800f5d0 <_dtoa_r+0x9a4>
 800f068:	48b3      	ldr	r0, [pc, #716]	; (800f338 <_dtoa_r+0x70c>)
 800f06a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800f06c:	4684      	mov	ip, r0
 800f06e:	4461      	add	r1, ip
 800f070:	000b      	movs	r3, r1
 800f072:	0020      	movs	r0, r4
 800f074:	0029      	movs	r1, r5
 800f076:	9a08      	ldr	r2, [sp, #32]
 800f078:	f7f1 f9ec 	bl	8000454 <__aeabi_dcmplt>
 800f07c:	2800      	cmp	r0, #0
 800f07e:	d000      	beq.n	800f082 <_dtoa_r+0x456>
 800f080:	e2a3      	b.n	800f5ca <_dtoa_r+0x99e>
 800f082:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f084:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800f086:	9308      	str	r3, [sp, #32]
 800f088:	9409      	str	r4, [sp, #36]	; 0x24
 800f08a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	da00      	bge.n	800f092 <_dtoa_r+0x466>
 800f090:	e179      	b.n	800f386 <_dtoa_r+0x75a>
 800f092:	9a03      	ldr	r2, [sp, #12]
 800f094:	2a0e      	cmp	r2, #14
 800f096:	dd00      	ble.n	800f09a <_dtoa_r+0x46e>
 800f098:	e175      	b.n	800f386 <_dtoa_r+0x75a>
 800f09a:	4ba0      	ldr	r3, [pc, #640]	; (800f31c <_dtoa_r+0x6f0>)
 800f09c:	00d2      	lsls	r2, r2, #3
 800f09e:	189b      	adds	r3, r3, r2
 800f0a0:	681e      	ldr	r6, [r3, #0]
 800f0a2:	685f      	ldr	r7, [r3, #4]
 800f0a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	db00      	blt.n	800f0ac <_dtoa_r+0x480>
 800f0aa:	e0e5      	b.n	800f278 <_dtoa_r+0x64c>
 800f0ac:	9b07      	ldr	r3, [sp, #28]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	dd00      	ble.n	800f0b4 <_dtoa_r+0x488>
 800f0b2:	e0e1      	b.n	800f278 <_dtoa_r+0x64c>
 800f0b4:	d000      	beq.n	800f0b8 <_dtoa_r+0x48c>
 800f0b6:	e288      	b.n	800f5ca <_dtoa_r+0x99e>
 800f0b8:	2200      	movs	r2, #0
 800f0ba:	0030      	movs	r0, r6
 800f0bc:	0039      	movs	r1, r7
 800f0be:	4b9d      	ldr	r3, [pc, #628]	; (800f334 <_dtoa_r+0x708>)
 800f0c0:	f7f2 fad4 	bl	800166c <__aeabi_dmul>
 800f0c4:	9a08      	ldr	r2, [sp, #32]
 800f0c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0c8:	f7f1 f9e2 	bl	8000490 <__aeabi_dcmpge>
 800f0cc:	9e07      	ldr	r6, [sp, #28]
 800f0ce:	0037      	movs	r7, r6
 800f0d0:	2800      	cmp	r0, #0
 800f0d2:	d000      	beq.n	800f0d6 <_dtoa_r+0x4aa>
 800f0d4:	e25f      	b.n	800f596 <_dtoa_r+0x96a>
 800f0d6:	9b06      	ldr	r3, [sp, #24]
 800f0d8:	9a06      	ldr	r2, [sp, #24]
 800f0da:	3301      	adds	r3, #1
 800f0dc:	9308      	str	r3, [sp, #32]
 800f0de:	2331      	movs	r3, #49	; 0x31
 800f0e0:	7013      	strb	r3, [r2, #0]
 800f0e2:	9b03      	ldr	r3, [sp, #12]
 800f0e4:	3301      	adds	r3, #1
 800f0e6:	9303      	str	r3, [sp, #12]
 800f0e8:	e25a      	b.n	800f5a0 <_dtoa_r+0x974>
 800f0ea:	423d      	tst	r5, r7
 800f0ec:	d005      	beq.n	800f0fa <_dtoa_r+0x4ce>
 800f0ee:	6832      	ldr	r2, [r6, #0]
 800f0f0:	6873      	ldr	r3, [r6, #4]
 800f0f2:	f7f2 fabb 	bl	800166c <__aeabi_dmul>
 800f0f6:	003b      	movs	r3, r7
 800f0f8:	3401      	adds	r4, #1
 800f0fa:	106d      	asrs	r5, r5, #1
 800f0fc:	3608      	adds	r6, #8
 800f0fe:	e75f      	b.n	800efc0 <_dtoa_r+0x394>
 800f100:	9b03      	ldr	r3, [sp, #12]
 800f102:	930e      	str	r3, [sp, #56]	; 0x38
 800f104:	9b07      	ldr	r3, [sp, #28]
 800f106:	e783      	b.n	800f010 <_dtoa_r+0x3e4>
 800f108:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f10a:	4b84      	ldr	r3, [pc, #528]	; (800f31c <_dtoa_r+0x6f0>)
 800f10c:	3a01      	subs	r2, #1
 800f10e:	00d2      	lsls	r2, r2, #3
 800f110:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f112:	189b      	adds	r3, r3, r2
 800f114:	9c08      	ldr	r4, [sp, #32]
 800f116:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f118:	681a      	ldr	r2, [r3, #0]
 800f11a:	685b      	ldr	r3, [r3, #4]
 800f11c:	2900      	cmp	r1, #0
 800f11e:	d051      	beq.n	800f1c4 <_dtoa_r+0x598>
 800f120:	2000      	movs	r0, #0
 800f122:	4986      	ldr	r1, [pc, #536]	; (800f33c <_dtoa_r+0x710>)
 800f124:	f7f1 fea8 	bl	8000e78 <__aeabi_ddiv>
 800f128:	0022      	movs	r2, r4
 800f12a:	002b      	movs	r3, r5
 800f12c:	f7f2 fd60 	bl	8001bf0 <__aeabi_dsub>
 800f130:	9a06      	ldr	r2, [sp, #24]
 800f132:	0004      	movs	r4, r0
 800f134:	4694      	mov	ip, r2
 800f136:	000d      	movs	r5, r1
 800f138:	9b06      	ldr	r3, [sp, #24]
 800f13a:	9314      	str	r3, [sp, #80]	; 0x50
 800f13c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f13e:	4463      	add	r3, ip
 800f140:	9318      	str	r3, [sp, #96]	; 0x60
 800f142:	0039      	movs	r1, r7
 800f144:	0030      	movs	r0, r6
 800f146:	f7f3 f8f3 	bl	8002330 <__aeabi_d2iz>
 800f14a:	9012      	str	r0, [sp, #72]	; 0x48
 800f14c:	f7f3 f926 	bl	800239c <__aeabi_i2d>
 800f150:	0002      	movs	r2, r0
 800f152:	000b      	movs	r3, r1
 800f154:	0030      	movs	r0, r6
 800f156:	0039      	movs	r1, r7
 800f158:	f7f2 fd4a 	bl	8001bf0 <__aeabi_dsub>
 800f15c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f15e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f160:	3301      	adds	r3, #1
 800f162:	9308      	str	r3, [sp, #32]
 800f164:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f166:	0006      	movs	r6, r0
 800f168:	3330      	adds	r3, #48	; 0x30
 800f16a:	7013      	strb	r3, [r2, #0]
 800f16c:	0022      	movs	r2, r4
 800f16e:	002b      	movs	r3, r5
 800f170:	000f      	movs	r7, r1
 800f172:	f7f1 f96f 	bl	8000454 <__aeabi_dcmplt>
 800f176:	2800      	cmp	r0, #0
 800f178:	d174      	bne.n	800f264 <_dtoa_r+0x638>
 800f17a:	0032      	movs	r2, r6
 800f17c:	003b      	movs	r3, r7
 800f17e:	2000      	movs	r0, #0
 800f180:	4968      	ldr	r1, [pc, #416]	; (800f324 <_dtoa_r+0x6f8>)
 800f182:	f7f2 fd35 	bl	8001bf0 <__aeabi_dsub>
 800f186:	0022      	movs	r2, r4
 800f188:	002b      	movs	r3, r5
 800f18a:	f7f1 f963 	bl	8000454 <__aeabi_dcmplt>
 800f18e:	2800      	cmp	r0, #0
 800f190:	d000      	beq.n	800f194 <_dtoa_r+0x568>
 800f192:	e0d7      	b.n	800f344 <_dtoa_r+0x718>
 800f194:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f196:	9a08      	ldr	r2, [sp, #32]
 800f198:	4293      	cmp	r3, r2
 800f19a:	d100      	bne.n	800f19e <_dtoa_r+0x572>
 800f19c:	e771      	b.n	800f082 <_dtoa_r+0x456>
 800f19e:	2200      	movs	r2, #0
 800f1a0:	0020      	movs	r0, r4
 800f1a2:	0029      	movs	r1, r5
 800f1a4:	4b60      	ldr	r3, [pc, #384]	; (800f328 <_dtoa_r+0x6fc>)
 800f1a6:	f7f2 fa61 	bl	800166c <__aeabi_dmul>
 800f1aa:	4b5f      	ldr	r3, [pc, #380]	; (800f328 <_dtoa_r+0x6fc>)
 800f1ac:	0004      	movs	r4, r0
 800f1ae:	000d      	movs	r5, r1
 800f1b0:	0030      	movs	r0, r6
 800f1b2:	0039      	movs	r1, r7
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	f7f2 fa59 	bl	800166c <__aeabi_dmul>
 800f1ba:	9b08      	ldr	r3, [sp, #32]
 800f1bc:	0006      	movs	r6, r0
 800f1be:	000f      	movs	r7, r1
 800f1c0:	9314      	str	r3, [sp, #80]	; 0x50
 800f1c2:	e7be      	b.n	800f142 <_dtoa_r+0x516>
 800f1c4:	0020      	movs	r0, r4
 800f1c6:	0029      	movs	r1, r5
 800f1c8:	f7f2 fa50 	bl	800166c <__aeabi_dmul>
 800f1cc:	9a06      	ldr	r2, [sp, #24]
 800f1ce:	9b06      	ldr	r3, [sp, #24]
 800f1d0:	4694      	mov	ip, r2
 800f1d2:	9308      	str	r3, [sp, #32]
 800f1d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f1d6:	9014      	str	r0, [sp, #80]	; 0x50
 800f1d8:	9115      	str	r1, [sp, #84]	; 0x54
 800f1da:	4463      	add	r3, ip
 800f1dc:	9319      	str	r3, [sp, #100]	; 0x64
 800f1de:	0030      	movs	r0, r6
 800f1e0:	0039      	movs	r1, r7
 800f1e2:	f7f3 f8a5 	bl	8002330 <__aeabi_d2iz>
 800f1e6:	9018      	str	r0, [sp, #96]	; 0x60
 800f1e8:	f7f3 f8d8 	bl	800239c <__aeabi_i2d>
 800f1ec:	0002      	movs	r2, r0
 800f1ee:	000b      	movs	r3, r1
 800f1f0:	0030      	movs	r0, r6
 800f1f2:	0039      	movs	r1, r7
 800f1f4:	f7f2 fcfc 	bl	8001bf0 <__aeabi_dsub>
 800f1f8:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800f1fa:	9b08      	ldr	r3, [sp, #32]
 800f1fc:	3630      	adds	r6, #48	; 0x30
 800f1fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f200:	701e      	strb	r6, [r3, #0]
 800f202:	3301      	adds	r3, #1
 800f204:	0004      	movs	r4, r0
 800f206:	000d      	movs	r5, r1
 800f208:	9308      	str	r3, [sp, #32]
 800f20a:	4293      	cmp	r3, r2
 800f20c:	d12d      	bne.n	800f26a <_dtoa_r+0x63e>
 800f20e:	9814      	ldr	r0, [sp, #80]	; 0x50
 800f210:	9915      	ldr	r1, [sp, #84]	; 0x54
 800f212:	9a06      	ldr	r2, [sp, #24]
 800f214:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f216:	4694      	mov	ip, r2
 800f218:	4463      	add	r3, ip
 800f21a:	2200      	movs	r2, #0
 800f21c:	9308      	str	r3, [sp, #32]
 800f21e:	4b47      	ldr	r3, [pc, #284]	; (800f33c <_dtoa_r+0x710>)
 800f220:	f7f1 faca 	bl	80007b8 <__aeabi_dadd>
 800f224:	0002      	movs	r2, r0
 800f226:	000b      	movs	r3, r1
 800f228:	0020      	movs	r0, r4
 800f22a:	0029      	movs	r1, r5
 800f22c:	f7f1 f926 	bl	800047c <__aeabi_dcmpgt>
 800f230:	2800      	cmp	r0, #0
 800f232:	d000      	beq.n	800f236 <_dtoa_r+0x60a>
 800f234:	e086      	b.n	800f344 <_dtoa_r+0x718>
 800f236:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f238:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f23a:	2000      	movs	r0, #0
 800f23c:	493f      	ldr	r1, [pc, #252]	; (800f33c <_dtoa_r+0x710>)
 800f23e:	f7f2 fcd7 	bl	8001bf0 <__aeabi_dsub>
 800f242:	0002      	movs	r2, r0
 800f244:	000b      	movs	r3, r1
 800f246:	0020      	movs	r0, r4
 800f248:	0029      	movs	r1, r5
 800f24a:	f7f1 f903 	bl	8000454 <__aeabi_dcmplt>
 800f24e:	2800      	cmp	r0, #0
 800f250:	d100      	bne.n	800f254 <_dtoa_r+0x628>
 800f252:	e716      	b.n	800f082 <_dtoa_r+0x456>
 800f254:	9b08      	ldr	r3, [sp, #32]
 800f256:	001a      	movs	r2, r3
 800f258:	3a01      	subs	r2, #1
 800f25a:	9208      	str	r2, [sp, #32]
 800f25c:	7812      	ldrb	r2, [r2, #0]
 800f25e:	2a30      	cmp	r2, #48	; 0x30
 800f260:	d0f8      	beq.n	800f254 <_dtoa_r+0x628>
 800f262:	9308      	str	r3, [sp, #32]
 800f264:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f266:	9303      	str	r3, [sp, #12]
 800f268:	e046      	b.n	800f2f8 <_dtoa_r+0x6cc>
 800f26a:	2200      	movs	r2, #0
 800f26c:	4b2e      	ldr	r3, [pc, #184]	; (800f328 <_dtoa_r+0x6fc>)
 800f26e:	f7f2 f9fd 	bl	800166c <__aeabi_dmul>
 800f272:	0006      	movs	r6, r0
 800f274:	000f      	movs	r7, r1
 800f276:	e7b2      	b.n	800f1de <_dtoa_r+0x5b2>
 800f278:	9b06      	ldr	r3, [sp, #24]
 800f27a:	9a06      	ldr	r2, [sp, #24]
 800f27c:	930a      	str	r3, [sp, #40]	; 0x28
 800f27e:	9b07      	ldr	r3, [sp, #28]
 800f280:	9c08      	ldr	r4, [sp, #32]
 800f282:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f284:	3b01      	subs	r3, #1
 800f286:	189b      	adds	r3, r3, r2
 800f288:	930b      	str	r3, [sp, #44]	; 0x2c
 800f28a:	0032      	movs	r2, r6
 800f28c:	003b      	movs	r3, r7
 800f28e:	0020      	movs	r0, r4
 800f290:	0029      	movs	r1, r5
 800f292:	f7f1 fdf1 	bl	8000e78 <__aeabi_ddiv>
 800f296:	f7f3 f84b 	bl	8002330 <__aeabi_d2iz>
 800f29a:	9007      	str	r0, [sp, #28]
 800f29c:	f7f3 f87e 	bl	800239c <__aeabi_i2d>
 800f2a0:	0032      	movs	r2, r6
 800f2a2:	003b      	movs	r3, r7
 800f2a4:	f7f2 f9e2 	bl	800166c <__aeabi_dmul>
 800f2a8:	0002      	movs	r2, r0
 800f2aa:	000b      	movs	r3, r1
 800f2ac:	0020      	movs	r0, r4
 800f2ae:	0029      	movs	r1, r5
 800f2b0:	f7f2 fc9e 	bl	8001bf0 <__aeabi_dsub>
 800f2b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2b6:	001a      	movs	r2, r3
 800f2b8:	3201      	adds	r2, #1
 800f2ba:	920a      	str	r2, [sp, #40]	; 0x28
 800f2bc:	9208      	str	r2, [sp, #32]
 800f2be:	9a07      	ldr	r2, [sp, #28]
 800f2c0:	3230      	adds	r2, #48	; 0x30
 800f2c2:	701a      	strb	r2, [r3, #0]
 800f2c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f2c6:	429a      	cmp	r2, r3
 800f2c8:	d14f      	bne.n	800f36a <_dtoa_r+0x73e>
 800f2ca:	0002      	movs	r2, r0
 800f2cc:	000b      	movs	r3, r1
 800f2ce:	f7f1 fa73 	bl	80007b8 <__aeabi_dadd>
 800f2d2:	0032      	movs	r2, r6
 800f2d4:	003b      	movs	r3, r7
 800f2d6:	0004      	movs	r4, r0
 800f2d8:	000d      	movs	r5, r1
 800f2da:	f7f1 f8cf 	bl	800047c <__aeabi_dcmpgt>
 800f2de:	2800      	cmp	r0, #0
 800f2e0:	d12e      	bne.n	800f340 <_dtoa_r+0x714>
 800f2e2:	0032      	movs	r2, r6
 800f2e4:	003b      	movs	r3, r7
 800f2e6:	0020      	movs	r0, r4
 800f2e8:	0029      	movs	r1, r5
 800f2ea:	f7f1 f8ad 	bl	8000448 <__aeabi_dcmpeq>
 800f2ee:	2800      	cmp	r0, #0
 800f2f0:	d002      	beq.n	800f2f8 <_dtoa_r+0x6cc>
 800f2f2:	9b07      	ldr	r3, [sp, #28]
 800f2f4:	07de      	lsls	r6, r3, #31
 800f2f6:	d423      	bmi.n	800f340 <_dtoa_r+0x714>
 800f2f8:	9905      	ldr	r1, [sp, #20]
 800f2fa:	9804      	ldr	r0, [sp, #16]
 800f2fc:	f7fc f8fe 	bl	800b4fc <_Bfree>
 800f300:	2300      	movs	r3, #0
 800f302:	9a08      	ldr	r2, [sp, #32]
 800f304:	7013      	strb	r3, [r2, #0]
 800f306:	9b03      	ldr	r3, [sp, #12]
 800f308:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f30a:	3301      	adds	r3, #1
 800f30c:	6013      	str	r3, [r2, #0]
 800f30e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f310:	2b00      	cmp	r3, #0
 800f312:	d100      	bne.n	800f316 <_dtoa_r+0x6ea>
 800f314:	e4bd      	b.n	800ec92 <_dtoa_r+0x66>
 800f316:	9a08      	ldr	r2, [sp, #32]
 800f318:	601a      	str	r2, [r3, #0]
 800f31a:	e4ba      	b.n	800ec92 <_dtoa_r+0x66>
 800f31c:	08013028 	.word	0x08013028
 800f320:	08013000 	.word	0x08013000
 800f324:	3ff00000 	.word	0x3ff00000
 800f328:	40240000 	.word	0x40240000
 800f32c:	401c0000 	.word	0x401c0000
 800f330:	fcc00000 	.word	0xfcc00000
 800f334:	40140000 	.word	0x40140000
 800f338:	7cc00000 	.word	0x7cc00000
 800f33c:	3fe00000 	.word	0x3fe00000
 800f340:	9b03      	ldr	r3, [sp, #12]
 800f342:	930e      	str	r3, [sp, #56]	; 0x38
 800f344:	9b08      	ldr	r3, [sp, #32]
 800f346:	9308      	str	r3, [sp, #32]
 800f348:	3b01      	subs	r3, #1
 800f34a:	781a      	ldrb	r2, [r3, #0]
 800f34c:	2a39      	cmp	r2, #57	; 0x39
 800f34e:	d108      	bne.n	800f362 <_dtoa_r+0x736>
 800f350:	9a06      	ldr	r2, [sp, #24]
 800f352:	429a      	cmp	r2, r3
 800f354:	d1f7      	bne.n	800f346 <_dtoa_r+0x71a>
 800f356:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f358:	9906      	ldr	r1, [sp, #24]
 800f35a:	3201      	adds	r2, #1
 800f35c:	920e      	str	r2, [sp, #56]	; 0x38
 800f35e:	2230      	movs	r2, #48	; 0x30
 800f360:	700a      	strb	r2, [r1, #0]
 800f362:	781a      	ldrb	r2, [r3, #0]
 800f364:	3201      	adds	r2, #1
 800f366:	701a      	strb	r2, [r3, #0]
 800f368:	e77c      	b.n	800f264 <_dtoa_r+0x638>
 800f36a:	2200      	movs	r2, #0
 800f36c:	4ba9      	ldr	r3, [pc, #676]	; (800f614 <_dtoa_r+0x9e8>)
 800f36e:	f7f2 f97d 	bl	800166c <__aeabi_dmul>
 800f372:	2200      	movs	r2, #0
 800f374:	2300      	movs	r3, #0
 800f376:	0004      	movs	r4, r0
 800f378:	000d      	movs	r5, r1
 800f37a:	f7f1 f865 	bl	8000448 <__aeabi_dcmpeq>
 800f37e:	2800      	cmp	r0, #0
 800f380:	d100      	bne.n	800f384 <_dtoa_r+0x758>
 800f382:	e782      	b.n	800f28a <_dtoa_r+0x65e>
 800f384:	e7b8      	b.n	800f2f8 <_dtoa_r+0x6cc>
 800f386:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800f388:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f38a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f38c:	2f00      	cmp	r7, #0
 800f38e:	d012      	beq.n	800f3b6 <_dtoa_r+0x78a>
 800f390:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f392:	2a01      	cmp	r2, #1
 800f394:	dc6e      	bgt.n	800f474 <_dtoa_r+0x848>
 800f396:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f398:	2a00      	cmp	r2, #0
 800f39a:	d065      	beq.n	800f468 <_dtoa_r+0x83c>
 800f39c:	4a9e      	ldr	r2, [pc, #632]	; (800f618 <_dtoa_r+0x9ec>)
 800f39e:	189b      	adds	r3, r3, r2
 800f3a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3a2:	2101      	movs	r1, #1
 800f3a4:	18d2      	adds	r2, r2, r3
 800f3a6:	920a      	str	r2, [sp, #40]	; 0x28
 800f3a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f3aa:	9804      	ldr	r0, [sp, #16]
 800f3ac:	18d3      	adds	r3, r2, r3
 800f3ae:	930c      	str	r3, [sp, #48]	; 0x30
 800f3b0:	f7fc f986 	bl	800b6c0 <__i2b>
 800f3b4:	0007      	movs	r7, r0
 800f3b6:	2c00      	cmp	r4, #0
 800f3b8:	d00e      	beq.n	800f3d8 <_dtoa_r+0x7ac>
 800f3ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	dd0b      	ble.n	800f3d8 <_dtoa_r+0x7ac>
 800f3c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f3c2:	0023      	movs	r3, r4
 800f3c4:	4294      	cmp	r4, r2
 800f3c6:	dd00      	ble.n	800f3ca <_dtoa_r+0x79e>
 800f3c8:	0013      	movs	r3, r2
 800f3ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3cc:	1ae4      	subs	r4, r4, r3
 800f3ce:	1ad2      	subs	r2, r2, r3
 800f3d0:	920a      	str	r2, [sp, #40]	; 0x28
 800f3d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f3d4:	1ad3      	subs	r3, r2, r3
 800f3d6:	930c      	str	r3, [sp, #48]	; 0x30
 800f3d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d01e      	beq.n	800f41c <_dtoa_r+0x7f0>
 800f3de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d05c      	beq.n	800f49e <_dtoa_r+0x872>
 800f3e4:	2d00      	cmp	r5, #0
 800f3e6:	dd10      	ble.n	800f40a <_dtoa_r+0x7de>
 800f3e8:	0039      	movs	r1, r7
 800f3ea:	002a      	movs	r2, r5
 800f3ec:	9804      	ldr	r0, [sp, #16]
 800f3ee:	f7fc fa2f 	bl	800b850 <__pow5mult>
 800f3f2:	9a05      	ldr	r2, [sp, #20]
 800f3f4:	0001      	movs	r1, r0
 800f3f6:	0007      	movs	r7, r0
 800f3f8:	9804      	ldr	r0, [sp, #16]
 800f3fa:	f7fc f979 	bl	800b6f0 <__multiply>
 800f3fe:	0006      	movs	r6, r0
 800f400:	9905      	ldr	r1, [sp, #20]
 800f402:	9804      	ldr	r0, [sp, #16]
 800f404:	f7fc f87a 	bl	800b4fc <_Bfree>
 800f408:	9605      	str	r6, [sp, #20]
 800f40a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f40c:	1b5a      	subs	r2, r3, r5
 800f40e:	42ab      	cmp	r3, r5
 800f410:	d004      	beq.n	800f41c <_dtoa_r+0x7f0>
 800f412:	9905      	ldr	r1, [sp, #20]
 800f414:	9804      	ldr	r0, [sp, #16]
 800f416:	f7fc fa1b 	bl	800b850 <__pow5mult>
 800f41a:	9005      	str	r0, [sp, #20]
 800f41c:	2101      	movs	r1, #1
 800f41e:	9804      	ldr	r0, [sp, #16]
 800f420:	f7fc f94e 	bl	800b6c0 <__i2b>
 800f424:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f426:	0006      	movs	r6, r0
 800f428:	2b00      	cmp	r3, #0
 800f42a:	dd3a      	ble.n	800f4a2 <_dtoa_r+0x876>
 800f42c:	001a      	movs	r2, r3
 800f42e:	0001      	movs	r1, r0
 800f430:	9804      	ldr	r0, [sp, #16]
 800f432:	f7fc fa0d 	bl	800b850 <__pow5mult>
 800f436:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f438:	0006      	movs	r6, r0
 800f43a:	2500      	movs	r5, #0
 800f43c:	2b01      	cmp	r3, #1
 800f43e:	dc38      	bgt.n	800f4b2 <_dtoa_r+0x886>
 800f440:	2500      	movs	r5, #0
 800f442:	9b08      	ldr	r3, [sp, #32]
 800f444:	42ab      	cmp	r3, r5
 800f446:	d130      	bne.n	800f4aa <_dtoa_r+0x87e>
 800f448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f44a:	031b      	lsls	r3, r3, #12
 800f44c:	42ab      	cmp	r3, r5
 800f44e:	d12c      	bne.n	800f4aa <_dtoa_r+0x87e>
 800f450:	4b72      	ldr	r3, [pc, #456]	; (800f61c <_dtoa_r+0x9f0>)
 800f452:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f454:	4213      	tst	r3, r2
 800f456:	d028      	beq.n	800f4aa <_dtoa_r+0x87e>
 800f458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f45a:	3501      	adds	r5, #1
 800f45c:	3301      	adds	r3, #1
 800f45e:	930a      	str	r3, [sp, #40]	; 0x28
 800f460:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f462:	3301      	adds	r3, #1
 800f464:	930c      	str	r3, [sp, #48]	; 0x30
 800f466:	e020      	b.n	800f4aa <_dtoa_r+0x87e>
 800f468:	2336      	movs	r3, #54	; 0x36
 800f46a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800f46c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f46e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f470:	1a9b      	subs	r3, r3, r2
 800f472:	e795      	b.n	800f3a0 <_dtoa_r+0x774>
 800f474:	9b07      	ldr	r3, [sp, #28]
 800f476:	1e5d      	subs	r5, r3, #1
 800f478:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f47a:	42ab      	cmp	r3, r5
 800f47c:	db07      	blt.n	800f48e <_dtoa_r+0x862>
 800f47e:	1b5d      	subs	r5, r3, r5
 800f480:	9b07      	ldr	r3, [sp, #28]
 800f482:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f484:	2b00      	cmp	r3, #0
 800f486:	da8b      	bge.n	800f3a0 <_dtoa_r+0x774>
 800f488:	1ae4      	subs	r4, r4, r3
 800f48a:	2300      	movs	r3, #0
 800f48c:	e788      	b.n	800f3a0 <_dtoa_r+0x774>
 800f48e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f490:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f492:	1aeb      	subs	r3, r5, r3
 800f494:	18d3      	adds	r3, r2, r3
 800f496:	950d      	str	r5, [sp, #52]	; 0x34
 800f498:	9313      	str	r3, [sp, #76]	; 0x4c
 800f49a:	2500      	movs	r5, #0
 800f49c:	e7f0      	b.n	800f480 <_dtoa_r+0x854>
 800f49e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f4a0:	e7b7      	b.n	800f412 <_dtoa_r+0x7e6>
 800f4a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f4a4:	2500      	movs	r5, #0
 800f4a6:	2b01      	cmp	r3, #1
 800f4a8:	ddca      	ble.n	800f440 <_dtoa_r+0x814>
 800f4aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f4ac:	2001      	movs	r0, #1
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d008      	beq.n	800f4c4 <_dtoa_r+0x898>
 800f4b2:	6933      	ldr	r3, [r6, #16]
 800f4b4:	3303      	adds	r3, #3
 800f4b6:	009b      	lsls	r3, r3, #2
 800f4b8:	18f3      	adds	r3, r6, r3
 800f4ba:	6858      	ldr	r0, [r3, #4]
 800f4bc:	f7fc f8b8 	bl	800b630 <__hi0bits>
 800f4c0:	2320      	movs	r3, #32
 800f4c2:	1a18      	subs	r0, r3, r0
 800f4c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f4c6:	1818      	adds	r0, r3, r0
 800f4c8:	0002      	movs	r2, r0
 800f4ca:	231f      	movs	r3, #31
 800f4cc:	401a      	ands	r2, r3
 800f4ce:	4218      	tst	r0, r3
 800f4d0:	d047      	beq.n	800f562 <_dtoa_r+0x936>
 800f4d2:	3301      	adds	r3, #1
 800f4d4:	1a9b      	subs	r3, r3, r2
 800f4d6:	2b04      	cmp	r3, #4
 800f4d8:	dd3f      	ble.n	800f55a <_dtoa_r+0x92e>
 800f4da:	231c      	movs	r3, #28
 800f4dc:	1a9b      	subs	r3, r3, r2
 800f4de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f4e0:	18e4      	adds	r4, r4, r3
 800f4e2:	18d2      	adds	r2, r2, r3
 800f4e4:	920a      	str	r2, [sp, #40]	; 0x28
 800f4e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f4e8:	18d3      	adds	r3, r2, r3
 800f4ea:	930c      	str	r3, [sp, #48]	; 0x30
 800f4ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	dd05      	ble.n	800f4fe <_dtoa_r+0x8d2>
 800f4f2:	001a      	movs	r2, r3
 800f4f4:	9905      	ldr	r1, [sp, #20]
 800f4f6:	9804      	ldr	r0, [sp, #16]
 800f4f8:	f7fc f9ec 	bl	800b8d4 <__lshift>
 800f4fc:	9005      	str	r0, [sp, #20]
 800f4fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f500:	2b00      	cmp	r3, #0
 800f502:	dd05      	ble.n	800f510 <_dtoa_r+0x8e4>
 800f504:	0031      	movs	r1, r6
 800f506:	001a      	movs	r2, r3
 800f508:	9804      	ldr	r0, [sp, #16]
 800f50a:	f7fc f9e3 	bl	800b8d4 <__lshift>
 800f50e:	0006      	movs	r6, r0
 800f510:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f512:	2b00      	cmp	r3, #0
 800f514:	d027      	beq.n	800f566 <_dtoa_r+0x93a>
 800f516:	0031      	movs	r1, r6
 800f518:	9805      	ldr	r0, [sp, #20]
 800f51a:	f7fc fa49 	bl	800b9b0 <__mcmp>
 800f51e:	2800      	cmp	r0, #0
 800f520:	da21      	bge.n	800f566 <_dtoa_r+0x93a>
 800f522:	9b03      	ldr	r3, [sp, #12]
 800f524:	220a      	movs	r2, #10
 800f526:	3b01      	subs	r3, #1
 800f528:	9303      	str	r3, [sp, #12]
 800f52a:	9905      	ldr	r1, [sp, #20]
 800f52c:	2300      	movs	r3, #0
 800f52e:	9804      	ldr	r0, [sp, #16]
 800f530:	f7fb ffee 	bl	800b510 <__multadd>
 800f534:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f536:	9005      	str	r0, [sp, #20]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d100      	bne.n	800f53e <_dtoa_r+0x912>
 800f53c:	e15d      	b.n	800f7fa <_dtoa_r+0xbce>
 800f53e:	2300      	movs	r3, #0
 800f540:	0039      	movs	r1, r7
 800f542:	220a      	movs	r2, #10
 800f544:	9804      	ldr	r0, [sp, #16]
 800f546:	f7fb ffe3 	bl	800b510 <__multadd>
 800f54a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f54c:	0007      	movs	r7, r0
 800f54e:	2b00      	cmp	r3, #0
 800f550:	dc49      	bgt.n	800f5e6 <_dtoa_r+0x9ba>
 800f552:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f554:	2b02      	cmp	r3, #2
 800f556:	dc0e      	bgt.n	800f576 <_dtoa_r+0x94a>
 800f558:	e045      	b.n	800f5e6 <_dtoa_r+0x9ba>
 800f55a:	2b04      	cmp	r3, #4
 800f55c:	d0c6      	beq.n	800f4ec <_dtoa_r+0x8c0>
 800f55e:	331c      	adds	r3, #28
 800f560:	e7bd      	b.n	800f4de <_dtoa_r+0x8b2>
 800f562:	0013      	movs	r3, r2
 800f564:	e7fb      	b.n	800f55e <_dtoa_r+0x932>
 800f566:	9b07      	ldr	r3, [sp, #28]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	dc36      	bgt.n	800f5da <_dtoa_r+0x9ae>
 800f56c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f56e:	2b02      	cmp	r3, #2
 800f570:	dd33      	ble.n	800f5da <_dtoa_r+0x9ae>
 800f572:	9b07      	ldr	r3, [sp, #28]
 800f574:	930b      	str	r3, [sp, #44]	; 0x2c
 800f576:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d10c      	bne.n	800f596 <_dtoa_r+0x96a>
 800f57c:	0031      	movs	r1, r6
 800f57e:	2205      	movs	r2, #5
 800f580:	9804      	ldr	r0, [sp, #16]
 800f582:	f7fb ffc5 	bl	800b510 <__multadd>
 800f586:	0006      	movs	r6, r0
 800f588:	0001      	movs	r1, r0
 800f58a:	9805      	ldr	r0, [sp, #20]
 800f58c:	f7fc fa10 	bl	800b9b0 <__mcmp>
 800f590:	2800      	cmp	r0, #0
 800f592:	dd00      	ble.n	800f596 <_dtoa_r+0x96a>
 800f594:	e59f      	b.n	800f0d6 <_dtoa_r+0x4aa>
 800f596:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f598:	43db      	mvns	r3, r3
 800f59a:	9303      	str	r3, [sp, #12]
 800f59c:	9b06      	ldr	r3, [sp, #24]
 800f59e:	9308      	str	r3, [sp, #32]
 800f5a0:	2500      	movs	r5, #0
 800f5a2:	0031      	movs	r1, r6
 800f5a4:	9804      	ldr	r0, [sp, #16]
 800f5a6:	f7fb ffa9 	bl	800b4fc <_Bfree>
 800f5aa:	2f00      	cmp	r7, #0
 800f5ac:	d100      	bne.n	800f5b0 <_dtoa_r+0x984>
 800f5ae:	e6a3      	b.n	800f2f8 <_dtoa_r+0x6cc>
 800f5b0:	2d00      	cmp	r5, #0
 800f5b2:	d005      	beq.n	800f5c0 <_dtoa_r+0x994>
 800f5b4:	42bd      	cmp	r5, r7
 800f5b6:	d003      	beq.n	800f5c0 <_dtoa_r+0x994>
 800f5b8:	0029      	movs	r1, r5
 800f5ba:	9804      	ldr	r0, [sp, #16]
 800f5bc:	f7fb ff9e 	bl	800b4fc <_Bfree>
 800f5c0:	0039      	movs	r1, r7
 800f5c2:	9804      	ldr	r0, [sp, #16]
 800f5c4:	f7fb ff9a 	bl	800b4fc <_Bfree>
 800f5c8:	e696      	b.n	800f2f8 <_dtoa_r+0x6cc>
 800f5ca:	2600      	movs	r6, #0
 800f5cc:	0037      	movs	r7, r6
 800f5ce:	e7e2      	b.n	800f596 <_dtoa_r+0x96a>
 800f5d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f5d2:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800f5d4:	9303      	str	r3, [sp, #12]
 800f5d6:	0037      	movs	r7, r6
 800f5d8:	e57d      	b.n	800f0d6 <_dtoa_r+0x4aa>
 800f5da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d100      	bne.n	800f5e2 <_dtoa_r+0x9b6>
 800f5e0:	e0c3      	b.n	800f76a <_dtoa_r+0xb3e>
 800f5e2:	9b07      	ldr	r3, [sp, #28]
 800f5e4:	930b      	str	r3, [sp, #44]	; 0x2c
 800f5e6:	2c00      	cmp	r4, #0
 800f5e8:	dd05      	ble.n	800f5f6 <_dtoa_r+0x9ca>
 800f5ea:	0039      	movs	r1, r7
 800f5ec:	0022      	movs	r2, r4
 800f5ee:	9804      	ldr	r0, [sp, #16]
 800f5f0:	f7fc f970 	bl	800b8d4 <__lshift>
 800f5f4:	0007      	movs	r7, r0
 800f5f6:	0038      	movs	r0, r7
 800f5f8:	2d00      	cmp	r5, #0
 800f5fa:	d024      	beq.n	800f646 <_dtoa_r+0xa1a>
 800f5fc:	6879      	ldr	r1, [r7, #4]
 800f5fe:	9804      	ldr	r0, [sp, #16]
 800f600:	f7fb ff54 	bl	800b4ac <_Balloc>
 800f604:	1e04      	subs	r4, r0, #0
 800f606:	d111      	bne.n	800f62c <_dtoa_r+0xa00>
 800f608:	0022      	movs	r2, r4
 800f60a:	4b05      	ldr	r3, [pc, #20]	; (800f620 <_dtoa_r+0x9f4>)
 800f60c:	4805      	ldr	r0, [pc, #20]	; (800f624 <_dtoa_r+0x9f8>)
 800f60e:	4906      	ldr	r1, [pc, #24]	; (800f628 <_dtoa_r+0x9fc>)
 800f610:	e43c      	b.n	800ee8c <_dtoa_r+0x260>
 800f612:	46c0      	nop			; (mov r8, r8)
 800f614:	40240000 	.word	0x40240000
 800f618:	00000433 	.word	0x00000433
 800f61c:	7ff00000 	.word	0x7ff00000
 800f620:	08012f31 	.word	0x08012f31
 800f624:	080131c1 	.word	0x080131c1
 800f628:	000002ef 	.word	0x000002ef
 800f62c:	0039      	movs	r1, r7
 800f62e:	693a      	ldr	r2, [r7, #16]
 800f630:	310c      	adds	r1, #12
 800f632:	3202      	adds	r2, #2
 800f634:	0092      	lsls	r2, r2, #2
 800f636:	300c      	adds	r0, #12
 800f638:	f7fb fa9d 	bl	800ab76 <memcpy>
 800f63c:	2201      	movs	r2, #1
 800f63e:	0021      	movs	r1, r4
 800f640:	9804      	ldr	r0, [sp, #16]
 800f642:	f7fc f947 	bl	800b8d4 <__lshift>
 800f646:	9b06      	ldr	r3, [sp, #24]
 800f648:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f64a:	9307      	str	r3, [sp, #28]
 800f64c:	3b01      	subs	r3, #1
 800f64e:	189b      	adds	r3, r3, r2
 800f650:	2201      	movs	r2, #1
 800f652:	003d      	movs	r5, r7
 800f654:	0007      	movs	r7, r0
 800f656:	930e      	str	r3, [sp, #56]	; 0x38
 800f658:	9b08      	ldr	r3, [sp, #32]
 800f65a:	4013      	ands	r3, r2
 800f65c:	930d      	str	r3, [sp, #52]	; 0x34
 800f65e:	0031      	movs	r1, r6
 800f660:	9805      	ldr	r0, [sp, #20]
 800f662:	f7ff fa53 	bl	800eb0c <quorem>
 800f666:	0029      	movs	r1, r5
 800f668:	0004      	movs	r4, r0
 800f66a:	900b      	str	r0, [sp, #44]	; 0x2c
 800f66c:	9805      	ldr	r0, [sp, #20]
 800f66e:	f7fc f99f 	bl	800b9b0 <__mcmp>
 800f672:	003a      	movs	r2, r7
 800f674:	900c      	str	r0, [sp, #48]	; 0x30
 800f676:	0031      	movs	r1, r6
 800f678:	9804      	ldr	r0, [sp, #16]
 800f67a:	f7fc f9b5 	bl	800b9e8 <__mdiff>
 800f67e:	2201      	movs	r2, #1
 800f680:	68c3      	ldr	r3, [r0, #12]
 800f682:	3430      	adds	r4, #48	; 0x30
 800f684:	9008      	str	r0, [sp, #32]
 800f686:	920a      	str	r2, [sp, #40]	; 0x28
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d104      	bne.n	800f696 <_dtoa_r+0xa6a>
 800f68c:	0001      	movs	r1, r0
 800f68e:	9805      	ldr	r0, [sp, #20]
 800f690:	f7fc f98e 	bl	800b9b0 <__mcmp>
 800f694:	900a      	str	r0, [sp, #40]	; 0x28
 800f696:	9908      	ldr	r1, [sp, #32]
 800f698:	9804      	ldr	r0, [sp, #16]
 800f69a:	f7fb ff2f 	bl	800b4fc <_Bfree>
 800f69e:	9b07      	ldr	r3, [sp, #28]
 800f6a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f6a2:	3301      	adds	r3, #1
 800f6a4:	9308      	str	r3, [sp, #32]
 800f6a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f6a8:	4313      	orrs	r3, r2
 800f6aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f6ac:	4313      	orrs	r3, r2
 800f6ae:	d109      	bne.n	800f6c4 <_dtoa_r+0xa98>
 800f6b0:	2c39      	cmp	r4, #57	; 0x39
 800f6b2:	d022      	beq.n	800f6fa <_dtoa_r+0xace>
 800f6b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	dd01      	ble.n	800f6be <_dtoa_r+0xa92>
 800f6ba:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f6bc:	3431      	adds	r4, #49	; 0x31
 800f6be:	9b07      	ldr	r3, [sp, #28]
 800f6c0:	701c      	strb	r4, [r3, #0]
 800f6c2:	e76e      	b.n	800f5a2 <_dtoa_r+0x976>
 800f6c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	db04      	blt.n	800f6d4 <_dtoa_r+0xaa8>
 800f6ca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f6cc:	4313      	orrs	r3, r2
 800f6ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f6d0:	4313      	orrs	r3, r2
 800f6d2:	d11e      	bne.n	800f712 <_dtoa_r+0xae6>
 800f6d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	ddf1      	ble.n	800f6be <_dtoa_r+0xa92>
 800f6da:	9905      	ldr	r1, [sp, #20]
 800f6dc:	2201      	movs	r2, #1
 800f6de:	9804      	ldr	r0, [sp, #16]
 800f6e0:	f7fc f8f8 	bl	800b8d4 <__lshift>
 800f6e4:	0031      	movs	r1, r6
 800f6e6:	9005      	str	r0, [sp, #20]
 800f6e8:	f7fc f962 	bl	800b9b0 <__mcmp>
 800f6ec:	2800      	cmp	r0, #0
 800f6ee:	dc02      	bgt.n	800f6f6 <_dtoa_r+0xaca>
 800f6f0:	d1e5      	bne.n	800f6be <_dtoa_r+0xa92>
 800f6f2:	07e3      	lsls	r3, r4, #31
 800f6f4:	d5e3      	bpl.n	800f6be <_dtoa_r+0xa92>
 800f6f6:	2c39      	cmp	r4, #57	; 0x39
 800f6f8:	d1df      	bne.n	800f6ba <_dtoa_r+0xa8e>
 800f6fa:	2339      	movs	r3, #57	; 0x39
 800f6fc:	9a07      	ldr	r2, [sp, #28]
 800f6fe:	7013      	strb	r3, [r2, #0]
 800f700:	9b08      	ldr	r3, [sp, #32]
 800f702:	9308      	str	r3, [sp, #32]
 800f704:	3b01      	subs	r3, #1
 800f706:	781a      	ldrb	r2, [r3, #0]
 800f708:	2a39      	cmp	r2, #57	; 0x39
 800f70a:	d063      	beq.n	800f7d4 <_dtoa_r+0xba8>
 800f70c:	3201      	adds	r2, #1
 800f70e:	701a      	strb	r2, [r3, #0]
 800f710:	e747      	b.n	800f5a2 <_dtoa_r+0x976>
 800f712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f714:	2b00      	cmp	r3, #0
 800f716:	dd03      	ble.n	800f720 <_dtoa_r+0xaf4>
 800f718:	2c39      	cmp	r4, #57	; 0x39
 800f71a:	d0ee      	beq.n	800f6fa <_dtoa_r+0xace>
 800f71c:	3401      	adds	r4, #1
 800f71e:	e7ce      	b.n	800f6be <_dtoa_r+0xa92>
 800f720:	9b07      	ldr	r3, [sp, #28]
 800f722:	9a07      	ldr	r2, [sp, #28]
 800f724:	701c      	strb	r4, [r3, #0]
 800f726:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f728:	4293      	cmp	r3, r2
 800f72a:	d03e      	beq.n	800f7aa <_dtoa_r+0xb7e>
 800f72c:	2300      	movs	r3, #0
 800f72e:	220a      	movs	r2, #10
 800f730:	9905      	ldr	r1, [sp, #20]
 800f732:	9804      	ldr	r0, [sp, #16]
 800f734:	f7fb feec 	bl	800b510 <__multadd>
 800f738:	2300      	movs	r3, #0
 800f73a:	9005      	str	r0, [sp, #20]
 800f73c:	220a      	movs	r2, #10
 800f73e:	0029      	movs	r1, r5
 800f740:	9804      	ldr	r0, [sp, #16]
 800f742:	42bd      	cmp	r5, r7
 800f744:	d106      	bne.n	800f754 <_dtoa_r+0xb28>
 800f746:	f7fb fee3 	bl	800b510 <__multadd>
 800f74a:	0005      	movs	r5, r0
 800f74c:	0007      	movs	r7, r0
 800f74e:	9b08      	ldr	r3, [sp, #32]
 800f750:	9307      	str	r3, [sp, #28]
 800f752:	e784      	b.n	800f65e <_dtoa_r+0xa32>
 800f754:	f7fb fedc 	bl	800b510 <__multadd>
 800f758:	0039      	movs	r1, r7
 800f75a:	0005      	movs	r5, r0
 800f75c:	2300      	movs	r3, #0
 800f75e:	220a      	movs	r2, #10
 800f760:	9804      	ldr	r0, [sp, #16]
 800f762:	f7fb fed5 	bl	800b510 <__multadd>
 800f766:	0007      	movs	r7, r0
 800f768:	e7f1      	b.n	800f74e <_dtoa_r+0xb22>
 800f76a:	9b07      	ldr	r3, [sp, #28]
 800f76c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f76e:	2500      	movs	r5, #0
 800f770:	0031      	movs	r1, r6
 800f772:	9805      	ldr	r0, [sp, #20]
 800f774:	f7ff f9ca 	bl	800eb0c <quorem>
 800f778:	9b06      	ldr	r3, [sp, #24]
 800f77a:	3030      	adds	r0, #48	; 0x30
 800f77c:	5558      	strb	r0, [r3, r5]
 800f77e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f780:	3501      	adds	r5, #1
 800f782:	0004      	movs	r4, r0
 800f784:	42ab      	cmp	r3, r5
 800f786:	dd07      	ble.n	800f798 <_dtoa_r+0xb6c>
 800f788:	2300      	movs	r3, #0
 800f78a:	220a      	movs	r2, #10
 800f78c:	9905      	ldr	r1, [sp, #20]
 800f78e:	9804      	ldr	r0, [sp, #16]
 800f790:	f7fb febe 	bl	800b510 <__multadd>
 800f794:	9005      	str	r0, [sp, #20]
 800f796:	e7eb      	b.n	800f770 <_dtoa_r+0xb44>
 800f798:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f79a:	2301      	movs	r3, #1
 800f79c:	2a00      	cmp	r2, #0
 800f79e:	dd00      	ble.n	800f7a2 <_dtoa_r+0xb76>
 800f7a0:	0013      	movs	r3, r2
 800f7a2:	2500      	movs	r5, #0
 800f7a4:	9a06      	ldr	r2, [sp, #24]
 800f7a6:	18d3      	adds	r3, r2, r3
 800f7a8:	9308      	str	r3, [sp, #32]
 800f7aa:	9905      	ldr	r1, [sp, #20]
 800f7ac:	2201      	movs	r2, #1
 800f7ae:	9804      	ldr	r0, [sp, #16]
 800f7b0:	f7fc f890 	bl	800b8d4 <__lshift>
 800f7b4:	0031      	movs	r1, r6
 800f7b6:	9005      	str	r0, [sp, #20]
 800f7b8:	f7fc f8fa 	bl	800b9b0 <__mcmp>
 800f7bc:	2800      	cmp	r0, #0
 800f7be:	dc9f      	bgt.n	800f700 <_dtoa_r+0xad4>
 800f7c0:	d101      	bne.n	800f7c6 <_dtoa_r+0xb9a>
 800f7c2:	07e4      	lsls	r4, r4, #31
 800f7c4:	d49c      	bmi.n	800f700 <_dtoa_r+0xad4>
 800f7c6:	9b08      	ldr	r3, [sp, #32]
 800f7c8:	9308      	str	r3, [sp, #32]
 800f7ca:	3b01      	subs	r3, #1
 800f7cc:	781a      	ldrb	r2, [r3, #0]
 800f7ce:	2a30      	cmp	r2, #48	; 0x30
 800f7d0:	d0fa      	beq.n	800f7c8 <_dtoa_r+0xb9c>
 800f7d2:	e6e6      	b.n	800f5a2 <_dtoa_r+0x976>
 800f7d4:	9a06      	ldr	r2, [sp, #24]
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	d193      	bne.n	800f702 <_dtoa_r+0xad6>
 800f7da:	9b03      	ldr	r3, [sp, #12]
 800f7dc:	3301      	adds	r3, #1
 800f7de:	9303      	str	r3, [sp, #12]
 800f7e0:	2331      	movs	r3, #49	; 0x31
 800f7e2:	7013      	strb	r3, [r2, #0]
 800f7e4:	e6dd      	b.n	800f5a2 <_dtoa_r+0x976>
 800f7e6:	4b09      	ldr	r3, [pc, #36]	; (800f80c <_dtoa_r+0xbe0>)
 800f7e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800f7ea:	9306      	str	r3, [sp, #24]
 800f7ec:	4b08      	ldr	r3, [pc, #32]	; (800f810 <_dtoa_r+0xbe4>)
 800f7ee:	2a00      	cmp	r2, #0
 800f7f0:	d001      	beq.n	800f7f6 <_dtoa_r+0xbca>
 800f7f2:	f7ff fa4c 	bl	800ec8e <_dtoa_r+0x62>
 800f7f6:	f7ff fa4c 	bl	800ec92 <_dtoa_r+0x66>
 800f7fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	dcb6      	bgt.n	800f76e <_dtoa_r+0xb42>
 800f800:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f802:	2b02      	cmp	r3, #2
 800f804:	dd00      	ble.n	800f808 <_dtoa_r+0xbdc>
 800f806:	e6b6      	b.n	800f576 <_dtoa_r+0x94a>
 800f808:	e7b1      	b.n	800f76e <_dtoa_r+0xb42>
 800f80a:	46c0      	nop			; (mov r8, r8)
 800f80c:	080131b4 	.word	0x080131b4
 800f810:	080131bc 	.word	0x080131bc

0800f814 <realloc>:
 800f814:	b510      	push	{r4, lr}
 800f816:	4b03      	ldr	r3, [pc, #12]	; (800f824 <realloc+0x10>)
 800f818:	000a      	movs	r2, r1
 800f81a:	0001      	movs	r1, r0
 800f81c:	6818      	ldr	r0, [r3, #0]
 800f81e:	f000 f803 	bl	800f828 <_realloc_r>
 800f822:	bd10      	pop	{r4, pc}
 800f824:	200006e0 	.word	0x200006e0

0800f828 <_realloc_r>:
 800f828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f82a:	b087      	sub	sp, #28
 800f82c:	1e0c      	subs	r4, r1, #0
 800f82e:	9001      	str	r0, [sp, #4]
 800f830:	9205      	str	r2, [sp, #20]
 800f832:	d106      	bne.n	800f842 <_realloc_r+0x1a>
 800f834:	0011      	movs	r1, r2
 800f836:	f7f9 fe39 	bl	80094ac <_malloc_r>
 800f83a:	0007      	movs	r7, r0
 800f83c:	0038      	movs	r0, r7
 800f83e:	b007      	add	sp, #28
 800f840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f842:	9801      	ldr	r0, [sp, #4]
 800f844:	f7fa f846 	bl	80098d4 <__malloc_lock>
 800f848:	0023      	movs	r3, r4
 800f84a:	3b08      	subs	r3, #8
 800f84c:	685f      	ldr	r7, [r3, #4]
 800f84e:	9304      	str	r3, [sp, #16]
 800f850:	9b05      	ldr	r3, [sp, #20]
 800f852:	330b      	adds	r3, #11
 800f854:	2b16      	cmp	r3, #22
 800f856:	d908      	bls.n	800f86a <_realloc_r+0x42>
 800f858:	2207      	movs	r2, #7
 800f85a:	4393      	bics	r3, r2
 800f85c:	9300      	str	r3, [sp, #0]
 800f85e:	d506      	bpl.n	800f86e <_realloc_r+0x46>
 800f860:	230c      	movs	r3, #12
 800f862:	9a01      	ldr	r2, [sp, #4]
 800f864:	2700      	movs	r7, #0
 800f866:	6013      	str	r3, [r2, #0]
 800f868:	e7e8      	b.n	800f83c <_realloc_r+0x14>
 800f86a:	2310      	movs	r3, #16
 800f86c:	9300      	str	r3, [sp, #0]
 800f86e:	9b00      	ldr	r3, [sp, #0]
 800f870:	9a05      	ldr	r2, [sp, #20]
 800f872:	4293      	cmp	r3, r2
 800f874:	d3f4      	bcc.n	800f860 <_realloc_r+0x38>
 800f876:	9b04      	ldr	r3, [sp, #16]
 800f878:	003a      	movs	r2, r7
 800f87a:	9302      	str	r3, [sp, #8]
 800f87c:	2303      	movs	r3, #3
 800f87e:	439a      	bics	r2, r3
 800f880:	9b00      	ldr	r3, [sp, #0]
 800f882:	9203      	str	r2, [sp, #12]
 800f884:	4293      	cmp	r3, r2
 800f886:	dc00      	bgt.n	800f88a <_realloc_r+0x62>
 800f888:	e169      	b.n	800fb5e <_realloc_r+0x336>
 800f88a:	9b04      	ldr	r3, [sp, #16]
 800f88c:	48b8      	ldr	r0, [pc, #736]	; (800fb70 <_realloc_r+0x348>)
 800f88e:	189b      	adds	r3, r3, r2
 800f890:	6882      	ldr	r2, [r0, #8]
 800f892:	4694      	mov	ip, r2
 800f894:	685a      	ldr	r2, [r3, #4]
 800f896:	459c      	cmp	ip, r3
 800f898:	d006      	beq.n	800f8a8 <_realloc_r+0x80>
 800f89a:	2501      	movs	r5, #1
 800f89c:	0011      	movs	r1, r2
 800f89e:	43a9      	bics	r1, r5
 800f8a0:	1859      	adds	r1, r3, r1
 800f8a2:	6849      	ldr	r1, [r1, #4]
 800f8a4:	4229      	tst	r1, r5
 800f8a6:	d144      	bne.n	800f932 <_realloc_r+0x10a>
 800f8a8:	2103      	movs	r1, #3
 800f8aa:	438a      	bics	r2, r1
 800f8ac:	9903      	ldr	r1, [sp, #12]
 800f8ae:	188e      	adds	r6, r1, r2
 800f8b0:	9900      	ldr	r1, [sp, #0]
 800f8b2:	459c      	cmp	ip, r3
 800f8b4:	d117      	bne.n	800f8e6 <_realloc_r+0xbe>
 800f8b6:	3110      	adds	r1, #16
 800f8b8:	42b1      	cmp	r1, r6
 800f8ba:	dc3c      	bgt.n	800f936 <_realloc_r+0x10e>
 800f8bc:	9a00      	ldr	r2, [sp, #0]
 800f8be:	2101      	movs	r1, #1
 800f8c0:	4694      	mov	ip, r2
 800f8c2:	1ab6      	subs	r6, r6, r2
 800f8c4:	0022      	movs	r2, r4
 800f8c6:	9b04      	ldr	r3, [sp, #16]
 800f8c8:	430e      	orrs	r6, r1
 800f8ca:	4463      	add	r3, ip
 800f8cc:	6083      	str	r3, [r0, #8]
 800f8ce:	3a08      	subs	r2, #8
 800f8d0:	605e      	str	r6, [r3, #4]
 800f8d2:	6853      	ldr	r3, [r2, #4]
 800f8d4:	9801      	ldr	r0, [sp, #4]
 800f8d6:	400b      	ands	r3, r1
 800f8d8:	4661      	mov	r1, ip
 800f8da:	430b      	orrs	r3, r1
 800f8dc:	6053      	str	r3, [r2, #4]
 800f8de:	f7fa f801 	bl	80098e4 <__malloc_unlock>
 800f8e2:	0027      	movs	r7, r4
 800f8e4:	e7aa      	b.n	800f83c <_realloc_r+0x14>
 800f8e6:	42b1      	cmp	r1, r6
 800f8e8:	dc25      	bgt.n	800f936 <_realloc_r+0x10e>
 800f8ea:	68da      	ldr	r2, [r3, #12]
 800f8ec:	689b      	ldr	r3, [r3, #8]
 800f8ee:	60da      	str	r2, [r3, #12]
 800f8f0:	6093      	str	r3, [r2, #8]
 800f8f2:	9b00      	ldr	r3, [sp, #0]
 800f8f4:	9a02      	ldr	r2, [sp, #8]
 800f8f6:	1af4      	subs	r4, r6, r3
 800f8f8:	9b02      	ldr	r3, [sp, #8]
 800f8fa:	1992      	adds	r2, r2, r6
 800f8fc:	6858      	ldr	r0, [r3, #4]
 800f8fe:	2301      	movs	r3, #1
 800f900:	4018      	ands	r0, r3
 800f902:	2c0f      	cmp	r4, #15
 800f904:	d800      	bhi.n	800f908 <_realloc_r+0xe0>
 800f906:	e12c      	b.n	800fb62 <_realloc_r+0x33a>
 800f908:	9d00      	ldr	r5, [sp, #0]
 800f90a:	9902      	ldr	r1, [sp, #8]
 800f90c:	4328      	orrs	r0, r5
 800f90e:	1949      	adds	r1, r1, r5
 800f910:	9d02      	ldr	r5, [sp, #8]
 800f912:	431c      	orrs	r4, r3
 800f914:	6068      	str	r0, [r5, #4]
 800f916:	604c      	str	r4, [r1, #4]
 800f918:	6850      	ldr	r0, [r2, #4]
 800f91a:	3108      	adds	r1, #8
 800f91c:	4303      	orrs	r3, r0
 800f91e:	6053      	str	r3, [r2, #4]
 800f920:	9801      	ldr	r0, [sp, #4]
 800f922:	f7fb f9a3 	bl	800ac6c <_free_r>
 800f926:	9801      	ldr	r0, [sp, #4]
 800f928:	f7f9 ffdc 	bl	80098e4 <__malloc_unlock>
 800f92c:	9f02      	ldr	r7, [sp, #8]
 800f92e:	3708      	adds	r7, #8
 800f930:	e784      	b.n	800f83c <_realloc_r+0x14>
 800f932:	2200      	movs	r2, #0
 800f934:	0013      	movs	r3, r2
 800f936:	07ff      	lsls	r7, r7, #31
 800f938:	d500      	bpl.n	800f93c <_realloc_r+0x114>
 800f93a:	e0c6      	b.n	800faca <_realloc_r+0x2a2>
 800f93c:	0021      	movs	r1, r4
 800f93e:	2003      	movs	r0, #3
 800f940:	3908      	subs	r1, #8
 800f942:	680d      	ldr	r5, [r1, #0]
 800f944:	9904      	ldr	r1, [sp, #16]
 800f946:	1b4d      	subs	r5, r1, r5
 800f948:	6869      	ldr	r1, [r5, #4]
 800f94a:	4381      	bics	r1, r0
 800f94c:	9803      	ldr	r0, [sp, #12]
 800f94e:	180f      	adds	r7, r1, r0
 800f950:	2b00      	cmp	r3, #0
 800f952:	d100      	bne.n	800f956 <_realloc_r+0x12e>
 800f954:	e084      	b.n	800fa60 <_realloc_r+0x238>
 800f956:	19d6      	adds	r6, r2, r7
 800f958:	459c      	cmp	ip, r3
 800f95a:	d148      	bne.n	800f9ee <_realloc_r+0x1c6>
 800f95c:	9b00      	ldr	r3, [sp, #0]
 800f95e:	3310      	adds	r3, #16
 800f960:	42b3      	cmp	r3, r6
 800f962:	dc7d      	bgt.n	800fa60 <_realloc_r+0x238>
 800f964:	68aa      	ldr	r2, [r5, #8]
 800f966:	68eb      	ldr	r3, [r5, #12]
 800f968:	002f      	movs	r7, r5
 800f96a:	60d3      	str	r3, [r2, #12]
 800f96c:	609a      	str	r2, [r3, #8]
 800f96e:	0002      	movs	r2, r0
 800f970:	3a04      	subs	r2, #4
 800f972:	3708      	adds	r7, #8
 800f974:	2a24      	cmp	r2, #36	; 0x24
 800f976:	d835      	bhi.n	800f9e4 <_realloc_r+0x1bc>
 800f978:	003b      	movs	r3, r7
 800f97a:	2a13      	cmp	r2, #19
 800f97c:	d908      	bls.n	800f990 <_realloc_r+0x168>
 800f97e:	6823      	ldr	r3, [r4, #0]
 800f980:	60ab      	str	r3, [r5, #8]
 800f982:	6863      	ldr	r3, [r4, #4]
 800f984:	60eb      	str	r3, [r5, #12]
 800f986:	2a1b      	cmp	r2, #27
 800f988:	d81a      	bhi.n	800f9c0 <_realloc_r+0x198>
 800f98a:	002b      	movs	r3, r5
 800f98c:	3408      	adds	r4, #8
 800f98e:	3310      	adds	r3, #16
 800f990:	6822      	ldr	r2, [r4, #0]
 800f992:	601a      	str	r2, [r3, #0]
 800f994:	6862      	ldr	r2, [r4, #4]
 800f996:	605a      	str	r2, [r3, #4]
 800f998:	68a2      	ldr	r2, [r4, #8]
 800f99a:	609a      	str	r2, [r3, #8]
 800f99c:	9b00      	ldr	r3, [sp, #0]
 800f99e:	4a74      	ldr	r2, [pc, #464]	; (800fb70 <_realloc_r+0x348>)
 800f9a0:	18eb      	adds	r3, r5, r3
 800f9a2:	6093      	str	r3, [r2, #8]
 800f9a4:	9a00      	ldr	r2, [sp, #0]
 800f9a6:	1ab6      	subs	r6, r6, r2
 800f9a8:	2201      	movs	r2, #1
 800f9aa:	4316      	orrs	r6, r2
 800f9ac:	605e      	str	r6, [r3, #4]
 800f9ae:	686b      	ldr	r3, [r5, #4]
 800f9b0:	4013      	ands	r3, r2
 800f9b2:	9a00      	ldr	r2, [sp, #0]
 800f9b4:	4313      	orrs	r3, r2
 800f9b6:	606b      	str	r3, [r5, #4]
 800f9b8:	9801      	ldr	r0, [sp, #4]
 800f9ba:	f7f9 ff93 	bl	80098e4 <__malloc_unlock>
 800f9be:	e73d      	b.n	800f83c <_realloc_r+0x14>
 800f9c0:	68a3      	ldr	r3, [r4, #8]
 800f9c2:	612b      	str	r3, [r5, #16]
 800f9c4:	68e3      	ldr	r3, [r4, #12]
 800f9c6:	616b      	str	r3, [r5, #20]
 800f9c8:	2a24      	cmp	r2, #36	; 0x24
 800f9ca:	d003      	beq.n	800f9d4 <_realloc_r+0x1ac>
 800f9cc:	002b      	movs	r3, r5
 800f9ce:	3410      	adds	r4, #16
 800f9d0:	3318      	adds	r3, #24
 800f9d2:	e7dd      	b.n	800f990 <_realloc_r+0x168>
 800f9d4:	6923      	ldr	r3, [r4, #16]
 800f9d6:	61ab      	str	r3, [r5, #24]
 800f9d8:	002b      	movs	r3, r5
 800f9da:	6962      	ldr	r2, [r4, #20]
 800f9dc:	3320      	adds	r3, #32
 800f9de:	61ea      	str	r2, [r5, #28]
 800f9e0:	3418      	adds	r4, #24
 800f9e2:	e7d5      	b.n	800f990 <_realloc_r+0x168>
 800f9e4:	0021      	movs	r1, r4
 800f9e6:	0038      	movs	r0, r7
 800f9e8:	f001 fbb5 	bl	8011156 <memmove>
 800f9ec:	e7d6      	b.n	800f99c <_realloc_r+0x174>
 800f9ee:	9a00      	ldr	r2, [sp, #0]
 800f9f0:	42b2      	cmp	r2, r6
 800f9f2:	dc35      	bgt.n	800fa60 <_realloc_r+0x238>
 800f9f4:	0028      	movs	r0, r5
 800f9f6:	68da      	ldr	r2, [r3, #12]
 800f9f8:	689b      	ldr	r3, [r3, #8]
 800f9fa:	3008      	adds	r0, #8
 800f9fc:	60da      	str	r2, [r3, #12]
 800f9fe:	6093      	str	r3, [r2, #8]
 800fa00:	68aa      	ldr	r2, [r5, #8]
 800fa02:	68eb      	ldr	r3, [r5, #12]
 800fa04:	60d3      	str	r3, [r2, #12]
 800fa06:	609a      	str	r2, [r3, #8]
 800fa08:	9a03      	ldr	r2, [sp, #12]
 800fa0a:	3a04      	subs	r2, #4
 800fa0c:	2a24      	cmp	r2, #36	; 0x24
 800fa0e:	d823      	bhi.n	800fa58 <_realloc_r+0x230>
 800fa10:	2a13      	cmp	r2, #19
 800fa12:	d907      	bls.n	800fa24 <_realloc_r+0x1fc>
 800fa14:	6823      	ldr	r3, [r4, #0]
 800fa16:	60ab      	str	r3, [r5, #8]
 800fa18:	6863      	ldr	r3, [r4, #4]
 800fa1a:	60eb      	str	r3, [r5, #12]
 800fa1c:	2a1b      	cmp	r2, #27
 800fa1e:	d809      	bhi.n	800fa34 <_realloc_r+0x20c>
 800fa20:	3408      	adds	r4, #8
 800fa22:	3008      	adds	r0, #8
 800fa24:	6823      	ldr	r3, [r4, #0]
 800fa26:	6003      	str	r3, [r0, #0]
 800fa28:	6863      	ldr	r3, [r4, #4]
 800fa2a:	6043      	str	r3, [r0, #4]
 800fa2c:	68a3      	ldr	r3, [r4, #8]
 800fa2e:	6083      	str	r3, [r0, #8]
 800fa30:	9502      	str	r5, [sp, #8]
 800fa32:	e75e      	b.n	800f8f2 <_realloc_r+0xca>
 800fa34:	68a3      	ldr	r3, [r4, #8]
 800fa36:	612b      	str	r3, [r5, #16]
 800fa38:	68e3      	ldr	r3, [r4, #12]
 800fa3a:	616b      	str	r3, [r5, #20]
 800fa3c:	2a24      	cmp	r2, #36	; 0x24
 800fa3e:	d003      	beq.n	800fa48 <_realloc_r+0x220>
 800fa40:	0028      	movs	r0, r5
 800fa42:	3410      	adds	r4, #16
 800fa44:	3018      	adds	r0, #24
 800fa46:	e7ed      	b.n	800fa24 <_realloc_r+0x1fc>
 800fa48:	0028      	movs	r0, r5
 800fa4a:	6923      	ldr	r3, [r4, #16]
 800fa4c:	3020      	adds	r0, #32
 800fa4e:	61ab      	str	r3, [r5, #24]
 800fa50:	6963      	ldr	r3, [r4, #20]
 800fa52:	3418      	adds	r4, #24
 800fa54:	61eb      	str	r3, [r5, #28]
 800fa56:	e7e5      	b.n	800fa24 <_realloc_r+0x1fc>
 800fa58:	0021      	movs	r1, r4
 800fa5a:	f001 fb7c 	bl	8011156 <memmove>
 800fa5e:	e7e7      	b.n	800fa30 <_realloc_r+0x208>
 800fa60:	9b00      	ldr	r3, [sp, #0]
 800fa62:	42bb      	cmp	r3, r7
 800fa64:	dc31      	bgt.n	800faca <_realloc_r+0x2a2>
 800fa66:	0028      	movs	r0, r5
 800fa68:	68aa      	ldr	r2, [r5, #8]
 800fa6a:	68eb      	ldr	r3, [r5, #12]
 800fa6c:	3008      	adds	r0, #8
 800fa6e:	60d3      	str	r3, [r2, #12]
 800fa70:	609a      	str	r2, [r3, #8]
 800fa72:	9a03      	ldr	r2, [sp, #12]
 800fa74:	3a04      	subs	r2, #4
 800fa76:	2a24      	cmp	r2, #36	; 0x24
 800fa78:	d823      	bhi.n	800fac2 <_realloc_r+0x29a>
 800fa7a:	2a13      	cmp	r2, #19
 800fa7c:	d907      	bls.n	800fa8e <_realloc_r+0x266>
 800fa7e:	6823      	ldr	r3, [r4, #0]
 800fa80:	60ab      	str	r3, [r5, #8]
 800fa82:	6863      	ldr	r3, [r4, #4]
 800fa84:	60eb      	str	r3, [r5, #12]
 800fa86:	2a1b      	cmp	r2, #27
 800fa88:	d809      	bhi.n	800fa9e <_realloc_r+0x276>
 800fa8a:	3408      	adds	r4, #8
 800fa8c:	3008      	adds	r0, #8
 800fa8e:	6823      	ldr	r3, [r4, #0]
 800fa90:	6003      	str	r3, [r0, #0]
 800fa92:	6863      	ldr	r3, [r4, #4]
 800fa94:	6043      	str	r3, [r0, #4]
 800fa96:	68a3      	ldr	r3, [r4, #8]
 800fa98:	6083      	str	r3, [r0, #8]
 800fa9a:	003e      	movs	r6, r7
 800fa9c:	e7c8      	b.n	800fa30 <_realloc_r+0x208>
 800fa9e:	68a3      	ldr	r3, [r4, #8]
 800faa0:	612b      	str	r3, [r5, #16]
 800faa2:	68e3      	ldr	r3, [r4, #12]
 800faa4:	616b      	str	r3, [r5, #20]
 800faa6:	2a24      	cmp	r2, #36	; 0x24
 800faa8:	d003      	beq.n	800fab2 <_realloc_r+0x28a>
 800faaa:	0028      	movs	r0, r5
 800faac:	3410      	adds	r4, #16
 800faae:	3018      	adds	r0, #24
 800fab0:	e7ed      	b.n	800fa8e <_realloc_r+0x266>
 800fab2:	0028      	movs	r0, r5
 800fab4:	6923      	ldr	r3, [r4, #16]
 800fab6:	3020      	adds	r0, #32
 800fab8:	61ab      	str	r3, [r5, #24]
 800faba:	6963      	ldr	r3, [r4, #20]
 800fabc:	3418      	adds	r4, #24
 800fabe:	61eb      	str	r3, [r5, #28]
 800fac0:	e7e5      	b.n	800fa8e <_realloc_r+0x266>
 800fac2:	0021      	movs	r1, r4
 800fac4:	f001 fb47 	bl	8011156 <memmove>
 800fac8:	e7e7      	b.n	800fa9a <_realloc_r+0x272>
 800faca:	9905      	ldr	r1, [sp, #20]
 800facc:	9801      	ldr	r0, [sp, #4]
 800face:	f7f9 fced 	bl	80094ac <_malloc_r>
 800fad2:	1e07      	subs	r7, r0, #0
 800fad4:	d100      	bne.n	800fad8 <_realloc_r+0x2b0>
 800fad6:	e76f      	b.n	800f9b8 <_realloc_r+0x190>
 800fad8:	0023      	movs	r3, r4
 800fada:	2201      	movs	r2, #1
 800fadc:	3b08      	subs	r3, #8
 800fade:	685b      	ldr	r3, [r3, #4]
 800fae0:	4393      	bics	r3, r2
 800fae2:	9a04      	ldr	r2, [sp, #16]
 800fae4:	18d3      	adds	r3, r2, r3
 800fae6:	0002      	movs	r2, r0
 800fae8:	3a08      	subs	r2, #8
 800faea:	4293      	cmp	r3, r2
 800faec:	d105      	bne.n	800fafa <_realloc_r+0x2d2>
 800faee:	685e      	ldr	r6, [r3, #4]
 800faf0:	2303      	movs	r3, #3
 800faf2:	439e      	bics	r6, r3
 800faf4:	9b03      	ldr	r3, [sp, #12]
 800faf6:	18f6      	adds	r6, r6, r3
 800faf8:	e6fb      	b.n	800f8f2 <_realloc_r+0xca>
 800fafa:	9a03      	ldr	r2, [sp, #12]
 800fafc:	3a04      	subs	r2, #4
 800fafe:	2a24      	cmp	r2, #36	; 0x24
 800fb00:	d829      	bhi.n	800fb56 <_realloc_r+0x32e>
 800fb02:	0003      	movs	r3, r0
 800fb04:	0021      	movs	r1, r4
 800fb06:	2a13      	cmp	r2, #19
 800fb08:	d908      	bls.n	800fb1c <_realloc_r+0x2f4>
 800fb0a:	6823      	ldr	r3, [r4, #0]
 800fb0c:	6003      	str	r3, [r0, #0]
 800fb0e:	6863      	ldr	r3, [r4, #4]
 800fb10:	6043      	str	r3, [r0, #4]
 800fb12:	2a1b      	cmp	r2, #27
 800fb14:	d80d      	bhi.n	800fb32 <_realloc_r+0x30a>
 800fb16:	0003      	movs	r3, r0
 800fb18:	3108      	adds	r1, #8
 800fb1a:	3308      	adds	r3, #8
 800fb1c:	680a      	ldr	r2, [r1, #0]
 800fb1e:	601a      	str	r2, [r3, #0]
 800fb20:	684a      	ldr	r2, [r1, #4]
 800fb22:	605a      	str	r2, [r3, #4]
 800fb24:	688a      	ldr	r2, [r1, #8]
 800fb26:	609a      	str	r2, [r3, #8]
 800fb28:	0021      	movs	r1, r4
 800fb2a:	9801      	ldr	r0, [sp, #4]
 800fb2c:	f7fb f89e 	bl	800ac6c <_free_r>
 800fb30:	e742      	b.n	800f9b8 <_realloc_r+0x190>
 800fb32:	68a3      	ldr	r3, [r4, #8]
 800fb34:	6083      	str	r3, [r0, #8]
 800fb36:	68e3      	ldr	r3, [r4, #12]
 800fb38:	60c3      	str	r3, [r0, #12]
 800fb3a:	2a24      	cmp	r2, #36	; 0x24
 800fb3c:	d003      	beq.n	800fb46 <_realloc_r+0x31e>
 800fb3e:	0003      	movs	r3, r0
 800fb40:	3110      	adds	r1, #16
 800fb42:	3310      	adds	r3, #16
 800fb44:	e7ea      	b.n	800fb1c <_realloc_r+0x2f4>
 800fb46:	6923      	ldr	r3, [r4, #16]
 800fb48:	3118      	adds	r1, #24
 800fb4a:	6103      	str	r3, [r0, #16]
 800fb4c:	0003      	movs	r3, r0
 800fb4e:	6962      	ldr	r2, [r4, #20]
 800fb50:	3318      	adds	r3, #24
 800fb52:	6142      	str	r2, [r0, #20]
 800fb54:	e7e2      	b.n	800fb1c <_realloc_r+0x2f4>
 800fb56:	0021      	movs	r1, r4
 800fb58:	f001 fafd 	bl	8011156 <memmove>
 800fb5c:	e7e4      	b.n	800fb28 <_realloc_r+0x300>
 800fb5e:	9e03      	ldr	r6, [sp, #12]
 800fb60:	e6c7      	b.n	800f8f2 <_realloc_r+0xca>
 800fb62:	9902      	ldr	r1, [sp, #8]
 800fb64:	4306      	orrs	r6, r0
 800fb66:	604e      	str	r6, [r1, #4]
 800fb68:	6851      	ldr	r1, [r2, #4]
 800fb6a:	430b      	orrs	r3, r1
 800fb6c:	6053      	str	r3, [r2, #4]
 800fb6e:	e6da      	b.n	800f926 <_realloc_r+0xfe>
 800fb70:	20000034 	.word	0x20000034

0800fb74 <_strtoul_l.constprop.0>:
 800fb74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb76:	b087      	sub	sp, #28
 800fb78:	9202      	str	r2, [sp, #8]
 800fb7a:	4a3e      	ldr	r2, [pc, #248]	; (800fc74 <_strtoul_l.constprop.0+0x100>)
 800fb7c:	001e      	movs	r6, r3
 800fb7e:	9101      	str	r1, [sp, #4]
 800fb80:	000b      	movs	r3, r1
 800fb82:	4694      	mov	ip, r2
 800fb84:	2108      	movs	r1, #8
 800fb86:	9005      	str	r0, [sp, #20]
 800fb88:	001a      	movs	r2, r3
 800fb8a:	4660      	mov	r0, ip
 800fb8c:	7814      	ldrb	r4, [r2, #0]
 800fb8e:	3301      	adds	r3, #1
 800fb90:	5d00      	ldrb	r0, [r0, r4]
 800fb92:	001d      	movs	r5, r3
 800fb94:	0007      	movs	r7, r0
 800fb96:	400f      	ands	r7, r1
 800fb98:	4208      	tst	r0, r1
 800fb9a:	d1f5      	bne.n	800fb88 <_strtoul_l.constprop.0+0x14>
 800fb9c:	2c2d      	cmp	r4, #45	; 0x2d
 800fb9e:	d13d      	bne.n	800fc1c <_strtoul_l.constprop.0+0xa8>
 800fba0:	2701      	movs	r7, #1
 800fba2:	781c      	ldrb	r4, [r3, #0]
 800fba4:	1c95      	adds	r5, r2, #2
 800fba6:	2e00      	cmp	r6, #0
 800fba8:	d05f      	beq.n	800fc6a <_strtoul_l.constprop.0+0xf6>
 800fbaa:	2e10      	cmp	r6, #16
 800fbac:	d109      	bne.n	800fbc2 <_strtoul_l.constprop.0+0x4e>
 800fbae:	2c30      	cmp	r4, #48	; 0x30
 800fbb0:	d107      	bne.n	800fbc2 <_strtoul_l.constprop.0+0x4e>
 800fbb2:	2220      	movs	r2, #32
 800fbb4:	782b      	ldrb	r3, [r5, #0]
 800fbb6:	4393      	bics	r3, r2
 800fbb8:	2b58      	cmp	r3, #88	; 0x58
 800fbba:	d151      	bne.n	800fc60 <_strtoul_l.constprop.0+0xec>
 800fbbc:	2610      	movs	r6, #16
 800fbbe:	786c      	ldrb	r4, [r5, #1]
 800fbc0:	3502      	adds	r5, #2
 800fbc2:	2001      	movs	r0, #1
 800fbc4:	0031      	movs	r1, r6
 800fbc6:	4240      	negs	r0, r0
 800fbc8:	f7f0 fab8 	bl	800013c <__udivsi3>
 800fbcc:	9003      	str	r0, [sp, #12]
 800fbce:	2001      	movs	r0, #1
 800fbd0:	0031      	movs	r1, r6
 800fbd2:	4240      	negs	r0, r0
 800fbd4:	f7f0 fb38 	bl	8000248 <__aeabi_uidivmod>
 800fbd8:	2300      	movs	r3, #0
 800fbda:	2201      	movs	r2, #1
 800fbdc:	9104      	str	r1, [sp, #16]
 800fbde:	2101      	movs	r1, #1
 800fbe0:	0018      	movs	r0, r3
 800fbe2:	4694      	mov	ip, r2
 800fbe4:	4249      	negs	r1, r1
 800fbe6:	0022      	movs	r2, r4
 800fbe8:	3a30      	subs	r2, #48	; 0x30
 800fbea:	2a09      	cmp	r2, #9
 800fbec:	d903      	bls.n	800fbf6 <_strtoul_l.constprop.0+0x82>
 800fbee:	3a11      	subs	r2, #17
 800fbf0:	2a19      	cmp	r2, #25
 800fbf2:	d818      	bhi.n	800fc26 <_strtoul_l.constprop.0+0xb2>
 800fbf4:	320a      	adds	r2, #10
 800fbf6:	4296      	cmp	r6, r2
 800fbf8:	dd19      	ble.n	800fc2e <_strtoul_l.constprop.0+0xba>
 800fbfa:	1c5c      	adds	r4, r3, #1
 800fbfc:	d00b      	beq.n	800fc16 <_strtoul_l.constprop.0+0xa2>
 800fbfe:	9c03      	ldr	r4, [sp, #12]
 800fc00:	000b      	movs	r3, r1
 800fc02:	4284      	cmp	r4, r0
 800fc04:	d307      	bcc.n	800fc16 <_strtoul_l.constprop.0+0xa2>
 800fc06:	d103      	bne.n	800fc10 <_strtoul_l.constprop.0+0x9c>
 800fc08:	9c04      	ldr	r4, [sp, #16]
 800fc0a:	000b      	movs	r3, r1
 800fc0c:	4294      	cmp	r4, r2
 800fc0e:	db02      	blt.n	800fc16 <_strtoul_l.constprop.0+0xa2>
 800fc10:	4663      	mov	r3, ip
 800fc12:	4370      	muls	r0, r6
 800fc14:	1810      	adds	r0, r2, r0
 800fc16:	782c      	ldrb	r4, [r5, #0]
 800fc18:	3501      	adds	r5, #1
 800fc1a:	e7e4      	b.n	800fbe6 <_strtoul_l.constprop.0+0x72>
 800fc1c:	2c2b      	cmp	r4, #43	; 0x2b
 800fc1e:	d1c2      	bne.n	800fba6 <_strtoul_l.constprop.0+0x32>
 800fc20:	781c      	ldrb	r4, [r3, #0]
 800fc22:	1c95      	adds	r5, r2, #2
 800fc24:	e7bf      	b.n	800fba6 <_strtoul_l.constprop.0+0x32>
 800fc26:	0022      	movs	r2, r4
 800fc28:	3a61      	subs	r2, #97	; 0x61
 800fc2a:	2a19      	cmp	r2, #25
 800fc2c:	d9e2      	bls.n	800fbf4 <_strtoul_l.constprop.0+0x80>
 800fc2e:	1c5a      	adds	r2, r3, #1
 800fc30:	d108      	bne.n	800fc44 <_strtoul_l.constprop.0+0xd0>
 800fc32:	2222      	movs	r2, #34	; 0x22
 800fc34:	9905      	ldr	r1, [sp, #20]
 800fc36:	0018      	movs	r0, r3
 800fc38:	600a      	str	r2, [r1, #0]
 800fc3a:	9a02      	ldr	r2, [sp, #8]
 800fc3c:	2a00      	cmp	r2, #0
 800fc3e:	d109      	bne.n	800fc54 <_strtoul_l.constprop.0+0xe0>
 800fc40:	b007      	add	sp, #28
 800fc42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc44:	2f00      	cmp	r7, #0
 800fc46:	d000      	beq.n	800fc4a <_strtoul_l.constprop.0+0xd6>
 800fc48:	4240      	negs	r0, r0
 800fc4a:	9a02      	ldr	r2, [sp, #8]
 800fc4c:	2a00      	cmp	r2, #0
 800fc4e:	d0f7      	beq.n	800fc40 <_strtoul_l.constprop.0+0xcc>
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d001      	beq.n	800fc58 <_strtoul_l.constprop.0+0xe4>
 800fc54:	1e6b      	subs	r3, r5, #1
 800fc56:	9301      	str	r3, [sp, #4]
 800fc58:	9b02      	ldr	r3, [sp, #8]
 800fc5a:	9a01      	ldr	r2, [sp, #4]
 800fc5c:	601a      	str	r2, [r3, #0]
 800fc5e:	e7ef      	b.n	800fc40 <_strtoul_l.constprop.0+0xcc>
 800fc60:	2430      	movs	r4, #48	; 0x30
 800fc62:	2e00      	cmp	r6, #0
 800fc64:	d1ad      	bne.n	800fbc2 <_strtoul_l.constprop.0+0x4e>
 800fc66:	3608      	adds	r6, #8
 800fc68:	e7ab      	b.n	800fbc2 <_strtoul_l.constprop.0+0x4e>
 800fc6a:	2c30      	cmp	r4, #48	; 0x30
 800fc6c:	d0a1      	beq.n	800fbb2 <_strtoul_l.constprop.0+0x3e>
 800fc6e:	260a      	movs	r6, #10
 800fc70:	e7a7      	b.n	800fbc2 <_strtoul_l.constprop.0+0x4e>
 800fc72:	46c0      	nop			; (mov r8, r8)
 800fc74:	08012e29 	.word	0x08012e29

0800fc78 <_strtoul_r>:
 800fc78:	b510      	push	{r4, lr}
 800fc7a:	f7ff ff7b 	bl	800fb74 <_strtoul_l.constprop.0>
 800fc7e:	bd10      	pop	{r4, pc}

0800fc80 <_strtoll_l.constprop.0>:
 800fc80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc82:	b08d      	sub	sp, #52	; 0x34
 800fc84:	9203      	str	r2, [sp, #12]
 800fc86:	4a53      	ldr	r2, [pc, #332]	; (800fdd4 <_strtoll_l.constprop.0+0x154>)
 800fc88:	001e      	movs	r6, r3
 800fc8a:	9102      	str	r1, [sp, #8]
 800fc8c:	000b      	movs	r3, r1
 800fc8e:	4694      	mov	ip, r2
 800fc90:	2108      	movs	r1, #8
 800fc92:	900a      	str	r0, [sp, #40]	; 0x28
 800fc94:	001a      	movs	r2, r3
 800fc96:	4660      	mov	r0, ip
 800fc98:	7814      	ldrb	r4, [r2, #0]
 800fc9a:	3301      	adds	r3, #1
 800fc9c:	5d00      	ldrb	r0, [r0, r4]
 800fc9e:	001d      	movs	r5, r3
 800fca0:	0007      	movs	r7, r0
 800fca2:	400f      	ands	r7, r1
 800fca4:	4208      	tst	r0, r1
 800fca6:	d1f5      	bne.n	800fc94 <_strtoll_l.constprop.0+0x14>
 800fca8:	2c2d      	cmp	r4, #45	; 0x2d
 800fcaa:	d153      	bne.n	800fd54 <_strtoll_l.constprop.0+0xd4>
 800fcac:	781c      	ldrb	r4, [r3, #0]
 800fcae:	2301      	movs	r3, #1
 800fcb0:	1c95      	adds	r5, r2, #2
 800fcb2:	9301      	str	r3, [sp, #4]
 800fcb4:	2e00      	cmp	r6, #0
 800fcb6:	d100      	bne.n	800fcba <_strtoll_l.constprop.0+0x3a>
 800fcb8:	e086      	b.n	800fdc8 <_strtoll_l.constprop.0+0x148>
 800fcba:	2e10      	cmp	r6, #16
 800fcbc:	d10a      	bne.n	800fcd4 <_strtoll_l.constprop.0+0x54>
 800fcbe:	2c30      	cmp	r4, #48	; 0x30
 800fcc0:	d108      	bne.n	800fcd4 <_strtoll_l.constprop.0+0x54>
 800fcc2:	2220      	movs	r2, #32
 800fcc4:	782b      	ldrb	r3, [r5, #0]
 800fcc6:	4393      	bics	r3, r2
 800fcc8:	2b58      	cmp	r3, #88	; 0x58
 800fcca:	d000      	beq.n	800fcce <_strtoll_l.constprop.0+0x4e>
 800fccc:	e076      	b.n	800fdbc <_strtoll_l.constprop.0+0x13c>
 800fcce:	2610      	movs	r6, #16
 800fcd0:	786c      	ldrb	r4, [r5, #1]
 800fcd2:	3502      	adds	r5, #2
 800fcd4:	2001      	movs	r0, #1
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	493f      	ldr	r1, [pc, #252]	; (800fdd8 <_strtoll_l.constprop.0+0x158>)
 800fcda:	9a01      	ldr	r2, [sp, #4]
 800fcdc:	4240      	negs	r0, r0
 800fcde:	1812      	adds	r2, r2, r0
 800fce0:	414b      	adcs	r3, r1
 800fce2:	9204      	str	r2, [sp, #16]
 800fce4:	9305      	str	r3, [sp, #20]
 800fce6:	9804      	ldr	r0, [sp, #16]
 800fce8:	9905      	ldr	r1, [sp, #20]
 800fcea:	17f3      	asrs	r3, r6, #31
 800fcec:	0032      	movs	r2, r6
 800fcee:	930b      	str	r3, [sp, #44]	; 0x2c
 800fcf0:	f7f0 fbd8 	bl	80004a4 <__aeabi_uldivmod>
 800fcf4:	2300      	movs	r3, #0
 800fcf6:	000f      	movs	r7, r1
 800fcf8:	9008      	str	r0, [sp, #32]
 800fcfa:	2100      	movs	r1, #0
 800fcfc:	2000      	movs	r0, #0
 800fcfe:	9209      	str	r2, [sp, #36]	; 0x24
 800fd00:	0022      	movs	r2, r4
 800fd02:	3a30      	subs	r2, #48	; 0x30
 800fd04:	2a09      	cmp	r2, #9
 800fd06:	d82b      	bhi.n	800fd60 <_strtoll_l.constprop.0+0xe0>
 800fd08:	0014      	movs	r4, r2
 800fd0a:	42a6      	cmp	r6, r4
 800fd0c:	dd37      	ble.n	800fd7e <_strtoll_l.constprop.0+0xfe>
 800fd0e:	1c5a      	adds	r2, r3, #1
 800fd10:	d01d      	beq.n	800fd4e <_strtoll_l.constprop.0+0xce>
 800fd12:	42b9      	cmp	r1, r7
 800fd14:	d830      	bhi.n	800fd78 <_strtoll_l.constprop.0+0xf8>
 800fd16:	d102      	bne.n	800fd1e <_strtoll_l.constprop.0+0x9e>
 800fd18:	9b08      	ldr	r3, [sp, #32]
 800fd1a:	4298      	cmp	r0, r3
 800fd1c:	d82c      	bhi.n	800fd78 <_strtoll_l.constprop.0+0xf8>
 800fd1e:	9b08      	ldr	r3, [sp, #32]
 800fd20:	4283      	cmp	r3, r0
 800fd22:	d106      	bne.n	800fd32 <_strtoll_l.constprop.0+0xb2>
 800fd24:	428f      	cmp	r7, r1
 800fd26:	d104      	bne.n	800fd32 <_strtoll_l.constprop.0+0xb2>
 800fd28:	2301      	movs	r3, #1
 800fd2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fd2c:	425b      	negs	r3, r3
 800fd2e:	42a2      	cmp	r2, r4
 800fd30:	db0d      	blt.n	800fd4e <_strtoll_l.constprop.0+0xce>
 800fd32:	000b      	movs	r3, r1
 800fd34:	0002      	movs	r2, r0
 800fd36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fd38:	0030      	movs	r0, r6
 800fd3a:	f7f0 fbd3 	bl	80004e4 <__aeabi_lmul>
 800fd3e:	17e3      	asrs	r3, r4, #31
 800fd40:	9406      	str	r4, [sp, #24]
 800fd42:	9307      	str	r3, [sp, #28]
 800fd44:	9b06      	ldr	r3, [sp, #24]
 800fd46:	9c07      	ldr	r4, [sp, #28]
 800fd48:	18c0      	adds	r0, r0, r3
 800fd4a:	4161      	adcs	r1, r4
 800fd4c:	2301      	movs	r3, #1
 800fd4e:	782c      	ldrb	r4, [r5, #0]
 800fd50:	3501      	adds	r5, #1
 800fd52:	e7d5      	b.n	800fd00 <_strtoll_l.constprop.0+0x80>
 800fd54:	9701      	str	r7, [sp, #4]
 800fd56:	2c2b      	cmp	r4, #43	; 0x2b
 800fd58:	d1ac      	bne.n	800fcb4 <_strtoll_l.constprop.0+0x34>
 800fd5a:	781c      	ldrb	r4, [r3, #0]
 800fd5c:	1c95      	adds	r5, r2, #2
 800fd5e:	e7a9      	b.n	800fcb4 <_strtoll_l.constprop.0+0x34>
 800fd60:	0022      	movs	r2, r4
 800fd62:	3a41      	subs	r2, #65	; 0x41
 800fd64:	2a19      	cmp	r2, #25
 800fd66:	d801      	bhi.n	800fd6c <_strtoll_l.constprop.0+0xec>
 800fd68:	3c37      	subs	r4, #55	; 0x37
 800fd6a:	e7ce      	b.n	800fd0a <_strtoll_l.constprop.0+0x8a>
 800fd6c:	0022      	movs	r2, r4
 800fd6e:	3a61      	subs	r2, #97	; 0x61
 800fd70:	2a19      	cmp	r2, #25
 800fd72:	d804      	bhi.n	800fd7e <_strtoll_l.constprop.0+0xfe>
 800fd74:	3c57      	subs	r4, #87	; 0x57
 800fd76:	e7c8      	b.n	800fd0a <_strtoll_l.constprop.0+0x8a>
 800fd78:	2301      	movs	r3, #1
 800fd7a:	425b      	negs	r3, r3
 800fd7c:	e7e7      	b.n	800fd4e <_strtoll_l.constprop.0+0xce>
 800fd7e:	1c5a      	adds	r2, r3, #1
 800fd80:	d109      	bne.n	800fd96 <_strtoll_l.constprop.0+0x116>
 800fd82:	9804      	ldr	r0, [sp, #16]
 800fd84:	9905      	ldr	r1, [sp, #20]
 800fd86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fd88:	3323      	adds	r3, #35	; 0x23
 800fd8a:	6013      	str	r3, [r2, #0]
 800fd8c:	9b03      	ldr	r3, [sp, #12]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d10e      	bne.n	800fdb0 <_strtoll_l.constprop.0+0x130>
 800fd92:	b00d      	add	sp, #52	; 0x34
 800fd94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd96:	9a01      	ldr	r2, [sp, #4]
 800fd98:	2a00      	cmp	r2, #0
 800fd9a:	d004      	beq.n	800fda6 <_strtoll_l.constprop.0+0x126>
 800fd9c:	0006      	movs	r6, r0
 800fd9e:	000f      	movs	r7, r1
 800fda0:	2100      	movs	r1, #0
 800fda2:	4270      	negs	r0, r6
 800fda4:	41b9      	sbcs	r1, r7
 800fda6:	9a03      	ldr	r2, [sp, #12]
 800fda8:	2a00      	cmp	r2, #0
 800fdaa:	d0f2      	beq.n	800fd92 <_strtoll_l.constprop.0+0x112>
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d001      	beq.n	800fdb4 <_strtoll_l.constprop.0+0x134>
 800fdb0:	1e6b      	subs	r3, r5, #1
 800fdb2:	9302      	str	r3, [sp, #8]
 800fdb4:	9b03      	ldr	r3, [sp, #12]
 800fdb6:	9a02      	ldr	r2, [sp, #8]
 800fdb8:	601a      	str	r2, [r3, #0]
 800fdba:	e7ea      	b.n	800fd92 <_strtoll_l.constprop.0+0x112>
 800fdbc:	2430      	movs	r4, #48	; 0x30
 800fdbe:	2e00      	cmp	r6, #0
 800fdc0:	d000      	beq.n	800fdc4 <_strtoll_l.constprop.0+0x144>
 800fdc2:	e787      	b.n	800fcd4 <_strtoll_l.constprop.0+0x54>
 800fdc4:	3608      	adds	r6, #8
 800fdc6:	e785      	b.n	800fcd4 <_strtoll_l.constprop.0+0x54>
 800fdc8:	2c30      	cmp	r4, #48	; 0x30
 800fdca:	d100      	bne.n	800fdce <_strtoll_l.constprop.0+0x14e>
 800fdcc:	e779      	b.n	800fcc2 <_strtoll_l.constprop.0+0x42>
 800fdce:	260a      	movs	r6, #10
 800fdd0:	e780      	b.n	800fcd4 <_strtoll_l.constprop.0+0x54>
 800fdd2:	46c0      	nop			; (mov r8, r8)
 800fdd4:	08012e29 	.word	0x08012e29
 800fdd8:	7fffffff 	.word	0x7fffffff

0800fddc <_strtoll_r>:
 800fddc:	b510      	push	{r4, lr}
 800fdde:	f7ff ff4f 	bl	800fc80 <_strtoll_l.constprop.0>
 800fde2:	bd10      	pop	{r4, pc}

0800fde4 <_strtoull_l.constprop.0>:
 800fde4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fde6:	b08b      	sub	sp, #44	; 0x2c
 800fde8:	9202      	str	r2, [sp, #8]
 800fdea:	4a54      	ldr	r2, [pc, #336]	; (800ff3c <_strtoull_l.constprop.0+0x158>)
 800fdec:	001e      	movs	r6, r3
 800fdee:	9101      	str	r1, [sp, #4]
 800fdf0:	000b      	movs	r3, r1
 800fdf2:	4694      	mov	ip, r2
 800fdf4:	2108      	movs	r1, #8
 800fdf6:	9009      	str	r0, [sp, #36]	; 0x24
 800fdf8:	001a      	movs	r2, r3
 800fdfa:	4660      	mov	r0, ip
 800fdfc:	7814      	ldrb	r4, [r2, #0]
 800fdfe:	3301      	adds	r3, #1
 800fe00:	5d00      	ldrb	r0, [r0, r4]
 800fe02:	001d      	movs	r5, r3
 800fe04:	0007      	movs	r7, r0
 800fe06:	400f      	ands	r7, r1
 800fe08:	4208      	tst	r0, r1
 800fe0a:	d1f5      	bne.n	800fdf8 <_strtoull_l.constprop.0+0x14>
 800fe0c:	2c2d      	cmp	r4, #45	; 0x2d
 800fe0e:	d154      	bne.n	800feba <_strtoull_l.constprop.0+0xd6>
 800fe10:	781c      	ldrb	r4, [r3, #0]
 800fe12:	2301      	movs	r3, #1
 800fe14:	1c95      	adds	r5, r2, #2
 800fe16:	9306      	str	r3, [sp, #24]
 800fe18:	2e00      	cmp	r6, #0
 800fe1a:	d100      	bne.n	800fe1e <_strtoull_l.constprop.0+0x3a>
 800fe1c:	e088      	b.n	800ff30 <_strtoull_l.constprop.0+0x14c>
 800fe1e:	2e10      	cmp	r6, #16
 800fe20:	d10a      	bne.n	800fe38 <_strtoull_l.constprop.0+0x54>
 800fe22:	2c30      	cmp	r4, #48	; 0x30
 800fe24:	d108      	bne.n	800fe38 <_strtoull_l.constprop.0+0x54>
 800fe26:	2220      	movs	r2, #32
 800fe28:	782b      	ldrb	r3, [r5, #0]
 800fe2a:	4393      	bics	r3, r2
 800fe2c:	2b58      	cmp	r3, #88	; 0x58
 800fe2e:	d000      	beq.n	800fe32 <_strtoull_l.constprop.0+0x4e>
 800fe30:	e078      	b.n	800ff24 <_strtoull_l.constprop.0+0x140>
 800fe32:	2610      	movs	r6, #16
 800fe34:	786c      	ldrb	r4, [r5, #1]
 800fe36:	3502      	adds	r5, #2
 800fe38:	17f7      	asrs	r7, r6, #31
 800fe3a:	0032      	movs	r2, r6
 800fe3c:	003b      	movs	r3, r7
 800fe3e:	2001      	movs	r0, #1
 800fe40:	4240      	negs	r0, r0
 800fe42:	17c1      	asrs	r1, r0, #31
 800fe44:	f7f0 fb2e 	bl	80004a4 <__aeabi_uldivmod>
 800fe48:	0032      	movs	r2, r6
 800fe4a:	9007      	str	r0, [sp, #28]
 800fe4c:	9103      	str	r1, [sp, #12]
 800fe4e:	003b      	movs	r3, r7
 800fe50:	2001      	movs	r0, #1
 800fe52:	4240      	negs	r0, r0
 800fe54:	17c1      	asrs	r1, r0, #31
 800fe56:	f7f0 fb25 	bl	80004a4 <__aeabi_uldivmod>
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	2000      	movs	r0, #0
 800fe5e:	2100      	movs	r1, #0
 800fe60:	9208      	str	r2, [sp, #32]
 800fe62:	0022      	movs	r2, r4
 800fe64:	3a30      	subs	r2, #48	; 0x30
 800fe66:	2a09      	cmp	r2, #9
 800fe68:	d82d      	bhi.n	800fec6 <_strtoull_l.constprop.0+0xe2>
 800fe6a:	0014      	movs	r4, r2
 800fe6c:	42a6      	cmp	r6, r4
 800fe6e:	dd39      	ble.n	800fee4 <_strtoull_l.constprop.0+0x100>
 800fe70:	1c5a      	adds	r2, r3, #1
 800fe72:	d01f      	beq.n	800feb4 <_strtoull_l.constprop.0+0xd0>
 800fe74:	9b03      	ldr	r3, [sp, #12]
 800fe76:	4299      	cmp	r1, r3
 800fe78:	d831      	bhi.n	800fede <_strtoull_l.constprop.0+0xfa>
 800fe7a:	d102      	bne.n	800fe82 <_strtoull_l.constprop.0+0x9e>
 800fe7c:	9b07      	ldr	r3, [sp, #28]
 800fe7e:	4298      	cmp	r0, r3
 800fe80:	d82d      	bhi.n	800fede <_strtoull_l.constprop.0+0xfa>
 800fe82:	9b07      	ldr	r3, [sp, #28]
 800fe84:	4283      	cmp	r3, r0
 800fe86:	d107      	bne.n	800fe98 <_strtoull_l.constprop.0+0xb4>
 800fe88:	9b03      	ldr	r3, [sp, #12]
 800fe8a:	428b      	cmp	r3, r1
 800fe8c:	d104      	bne.n	800fe98 <_strtoull_l.constprop.0+0xb4>
 800fe8e:	2301      	movs	r3, #1
 800fe90:	9a08      	ldr	r2, [sp, #32]
 800fe92:	425b      	negs	r3, r3
 800fe94:	42a2      	cmp	r2, r4
 800fe96:	db0d      	blt.n	800feb4 <_strtoull_l.constprop.0+0xd0>
 800fe98:	000b      	movs	r3, r1
 800fe9a:	0002      	movs	r2, r0
 800fe9c:	0039      	movs	r1, r7
 800fe9e:	0030      	movs	r0, r6
 800fea0:	f7f0 fb20 	bl	80004e4 <__aeabi_lmul>
 800fea4:	17e3      	asrs	r3, r4, #31
 800fea6:	9404      	str	r4, [sp, #16]
 800fea8:	9305      	str	r3, [sp, #20]
 800feaa:	9b04      	ldr	r3, [sp, #16]
 800feac:	9c05      	ldr	r4, [sp, #20]
 800feae:	18c0      	adds	r0, r0, r3
 800feb0:	4161      	adcs	r1, r4
 800feb2:	2301      	movs	r3, #1
 800feb4:	782c      	ldrb	r4, [r5, #0]
 800feb6:	3501      	adds	r5, #1
 800feb8:	e7d3      	b.n	800fe62 <_strtoull_l.constprop.0+0x7e>
 800feba:	9706      	str	r7, [sp, #24]
 800febc:	2c2b      	cmp	r4, #43	; 0x2b
 800febe:	d1ab      	bne.n	800fe18 <_strtoull_l.constprop.0+0x34>
 800fec0:	781c      	ldrb	r4, [r3, #0]
 800fec2:	1c95      	adds	r5, r2, #2
 800fec4:	e7a8      	b.n	800fe18 <_strtoull_l.constprop.0+0x34>
 800fec6:	0022      	movs	r2, r4
 800fec8:	3a41      	subs	r2, #65	; 0x41
 800feca:	2a19      	cmp	r2, #25
 800fecc:	d801      	bhi.n	800fed2 <_strtoull_l.constprop.0+0xee>
 800fece:	3c37      	subs	r4, #55	; 0x37
 800fed0:	e7cc      	b.n	800fe6c <_strtoull_l.constprop.0+0x88>
 800fed2:	0022      	movs	r2, r4
 800fed4:	3a61      	subs	r2, #97	; 0x61
 800fed6:	2a19      	cmp	r2, #25
 800fed8:	d804      	bhi.n	800fee4 <_strtoull_l.constprop.0+0x100>
 800feda:	3c57      	subs	r4, #87	; 0x57
 800fedc:	e7c6      	b.n	800fe6c <_strtoull_l.constprop.0+0x88>
 800fede:	2301      	movs	r3, #1
 800fee0:	425b      	negs	r3, r3
 800fee2:	e7e7      	b.n	800feb4 <_strtoull_l.constprop.0+0xd0>
 800fee4:	1c5a      	adds	r2, r3, #1
 800fee6:	d10a      	bne.n	800fefe <_strtoull_l.constprop.0+0x11a>
 800fee8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800feea:	3323      	adds	r3, #35	; 0x23
 800feec:	6013      	str	r3, [r2, #0]
 800feee:	9b02      	ldr	r3, [sp, #8]
 800fef0:	2001      	movs	r0, #1
 800fef2:	4240      	negs	r0, r0
 800fef4:	17c1      	asrs	r1, r0, #31
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d10e      	bne.n	800ff18 <_strtoull_l.constprop.0+0x134>
 800fefa:	b00b      	add	sp, #44	; 0x2c
 800fefc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fefe:	9a06      	ldr	r2, [sp, #24]
 800ff00:	2a00      	cmp	r2, #0
 800ff02:	d004      	beq.n	800ff0e <_strtoull_l.constprop.0+0x12a>
 800ff04:	0006      	movs	r6, r0
 800ff06:	000f      	movs	r7, r1
 800ff08:	2100      	movs	r1, #0
 800ff0a:	4270      	negs	r0, r6
 800ff0c:	41b9      	sbcs	r1, r7
 800ff0e:	9a02      	ldr	r2, [sp, #8]
 800ff10:	2a00      	cmp	r2, #0
 800ff12:	d0f2      	beq.n	800fefa <_strtoull_l.constprop.0+0x116>
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d001      	beq.n	800ff1c <_strtoull_l.constprop.0+0x138>
 800ff18:	1e6b      	subs	r3, r5, #1
 800ff1a:	9301      	str	r3, [sp, #4]
 800ff1c:	9b02      	ldr	r3, [sp, #8]
 800ff1e:	9a01      	ldr	r2, [sp, #4]
 800ff20:	601a      	str	r2, [r3, #0]
 800ff22:	e7ea      	b.n	800fefa <_strtoull_l.constprop.0+0x116>
 800ff24:	2430      	movs	r4, #48	; 0x30
 800ff26:	2e00      	cmp	r6, #0
 800ff28:	d000      	beq.n	800ff2c <_strtoull_l.constprop.0+0x148>
 800ff2a:	e785      	b.n	800fe38 <_strtoull_l.constprop.0+0x54>
 800ff2c:	3608      	adds	r6, #8
 800ff2e:	e783      	b.n	800fe38 <_strtoull_l.constprop.0+0x54>
 800ff30:	2c30      	cmp	r4, #48	; 0x30
 800ff32:	d100      	bne.n	800ff36 <_strtoull_l.constprop.0+0x152>
 800ff34:	e777      	b.n	800fe26 <_strtoull_l.constprop.0+0x42>
 800ff36:	260a      	movs	r6, #10
 800ff38:	e77e      	b.n	800fe38 <_strtoull_l.constprop.0+0x54>
 800ff3a:	46c0      	nop			; (mov r8, r8)
 800ff3c:	08012e29 	.word	0x08012e29

0800ff40 <_strtoull_r>:
 800ff40:	b510      	push	{r4, lr}
 800ff42:	f7ff ff4f 	bl	800fde4 <_strtoull_l.constprop.0>
 800ff46:	bd10      	pop	{r4, pc}

0800ff48 <_mbrtowc_r>:
 800ff48:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ff4a:	0004      	movs	r4, r0
 800ff4c:	0010      	movs	r0, r2
 800ff4e:	4a0b      	ldr	r2, [pc, #44]	; (800ff7c <_mbrtowc_r+0x34>)
 800ff50:	9d06      	ldr	r5, [sp, #24]
 800ff52:	32e4      	adds	r2, #228	; 0xe4
 800ff54:	6816      	ldr	r6, [r2, #0]
 800ff56:	2800      	cmp	r0, #0
 800ff58:	d10c      	bne.n	800ff74 <_mbrtowc_r+0x2c>
 800ff5a:	2301      	movs	r3, #1
 800ff5c:	0001      	movs	r1, r0
 800ff5e:	4a08      	ldr	r2, [pc, #32]	; (800ff80 <_mbrtowc_r+0x38>)
 800ff60:	9500      	str	r5, [sp, #0]
 800ff62:	0020      	movs	r0, r4
 800ff64:	47b0      	blx	r6
 800ff66:	1c43      	adds	r3, r0, #1
 800ff68:	d103      	bne.n	800ff72 <_mbrtowc_r+0x2a>
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	602b      	str	r3, [r5, #0]
 800ff6e:	338a      	adds	r3, #138	; 0x8a
 800ff70:	6023      	str	r3, [r4, #0]
 800ff72:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 800ff74:	0002      	movs	r2, r0
 800ff76:	9500      	str	r5, [sp, #0]
 800ff78:	e7f3      	b.n	800ff62 <_mbrtowc_r+0x1a>
 800ff7a:	46c0      	nop			; (mov r8, r8)
 800ff7c:	20000450 	.word	0x20000450
 800ff80:	080131b3 	.word	0x080131b3

0800ff84 <iswspace>:
 800ff84:	b510      	push	{r4, lr}
 800ff86:	2100      	movs	r1, #0
 800ff88:	f000 f802 	bl	800ff90 <iswspace_l>
 800ff8c:	bd10      	pop	{r4, pc}
	...

0800ff90 <iswspace_l>:
 800ff90:	0003      	movs	r3, r0
 800ff92:	2000      	movs	r0, #0
 800ff94:	2bff      	cmp	r3, #255	; 0xff
 800ff96:	d803      	bhi.n	800ffa0 <iswspace_l+0x10>
 800ff98:	4a02      	ldr	r2, [pc, #8]	; (800ffa4 <iswspace_l+0x14>)
 800ff9a:	5cd0      	ldrb	r0, [r2, r3]
 800ff9c:	2308      	movs	r3, #8
 800ff9e:	4018      	ands	r0, r3
 800ffa0:	4770      	bx	lr
 800ffa2:	46c0      	nop			; (mov r8, r8)
 800ffa4:	08012e29 	.word	0x08012e29

0800ffa8 <fiprintf>:
 800ffa8:	b40e      	push	{r1, r2, r3}
 800ffaa:	b517      	push	{r0, r1, r2, r4, lr}
 800ffac:	4c05      	ldr	r4, [pc, #20]	; (800ffc4 <fiprintf+0x1c>)
 800ffae:	ab05      	add	r3, sp, #20
 800ffb0:	cb04      	ldmia	r3!, {r2}
 800ffb2:	0001      	movs	r1, r0
 800ffb4:	6820      	ldr	r0, [r4, #0]
 800ffb6:	9301      	str	r3, [sp, #4]
 800ffb8:	f000 f954 	bl	8010264 <_vfiprintf_r>
 800ffbc:	bc1e      	pop	{r1, r2, r3, r4}
 800ffbe:	bc08      	pop	{r3}
 800ffc0:	b003      	add	sp, #12
 800ffc2:	4718      	bx	r3
 800ffc4:	200006e0 	.word	0x200006e0

0800ffc8 <__ssprint_r>:
 800ffc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ffca:	6813      	ldr	r3, [r2, #0]
 800ffcc:	b087      	sub	sp, #28
 800ffce:	0017      	movs	r7, r2
 800ffd0:	9303      	str	r3, [sp, #12]
 800ffd2:	6893      	ldr	r3, [r2, #8]
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	000c      	movs	r4, r1
 800ffd8:	9005      	str	r0, [sp, #20]
 800ffda:	9202      	str	r2, [sp, #8]
 800ffdc:	9201      	str	r2, [sp, #4]
 800ffde:	4293      	cmp	r3, r2
 800ffe0:	d10d      	bne.n	800fffe <__ssprint_r+0x36>
 800ffe2:	2000      	movs	r0, #0
 800ffe4:	2300      	movs	r3, #0
 800ffe6:	607b      	str	r3, [r7, #4]
 800ffe8:	b007      	add	sp, #28
 800ffea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ffec:	9b03      	ldr	r3, [sp, #12]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	9302      	str	r3, [sp, #8]
 800fff2:	9b03      	ldr	r3, [sp, #12]
 800fff4:	685b      	ldr	r3, [r3, #4]
 800fff6:	9301      	str	r3, [sp, #4]
 800fff8:	9b03      	ldr	r3, [sp, #12]
 800fffa:	3308      	adds	r3, #8
 800fffc:	9303      	str	r3, [sp, #12]
 800fffe:	9a01      	ldr	r2, [sp, #4]
 8010000:	68a6      	ldr	r6, [r4, #8]
 8010002:	6823      	ldr	r3, [r4, #0]
 8010004:	2a00      	cmp	r2, #0
 8010006:	d0f1      	beq.n	800ffec <__ssprint_r+0x24>
 8010008:	42b2      	cmp	r2, r6
 801000a:	d32e      	bcc.n	801006a <__ssprint_r+0xa2>
 801000c:	2190      	movs	r1, #144	; 0x90
 801000e:	89a2      	ldrh	r2, [r4, #12]
 8010010:	00c9      	lsls	r1, r1, #3
 8010012:	420a      	tst	r2, r1
 8010014:	d029      	beq.n	801006a <__ssprint_r+0xa2>
 8010016:	2003      	movs	r0, #3
 8010018:	6921      	ldr	r1, [r4, #16]
 801001a:	1a5b      	subs	r3, r3, r1
 801001c:	9304      	str	r3, [sp, #16]
 801001e:	6963      	ldr	r3, [r4, #20]
 8010020:	4343      	muls	r3, r0
 8010022:	0fdd      	lsrs	r5, r3, #31
 8010024:	18ed      	adds	r5, r5, r3
 8010026:	9b04      	ldr	r3, [sp, #16]
 8010028:	9801      	ldr	r0, [sp, #4]
 801002a:	3301      	adds	r3, #1
 801002c:	181b      	adds	r3, r3, r0
 801002e:	106d      	asrs	r5, r5, #1
 8010030:	42ab      	cmp	r3, r5
 8010032:	d900      	bls.n	8010036 <__ssprint_r+0x6e>
 8010034:	001d      	movs	r5, r3
 8010036:	0552      	lsls	r2, r2, #21
 8010038:	d532      	bpl.n	80100a0 <__ssprint_r+0xd8>
 801003a:	0029      	movs	r1, r5
 801003c:	9805      	ldr	r0, [sp, #20]
 801003e:	f7f9 fa35 	bl	80094ac <_malloc_r>
 8010042:	1e06      	subs	r6, r0, #0
 8010044:	d036      	beq.n	80100b4 <__ssprint_r+0xec>
 8010046:	9a04      	ldr	r2, [sp, #16]
 8010048:	6921      	ldr	r1, [r4, #16]
 801004a:	f7fa fd94 	bl	800ab76 <memcpy>
 801004e:	89a2      	ldrh	r2, [r4, #12]
 8010050:	4b1e      	ldr	r3, [pc, #120]	; (80100cc <__ssprint_r+0x104>)
 8010052:	401a      	ands	r2, r3
 8010054:	2380      	movs	r3, #128	; 0x80
 8010056:	4313      	orrs	r3, r2
 8010058:	81a3      	strh	r3, [r4, #12]
 801005a:	9b04      	ldr	r3, [sp, #16]
 801005c:	6126      	str	r6, [r4, #16]
 801005e:	18f6      	adds	r6, r6, r3
 8010060:	6026      	str	r6, [r4, #0]
 8010062:	6165      	str	r5, [r4, #20]
 8010064:	9e01      	ldr	r6, [sp, #4]
 8010066:	1aed      	subs	r5, r5, r3
 8010068:	60a5      	str	r5, [r4, #8]
 801006a:	9b01      	ldr	r3, [sp, #4]
 801006c:	429e      	cmp	r6, r3
 801006e:	d900      	bls.n	8010072 <__ssprint_r+0xaa>
 8010070:	001e      	movs	r6, r3
 8010072:	0032      	movs	r2, r6
 8010074:	9902      	ldr	r1, [sp, #8]
 8010076:	6820      	ldr	r0, [r4, #0]
 8010078:	f001 f86d 	bl	8011156 <memmove>
 801007c:	9a01      	ldr	r2, [sp, #4]
 801007e:	68a3      	ldr	r3, [r4, #8]
 8010080:	4694      	mov	ip, r2
 8010082:	1b9b      	subs	r3, r3, r6
 8010084:	60a3      	str	r3, [r4, #8]
 8010086:	6823      	ldr	r3, [r4, #0]
 8010088:	199b      	adds	r3, r3, r6
 801008a:	6023      	str	r3, [r4, #0]
 801008c:	9b02      	ldr	r3, [sp, #8]
 801008e:	4463      	add	r3, ip
 8010090:	9302      	str	r3, [sp, #8]
 8010092:	68bb      	ldr	r3, [r7, #8]
 8010094:	1a9b      	subs	r3, r3, r2
 8010096:	60bb      	str	r3, [r7, #8]
 8010098:	d0a3      	beq.n	800ffe2 <__ssprint_r+0x1a>
 801009a:	2300      	movs	r3, #0
 801009c:	9301      	str	r3, [sp, #4]
 801009e:	e7ae      	b.n	800fffe <__ssprint_r+0x36>
 80100a0:	002a      	movs	r2, r5
 80100a2:	9805      	ldr	r0, [sp, #20]
 80100a4:	f7ff fbc0 	bl	800f828 <_realloc_r>
 80100a8:	1e06      	subs	r6, r0, #0
 80100aa:	d1d6      	bne.n	801005a <__ssprint_r+0x92>
 80100ac:	6921      	ldr	r1, [r4, #16]
 80100ae:	9805      	ldr	r0, [sp, #20]
 80100b0:	f7fa fddc 	bl	800ac6c <_free_r>
 80100b4:	230c      	movs	r3, #12
 80100b6:	9a05      	ldr	r2, [sp, #20]
 80100b8:	2001      	movs	r0, #1
 80100ba:	6013      	str	r3, [r2, #0]
 80100bc:	89a2      	ldrh	r2, [r4, #12]
 80100be:	3334      	adds	r3, #52	; 0x34
 80100c0:	4313      	orrs	r3, r2
 80100c2:	81a3      	strh	r3, [r4, #12]
 80100c4:	2300      	movs	r3, #0
 80100c6:	4240      	negs	r0, r0
 80100c8:	60bb      	str	r3, [r7, #8]
 80100ca:	e78b      	b.n	800ffe4 <__ssprint_r+0x1c>
 80100cc:	fffffb7f 	.word	0xfffffb7f

080100d0 <_sungetc_r>:
 80100d0:	b570      	push	{r4, r5, r6, lr}
 80100d2:	0014      	movs	r4, r2
 80100d4:	1c4b      	adds	r3, r1, #1
 80100d6:	d103      	bne.n	80100e0 <_sungetc_r+0x10>
 80100d8:	2501      	movs	r5, #1
 80100da:	426d      	negs	r5, r5
 80100dc:	0028      	movs	r0, r5
 80100de:	bd70      	pop	{r4, r5, r6, pc}
 80100e0:	8993      	ldrh	r3, [r2, #12]
 80100e2:	2220      	movs	r2, #32
 80100e4:	4393      	bics	r3, r2
 80100e6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80100e8:	81a3      	strh	r3, [r4, #12]
 80100ea:	b2ce      	uxtb	r6, r1
 80100ec:	6863      	ldr	r3, [r4, #4]
 80100ee:	b2cd      	uxtb	r5, r1
 80100f0:	2a00      	cmp	r2, #0
 80100f2:	d010      	beq.n	8010116 <_sungetc_r+0x46>
 80100f4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80100f6:	429a      	cmp	r2, r3
 80100f8:	dd07      	ble.n	801010a <_sungetc_r+0x3a>
 80100fa:	6823      	ldr	r3, [r4, #0]
 80100fc:	3b01      	subs	r3, #1
 80100fe:	6023      	str	r3, [r4, #0]
 8010100:	701e      	strb	r6, [r3, #0]
 8010102:	6863      	ldr	r3, [r4, #4]
 8010104:	3301      	adds	r3, #1
 8010106:	6063      	str	r3, [r4, #4]
 8010108:	e7e8      	b.n	80100dc <_sungetc_r+0xc>
 801010a:	0021      	movs	r1, r4
 801010c:	f000 ff1a 	bl	8010f44 <__submore>
 8010110:	2800      	cmp	r0, #0
 8010112:	d0f2      	beq.n	80100fa <_sungetc_r+0x2a>
 8010114:	e7e0      	b.n	80100d8 <_sungetc_r+0x8>
 8010116:	6921      	ldr	r1, [r4, #16]
 8010118:	6822      	ldr	r2, [r4, #0]
 801011a:	2900      	cmp	r1, #0
 801011c:	d007      	beq.n	801012e <_sungetc_r+0x5e>
 801011e:	4291      	cmp	r1, r2
 8010120:	d205      	bcs.n	801012e <_sungetc_r+0x5e>
 8010122:	1e51      	subs	r1, r2, #1
 8010124:	7808      	ldrb	r0, [r1, #0]
 8010126:	42a8      	cmp	r0, r5
 8010128:	d101      	bne.n	801012e <_sungetc_r+0x5e>
 801012a:	6021      	str	r1, [r4, #0]
 801012c:	e7ea      	b.n	8010104 <_sungetc_r+0x34>
 801012e:	63e3      	str	r3, [r4, #60]	; 0x3c
 8010130:	0023      	movs	r3, r4
 8010132:	3340      	adds	r3, #64	; 0x40
 8010134:	6323      	str	r3, [r4, #48]	; 0x30
 8010136:	2303      	movs	r3, #3
 8010138:	6363      	str	r3, [r4, #52]	; 0x34
 801013a:	0023      	movs	r3, r4
 801013c:	3342      	adds	r3, #66	; 0x42
 801013e:	63a2      	str	r2, [r4, #56]	; 0x38
 8010140:	701e      	strb	r6, [r3, #0]
 8010142:	6023      	str	r3, [r4, #0]
 8010144:	2301      	movs	r3, #1
 8010146:	e7de      	b.n	8010106 <_sungetc_r+0x36>

08010148 <__ssrefill_r>:
 8010148:	b510      	push	{r4, lr}
 801014a:	000c      	movs	r4, r1
 801014c:	6b09      	ldr	r1, [r1, #48]	; 0x30
 801014e:	2900      	cmp	r1, #0
 8010150:	d00e      	beq.n	8010170 <__ssrefill_r+0x28>
 8010152:	0023      	movs	r3, r4
 8010154:	3340      	adds	r3, #64	; 0x40
 8010156:	4299      	cmp	r1, r3
 8010158:	d001      	beq.n	801015e <__ssrefill_r+0x16>
 801015a:	f7fa fd87 	bl	800ac6c <_free_r>
 801015e:	2000      	movs	r0, #0
 8010160:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010162:	6320      	str	r0, [r4, #48]	; 0x30
 8010164:	6063      	str	r3, [r4, #4]
 8010166:	4283      	cmp	r3, r0
 8010168:	d002      	beq.n	8010170 <__ssrefill_r+0x28>
 801016a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801016c:	6023      	str	r3, [r4, #0]
 801016e:	bd10      	pop	{r4, pc}
 8010170:	6923      	ldr	r3, [r4, #16]
 8010172:	2001      	movs	r0, #1
 8010174:	6023      	str	r3, [r4, #0]
 8010176:	2300      	movs	r3, #0
 8010178:	89a2      	ldrh	r2, [r4, #12]
 801017a:	6063      	str	r3, [r4, #4]
 801017c:	3320      	adds	r3, #32
 801017e:	4313      	orrs	r3, r2
 8010180:	81a3      	strh	r3, [r4, #12]
 8010182:	4240      	negs	r0, r0
 8010184:	e7f3      	b.n	801016e <__ssrefill_r+0x26>

08010186 <_sfread_r>:
 8010186:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010188:	0014      	movs	r4, r2
 801018a:	435c      	muls	r4, r3
 801018c:	b087      	sub	sp, #28
 801018e:	1e26      	subs	r6, r4, #0
 8010190:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010192:	9005      	str	r0, [sp, #20]
 8010194:	9101      	str	r1, [sp, #4]
 8010196:	9202      	str	r2, [sp, #8]
 8010198:	9303      	str	r3, [sp, #12]
 801019a:	d11e      	bne.n	80101da <_sfread_r+0x54>
 801019c:	0020      	movs	r0, r4
 801019e:	b007      	add	sp, #28
 80101a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101a2:	003a      	movs	r2, r7
 80101a4:	9801      	ldr	r0, [sp, #4]
 80101a6:	f7fa fce6 	bl	800ab76 <memcpy>
 80101aa:	682b      	ldr	r3, [r5, #0]
 80101ac:	0029      	movs	r1, r5
 80101ae:	19db      	adds	r3, r3, r7
 80101b0:	602b      	str	r3, [r5, #0]
 80101b2:	2300      	movs	r3, #0
 80101b4:	606b      	str	r3, [r5, #4]
 80101b6:	9b01      	ldr	r3, [sp, #4]
 80101b8:	9805      	ldr	r0, [sp, #20]
 80101ba:	19db      	adds	r3, r3, r7
 80101bc:	9301      	str	r3, [sp, #4]
 80101be:	1bf3      	subs	r3, r6, r7
 80101c0:	9304      	str	r3, [sp, #16]
 80101c2:	f7ff ffc1 	bl	8010148 <__ssrefill_r>
 80101c6:	2800      	cmp	r0, #0
 80101c8:	d006      	beq.n	80101d8 <_sfread_r+0x52>
 80101ca:	193c      	adds	r4, r7, r4
 80101cc:	1ba0      	subs	r0, r4, r6
 80101ce:	9902      	ldr	r1, [sp, #8]
 80101d0:	f7ef ffb4 	bl	800013c <__udivsi3>
 80101d4:	0004      	movs	r4, r0
 80101d6:	e7e1      	b.n	801019c <_sfread_r+0x16>
 80101d8:	9e04      	ldr	r6, [sp, #16]
 80101da:	686f      	ldr	r7, [r5, #4]
 80101dc:	6829      	ldr	r1, [r5, #0]
 80101de:	42b7      	cmp	r7, r6
 80101e0:	d3df      	bcc.n	80101a2 <_sfread_r+0x1c>
 80101e2:	0032      	movs	r2, r6
 80101e4:	9801      	ldr	r0, [sp, #4]
 80101e6:	f7fa fcc6 	bl	800ab76 <memcpy>
 80101ea:	686b      	ldr	r3, [r5, #4]
 80101ec:	9c03      	ldr	r4, [sp, #12]
 80101ee:	1b9b      	subs	r3, r3, r6
 80101f0:	606b      	str	r3, [r5, #4]
 80101f2:	682b      	ldr	r3, [r5, #0]
 80101f4:	199b      	adds	r3, r3, r6
 80101f6:	602b      	str	r3, [r5, #0]
 80101f8:	e7d0      	b.n	801019c <_sfread_r+0x16>

080101fa <__sprint_r>:
 80101fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80101fc:	6893      	ldr	r3, [r2, #8]
 80101fe:	b085      	sub	sp, #20
 8010200:	9001      	str	r0, [sp, #4]
 8010202:	000d      	movs	r5, r1
 8010204:	0014      	movs	r4, r2
 8010206:	1e18      	subs	r0, r3, #0
 8010208:	d018      	beq.n	801023c <__sprint_r+0x42>
 801020a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801020c:	049b      	lsls	r3, r3, #18
 801020e:	d524      	bpl.n	801025a <__sprint_r+0x60>
 8010210:	6817      	ldr	r7, [r2, #0]
 8010212:	2600      	movs	r6, #0
 8010214:	683b      	ldr	r3, [r7, #0]
 8010216:	9302      	str	r3, [sp, #8]
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	9300      	str	r3, [sp, #0]
 801021c:	089b      	lsrs	r3, r3, #2
 801021e:	9303      	str	r3, [sp, #12]
 8010220:	9b03      	ldr	r3, [sp, #12]
 8010222:	42b3      	cmp	r3, r6
 8010224:	dc0e      	bgt.n	8010244 <__sprint_r+0x4a>
 8010226:	2203      	movs	r2, #3
 8010228:	9b00      	ldr	r3, [sp, #0]
 801022a:	68a0      	ldr	r0, [r4, #8]
 801022c:	4393      	bics	r3, r2
 801022e:	1ac0      	subs	r0, r0, r3
 8010230:	60a0      	str	r0, [r4, #8]
 8010232:	3708      	adds	r7, #8
 8010234:	2800      	cmp	r0, #0
 8010236:	d1ec      	bne.n	8010212 <__sprint_r+0x18>
 8010238:	2300      	movs	r3, #0
 801023a:	60a3      	str	r3, [r4, #8]
 801023c:	2300      	movs	r3, #0
 801023e:	6063      	str	r3, [r4, #4]
 8010240:	b005      	add	sp, #20
 8010242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010244:	9902      	ldr	r1, [sp, #8]
 8010246:	00b3      	lsls	r3, r6, #2
 8010248:	58c9      	ldr	r1, [r1, r3]
 801024a:	002a      	movs	r2, r5
 801024c:	9801      	ldr	r0, [sp, #4]
 801024e:	f000 ff59 	bl	8011104 <_fputwc_r>
 8010252:	1c43      	adds	r3, r0, #1
 8010254:	d0f0      	beq.n	8010238 <__sprint_r+0x3e>
 8010256:	3601      	adds	r6, #1
 8010258:	e7e2      	b.n	8010220 <__sprint_r+0x26>
 801025a:	9801      	ldr	r0, [sp, #4]
 801025c:	f000 fd14 	bl	8010c88 <__sfvwrite_r>
 8010260:	e7ea      	b.n	8010238 <__sprint_r+0x3e>
	...

08010264 <_vfiprintf_r>:
 8010264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010266:	b0c1      	sub	sp, #260	; 0x104
 8010268:	001c      	movs	r4, r3
 801026a:	001f      	movs	r7, r3
 801026c:	9006      	str	r0, [sp, #24]
 801026e:	9103      	str	r1, [sp, #12]
 8010270:	9207      	str	r2, [sp, #28]
 8010272:	2800      	cmp	r0, #0
 8010274:	d004      	beq.n	8010280 <_vfiprintf_r+0x1c>
 8010276:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8010278:	2b00      	cmp	r3, #0
 801027a:	d101      	bne.n	8010280 <_vfiprintf_r+0x1c>
 801027c:	f7fa fa98 	bl	800a7b0 <__sinit>
 8010280:	9b03      	ldr	r3, [sp, #12]
 8010282:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010284:	07db      	lsls	r3, r3, #31
 8010286:	d407      	bmi.n	8010298 <_vfiprintf_r+0x34>
 8010288:	9b03      	ldr	r3, [sp, #12]
 801028a:	899b      	ldrh	r3, [r3, #12]
 801028c:	059b      	lsls	r3, r3, #22
 801028e:	d403      	bmi.n	8010298 <_vfiprintf_r+0x34>
 8010290:	9b03      	ldr	r3, [sp, #12]
 8010292:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8010294:	f7fa fc62 	bl	800ab5c <__retarget_lock_acquire_recursive>
 8010298:	9b03      	ldr	r3, [sp, #12]
 801029a:	220c      	movs	r2, #12
 801029c:	5e9a      	ldrsh	r2, [r3, r2]
 801029e:	2380      	movs	r3, #128	; 0x80
 80102a0:	019b      	lsls	r3, r3, #6
 80102a2:	421a      	tst	r2, r3
 80102a4:	d107      	bne.n	80102b6 <_vfiprintf_r+0x52>
 80102a6:	4313      	orrs	r3, r2
 80102a8:	9a03      	ldr	r2, [sp, #12]
 80102aa:	8193      	strh	r3, [r2, #12]
 80102ac:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80102ae:	4aa3      	ldr	r2, [pc, #652]	; (801053c <_vfiprintf_r+0x2d8>)
 80102b0:	4013      	ands	r3, r2
 80102b2:	9a03      	ldr	r2, [sp, #12]
 80102b4:	6653      	str	r3, [r2, #100]	; 0x64
 80102b6:	9b03      	ldr	r3, [sp, #12]
 80102b8:	899b      	ldrh	r3, [r3, #12]
 80102ba:	071b      	lsls	r3, r3, #28
 80102bc:	d503      	bpl.n	80102c6 <_vfiprintf_r+0x62>
 80102be:	9b03      	ldr	r3, [sp, #12]
 80102c0:	691b      	ldr	r3, [r3, #16]
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d118      	bne.n	80102f8 <_vfiprintf_r+0x94>
 80102c6:	9903      	ldr	r1, [sp, #12]
 80102c8:	9806      	ldr	r0, [sp, #24]
 80102ca:	f000 fe79 	bl	8010fc0 <__swsetup_r>
 80102ce:	2800      	cmp	r0, #0
 80102d0:	d012      	beq.n	80102f8 <_vfiprintf_r+0x94>
 80102d2:	9b03      	ldr	r3, [sp, #12]
 80102d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80102d6:	07db      	lsls	r3, r3, #31
 80102d8:	d505      	bpl.n	80102e6 <_vfiprintf_r+0x82>
 80102da:	2301      	movs	r3, #1
 80102dc:	425b      	negs	r3, r3
 80102de:	9308      	str	r3, [sp, #32]
 80102e0:	9808      	ldr	r0, [sp, #32]
 80102e2:	b041      	add	sp, #260	; 0x104
 80102e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102e6:	9b03      	ldr	r3, [sp, #12]
 80102e8:	899b      	ldrh	r3, [r3, #12]
 80102ea:	059b      	lsls	r3, r3, #22
 80102ec:	d4f5      	bmi.n	80102da <_vfiprintf_r+0x76>
 80102ee:	9b03      	ldr	r3, [sp, #12]
 80102f0:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80102f2:	f7fa fc34 	bl	800ab5e <__retarget_lock_release_recursive>
 80102f6:	e7f0      	b.n	80102da <_vfiprintf_r+0x76>
 80102f8:	221a      	movs	r2, #26
 80102fa:	9b03      	ldr	r3, [sp, #12]
 80102fc:	899b      	ldrh	r3, [r3, #12]
 80102fe:	401a      	ands	r2, r3
 8010300:	2a0a      	cmp	r2, #10
 8010302:	d116      	bne.n	8010332 <_vfiprintf_r+0xce>
 8010304:	9a03      	ldr	r2, [sp, #12]
 8010306:	210e      	movs	r1, #14
 8010308:	5e52      	ldrsh	r2, [r2, r1]
 801030a:	2a00      	cmp	r2, #0
 801030c:	db11      	blt.n	8010332 <_vfiprintf_r+0xce>
 801030e:	9a03      	ldr	r2, [sp, #12]
 8010310:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8010312:	07d2      	lsls	r2, r2, #31
 8010314:	d405      	bmi.n	8010322 <_vfiprintf_r+0xbe>
 8010316:	059b      	lsls	r3, r3, #22
 8010318:	d403      	bmi.n	8010322 <_vfiprintf_r+0xbe>
 801031a:	9b03      	ldr	r3, [sp, #12]
 801031c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 801031e:	f7fa fc1e 	bl	800ab5e <__retarget_lock_release_recursive>
 8010322:	0023      	movs	r3, r4
 8010324:	9a07      	ldr	r2, [sp, #28]
 8010326:	9903      	ldr	r1, [sp, #12]
 8010328:	9806      	ldr	r0, [sp, #24]
 801032a:	f000 fc69 	bl	8010c00 <__sbprintf>
 801032e:	9008      	str	r0, [sp, #32]
 8010330:	e7d6      	b.n	80102e0 <_vfiprintf_r+0x7c>
 8010332:	2300      	movs	r3, #0
 8010334:	ad17      	add	r5, sp, #92	; 0x5c
 8010336:	9514      	str	r5, [sp, #80]	; 0x50
 8010338:	9316      	str	r3, [sp, #88]	; 0x58
 801033a:	9315      	str	r3, [sp, #84]	; 0x54
 801033c:	930c      	str	r3, [sp, #48]	; 0x30
 801033e:	930d      	str	r3, [sp, #52]	; 0x34
 8010340:	930e      	str	r3, [sp, #56]	; 0x38
 8010342:	930f      	str	r3, [sp, #60]	; 0x3c
 8010344:	9308      	str	r3, [sp, #32]
 8010346:	9c07      	ldr	r4, [sp, #28]
 8010348:	7823      	ldrb	r3, [r4, #0]
 801034a:	2b00      	cmp	r3, #0
 801034c:	d002      	beq.n	8010354 <_vfiprintf_r+0xf0>
 801034e:	2b25      	cmp	r3, #37	; 0x25
 8010350:	d000      	beq.n	8010354 <_vfiprintf_r+0xf0>
 8010352:	e08d      	b.n	8010470 <_vfiprintf_r+0x20c>
 8010354:	9b07      	ldr	r3, [sp, #28]
 8010356:	1ae6      	subs	r6, r4, r3
 8010358:	429c      	cmp	r4, r3
 801035a:	d016      	beq.n	801038a <_vfiprintf_r+0x126>
 801035c:	602b      	str	r3, [r5, #0]
 801035e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010360:	606e      	str	r6, [r5, #4]
 8010362:	199b      	adds	r3, r3, r6
 8010364:	9316      	str	r3, [sp, #88]	; 0x58
 8010366:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010368:	3508      	adds	r5, #8
 801036a:	3301      	adds	r3, #1
 801036c:	9315      	str	r3, [sp, #84]	; 0x54
 801036e:	2b07      	cmp	r3, #7
 8010370:	dd08      	ble.n	8010384 <_vfiprintf_r+0x120>
 8010372:	9903      	ldr	r1, [sp, #12]
 8010374:	9806      	ldr	r0, [sp, #24]
 8010376:	aa14      	add	r2, sp, #80	; 0x50
 8010378:	f7ff ff3f 	bl	80101fa <__sprint_r>
 801037c:	2800      	cmp	r0, #0
 801037e:	d000      	beq.n	8010382 <_vfiprintf_r+0x11e>
 8010380:	e3d9      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 8010382:	ad17      	add	r5, sp, #92	; 0x5c
 8010384:	9b08      	ldr	r3, [sp, #32]
 8010386:	199b      	adds	r3, r3, r6
 8010388:	9308      	str	r3, [sp, #32]
 801038a:	7823      	ldrb	r3, [r4, #0]
 801038c:	2b00      	cmp	r3, #0
 801038e:	d101      	bne.n	8010394 <_vfiprintf_r+0x130>
 8010390:	f000 fbf6 	bl	8010b80 <_vfiprintf_r+0x91c>
 8010394:	2200      	movs	r2, #0
 8010396:	a912      	add	r1, sp, #72	; 0x48
 8010398:	70ca      	strb	r2, [r1, #3]
 801039a:	2101      	movs	r1, #1
 801039c:	1c63      	adds	r3, r4, #1
 801039e:	0014      	movs	r4, r2
 80103a0:	4249      	negs	r1, r1
 80103a2:	9105      	str	r1, [sp, #20]
 80103a4:	9209      	str	r2, [sp, #36]	; 0x24
 80103a6:	1c5a      	adds	r2, r3, #1
 80103a8:	781b      	ldrb	r3, [r3, #0]
 80103aa:	9207      	str	r2, [sp, #28]
 80103ac:	0018      	movs	r0, r3
 80103ae:	3820      	subs	r0, #32
 80103b0:	285a      	cmp	r0, #90	; 0x5a
 80103b2:	d900      	bls.n	80103b6 <_vfiprintf_r+0x152>
 80103b4:	e362      	b.n	8010a7c <_vfiprintf_r+0x818>
 80103b6:	f7ef feb7 	bl	8000128 <__gnu_thumb1_case_uhi>
 80103ba:	0078      	.short	0x0078
 80103bc:	03610361 	.word	0x03610361
 80103c0:	03610081 	.word	0x03610081
 80103c4:	03610361 	.word	0x03610361
 80103c8:	0361005d 	.word	0x0361005d
 80103cc:	00830361 	.word	0x00830361
 80103d0:	0361008b 	.word	0x0361008b
 80103d4:	008f0089 	.word	0x008f0089
 80103d8:	00ad0361 	.word	0x00ad0361
 80103dc:	00af00af 	.word	0x00af00af
 80103e0:	00af00af 	.word	0x00af00af
 80103e4:	00af00af 	.word	0x00af00af
 80103e8:	00af00af 	.word	0x00af00af
 80103ec:	036100af 	.word	0x036100af
 80103f0:	03610361 	.word	0x03610361
 80103f4:	03610361 	.word	0x03610361
 80103f8:	03610361 	.word	0x03610361
 80103fc:	03610361 	.word	0x03610361
 8010400:	00e600da 	.word	0x00e600da
 8010404:	03610361 	.word	0x03610361
 8010408:	03610361 	.word	0x03610361
 801040c:	03610361 	.word	0x03610361
 8010410:	03610361 	.word	0x03610361
 8010414:	03610361 	.word	0x03610361
 8010418:	03610143 	.word	0x03610143
 801041c:	03610361 	.word	0x03610361
 8010420:	03610182 	.word	0x03610182
 8010424:	0361027c 	.word	0x0361027c
 8010428:	02ae0361 	.word	0x02ae0361
 801042c:	03610361 	.word	0x03610361
 8010430:	03610361 	.word	0x03610361
 8010434:	03610361 	.word	0x03610361
 8010438:	03610361 	.word	0x03610361
 801043c:	03610361 	.word	0x03610361
 8010440:	00e800da 	.word	0x00e800da
 8010444:	03610361 	.word	0x03610361
 8010448:	00c30361 	.word	0x00c30361
 801044c:	00d600e8 	.word	0x00d600e8
 8010450:	00cf0361 	.word	0x00cf0361
 8010454:	01260361 	.word	0x01260361
 8010458:	01740145 	.word	0x01740145
 801045c:	036100d6 	.word	0x036100d6
 8010460:	007f0182 	.word	0x007f0182
 8010464:	0361027e 	.word	0x0361027e
 8010468:	02cd0361 	.word	0x02cd0361
 801046c:	007f0361 	.word	0x007f0361
 8010470:	3401      	adds	r4, #1
 8010472:	e769      	b.n	8010348 <_vfiprintf_r+0xe4>
 8010474:	9806      	ldr	r0, [sp, #24]
 8010476:	f7fe fa47 	bl	800e908 <_localeconv_r>
 801047a:	6843      	ldr	r3, [r0, #4]
 801047c:	0018      	movs	r0, r3
 801047e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010480:	f7ef fe40 	bl	8000104 <strlen>
 8010484:	900e      	str	r0, [sp, #56]	; 0x38
 8010486:	9806      	ldr	r0, [sp, #24]
 8010488:	f7fe fa3e 	bl	800e908 <_localeconv_r>
 801048c:	6883      	ldr	r3, [r0, #8]
 801048e:	930d      	str	r3, [sp, #52]	; 0x34
 8010490:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010492:	2b00      	cmp	r3, #0
 8010494:	d010      	beq.n	80104b8 <_vfiprintf_r+0x254>
 8010496:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010498:	2b00      	cmp	r3, #0
 801049a:	d00d      	beq.n	80104b8 <_vfiprintf_r+0x254>
 801049c:	781b      	ldrb	r3, [r3, #0]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d00a      	beq.n	80104b8 <_vfiprintf_r+0x254>
 80104a2:	2380      	movs	r3, #128	; 0x80
 80104a4:	00db      	lsls	r3, r3, #3
 80104a6:	431c      	orrs	r4, r3
 80104a8:	e006      	b.n	80104b8 <_vfiprintf_r+0x254>
 80104aa:	ab12      	add	r3, sp, #72	; 0x48
 80104ac:	78da      	ldrb	r2, [r3, #3]
 80104ae:	3303      	adds	r3, #3
 80104b0:	2a00      	cmp	r2, #0
 80104b2:	d101      	bne.n	80104b8 <_vfiprintf_r+0x254>
 80104b4:	3220      	adds	r2, #32
 80104b6:	701a      	strb	r2, [r3, #0]
 80104b8:	9b07      	ldr	r3, [sp, #28]
 80104ba:	e774      	b.n	80103a6 <_vfiprintf_r+0x142>
 80104bc:	2301      	movs	r3, #1
 80104be:	e7f2      	b.n	80104a6 <_vfiprintf_r+0x242>
 80104c0:	cf08      	ldmia	r7!, {r3}
 80104c2:	9309      	str	r3, [sp, #36]	; 0x24
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	daf7      	bge.n	80104b8 <_vfiprintf_r+0x254>
 80104c8:	425b      	negs	r3, r3
 80104ca:	9309      	str	r3, [sp, #36]	; 0x24
 80104cc:	2304      	movs	r3, #4
 80104ce:	e7ea      	b.n	80104a6 <_vfiprintf_r+0x242>
 80104d0:	222b      	movs	r2, #43	; 0x2b
 80104d2:	ab12      	add	r3, sp, #72	; 0x48
 80104d4:	70da      	strb	r2, [r3, #3]
 80104d6:	e7ef      	b.n	80104b8 <_vfiprintf_r+0x254>
 80104d8:	9b07      	ldr	r3, [sp, #28]
 80104da:	1c5a      	adds	r2, r3, #1
 80104dc:	781b      	ldrb	r3, [r3, #0]
 80104de:	2b2a      	cmp	r3, #42	; 0x2a
 80104e0:	d00f      	beq.n	8010502 <_vfiprintf_r+0x29e>
 80104e2:	2100      	movs	r1, #0
 80104e4:	9105      	str	r1, [sp, #20]
 80104e6:	0019      	movs	r1, r3
 80104e8:	3930      	subs	r1, #48	; 0x30
 80104ea:	9207      	str	r2, [sp, #28]
 80104ec:	2909      	cmp	r1, #9
 80104ee:	d900      	bls.n	80104f2 <_vfiprintf_r+0x28e>
 80104f0:	e75c      	b.n	80103ac <_vfiprintf_r+0x148>
 80104f2:	200a      	movs	r0, #10
 80104f4:	9b05      	ldr	r3, [sp, #20]
 80104f6:	4343      	muls	r3, r0
 80104f8:	185b      	adds	r3, r3, r1
 80104fa:	9305      	str	r3, [sp, #20]
 80104fc:	7813      	ldrb	r3, [r2, #0]
 80104fe:	3201      	adds	r2, #1
 8010500:	e7f1      	b.n	80104e6 <_vfiprintf_r+0x282>
 8010502:	cf08      	ldmia	r7!, {r3}
 8010504:	9305      	str	r3, [sp, #20]
 8010506:	2b00      	cmp	r3, #0
 8010508:	da02      	bge.n	8010510 <_vfiprintf_r+0x2ac>
 801050a:	2301      	movs	r3, #1
 801050c:	425b      	negs	r3, r3
 801050e:	9305      	str	r3, [sp, #20]
 8010510:	9207      	str	r2, [sp, #28]
 8010512:	e7d1      	b.n	80104b8 <_vfiprintf_r+0x254>
 8010514:	2380      	movs	r3, #128	; 0x80
 8010516:	e7c6      	b.n	80104a6 <_vfiprintf_r+0x242>
 8010518:	2100      	movs	r1, #0
 801051a:	9a07      	ldr	r2, [sp, #28]
 801051c:	9109      	str	r1, [sp, #36]	; 0x24
 801051e:	200a      	movs	r0, #10
 8010520:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010522:	3b30      	subs	r3, #48	; 0x30
 8010524:	4341      	muls	r1, r0
 8010526:	185b      	adds	r3, r3, r1
 8010528:	9309      	str	r3, [sp, #36]	; 0x24
 801052a:	0013      	movs	r3, r2
 801052c:	781b      	ldrb	r3, [r3, #0]
 801052e:	3201      	adds	r2, #1
 8010530:	0019      	movs	r1, r3
 8010532:	3930      	subs	r1, #48	; 0x30
 8010534:	9207      	str	r2, [sp, #28]
 8010536:	2909      	cmp	r1, #9
 8010538:	d9f1      	bls.n	801051e <_vfiprintf_r+0x2ba>
 801053a:	e737      	b.n	80103ac <_vfiprintf_r+0x148>
 801053c:	ffffdfff 	.word	0xffffdfff
 8010540:	9b07      	ldr	r3, [sp, #28]
 8010542:	781b      	ldrb	r3, [r3, #0]
 8010544:	2b68      	cmp	r3, #104	; 0x68
 8010546:	d105      	bne.n	8010554 <_vfiprintf_r+0x2f0>
 8010548:	9b07      	ldr	r3, [sp, #28]
 801054a:	3301      	adds	r3, #1
 801054c:	9307      	str	r3, [sp, #28]
 801054e:	2380      	movs	r3, #128	; 0x80
 8010550:	009b      	lsls	r3, r3, #2
 8010552:	e7a8      	b.n	80104a6 <_vfiprintf_r+0x242>
 8010554:	2340      	movs	r3, #64	; 0x40
 8010556:	e7a6      	b.n	80104a6 <_vfiprintf_r+0x242>
 8010558:	9b07      	ldr	r3, [sp, #28]
 801055a:	781b      	ldrb	r3, [r3, #0]
 801055c:	2b6c      	cmp	r3, #108	; 0x6c
 801055e:	d104      	bne.n	801056a <_vfiprintf_r+0x306>
 8010560:	9b07      	ldr	r3, [sp, #28]
 8010562:	3301      	adds	r3, #1
 8010564:	9307      	str	r3, [sp, #28]
 8010566:	2320      	movs	r3, #32
 8010568:	e79d      	b.n	80104a6 <_vfiprintf_r+0x242>
 801056a:	2310      	movs	r3, #16
 801056c:	e79b      	b.n	80104a6 <_vfiprintf_r+0x242>
 801056e:	003a      	movs	r2, r7
 8010570:	ca08      	ldmia	r2!, {r3}
 8010572:	ae27      	add	r6, sp, #156	; 0x9c
 8010574:	7033      	strb	r3, [r6, #0]
 8010576:	2300      	movs	r3, #0
 8010578:	9204      	str	r2, [sp, #16]
 801057a:	aa12      	add	r2, sp, #72	; 0x48
 801057c:	70d3      	strb	r3, [r2, #3]
 801057e:	2201      	movs	r2, #1
 8010580:	930b      	str	r3, [sp, #44]	; 0x2c
 8010582:	9205      	str	r2, [sp, #20]
 8010584:	e0b0      	b.n	80106e8 <_vfiprintf_r+0x484>
 8010586:	2310      	movs	r3, #16
 8010588:	431c      	orrs	r4, r3
 801058a:	06a3      	lsls	r3, r4, #26
 801058c:	d52a      	bpl.n	80105e4 <_vfiprintf_r+0x380>
 801058e:	2307      	movs	r3, #7
 8010590:	3707      	adds	r7, #7
 8010592:	439f      	bics	r7, r3
 8010594:	0039      	movs	r1, r7
 8010596:	c90c      	ldmia	r1!, {r2, r3}
 8010598:	9200      	str	r2, [sp, #0]
 801059a:	9301      	str	r3, [sp, #4]
 801059c:	9104      	str	r1, [sp, #16]
 801059e:	9a01      	ldr	r2, [sp, #4]
 80105a0:	2301      	movs	r3, #1
 80105a2:	2a00      	cmp	r2, #0
 80105a4:	da09      	bge.n	80105ba <_vfiprintf_r+0x356>
 80105a6:	9e00      	ldr	r6, [sp, #0]
 80105a8:	9f01      	ldr	r7, [sp, #4]
 80105aa:	2200      	movs	r2, #0
 80105ac:	4271      	negs	r1, r6
 80105ae:	41ba      	sbcs	r2, r7
 80105b0:	9100      	str	r1, [sp, #0]
 80105b2:	9201      	str	r2, [sp, #4]
 80105b4:	212d      	movs	r1, #45	; 0x2d
 80105b6:	aa12      	add	r2, sp, #72	; 0x48
 80105b8:	70d1      	strb	r1, [r2, #3]
 80105ba:	9901      	ldr	r1, [sp, #4]
 80105bc:	9a00      	ldr	r2, [sp, #0]
 80105be:	430a      	orrs	r2, r1
 80105c0:	9905      	ldr	r1, [sp, #20]
 80105c2:	3101      	adds	r1, #1
 80105c4:	d100      	bne.n	80105c8 <_vfiprintf_r+0x364>
 80105c6:	e2e9      	b.n	8010b9c <_vfiprintf_r+0x938>
 80105c8:	2180      	movs	r1, #128	; 0x80
 80105ca:	0027      	movs	r7, r4
 80105cc:	438f      	bics	r7, r1
 80105ce:	2a00      	cmp	r2, #0
 80105d0:	d000      	beq.n	80105d4 <_vfiprintf_r+0x370>
 80105d2:	e2e7      	b.n	8010ba4 <_vfiprintf_r+0x940>
 80105d4:	9a05      	ldr	r2, [sp, #20]
 80105d6:	2a00      	cmp	r2, #0
 80105d8:	d100      	bne.n	80105dc <_vfiprintf_r+0x378>
 80105da:	e243      	b.n	8010a64 <_vfiprintf_r+0x800>
 80105dc:	2b01      	cmp	r3, #1
 80105de:	d000      	beq.n	80105e2 <_vfiprintf_r+0x37e>
 80105e0:	e2e3      	b.n	8010baa <_vfiprintf_r+0x946>
 80105e2:	e1e7      	b.n	80109b4 <_vfiprintf_r+0x750>
 80105e4:	003a      	movs	r2, r7
 80105e6:	ca08      	ldmia	r2!, {r3}
 80105e8:	9204      	str	r2, [sp, #16]
 80105ea:	06e2      	lsls	r2, r4, #27
 80105ec:	d503      	bpl.n	80105f6 <_vfiprintf_r+0x392>
 80105ee:	9300      	str	r3, [sp, #0]
 80105f0:	17db      	asrs	r3, r3, #31
 80105f2:	9301      	str	r3, [sp, #4]
 80105f4:	e7d3      	b.n	801059e <_vfiprintf_r+0x33a>
 80105f6:	0662      	lsls	r2, r4, #25
 80105f8:	d501      	bpl.n	80105fe <_vfiprintf_r+0x39a>
 80105fa:	b21b      	sxth	r3, r3
 80105fc:	e7f7      	b.n	80105ee <_vfiprintf_r+0x38a>
 80105fe:	05a2      	lsls	r2, r4, #22
 8010600:	d5f5      	bpl.n	80105ee <_vfiprintf_r+0x38a>
 8010602:	b25b      	sxtb	r3, r3
 8010604:	e7f3      	b.n	80105ee <_vfiprintf_r+0x38a>
 8010606:	1d3b      	adds	r3, r7, #4
 8010608:	9304      	str	r3, [sp, #16]
 801060a:	06a3      	lsls	r3, r4, #26
 801060c:	d506      	bpl.n	801061c <_vfiprintf_r+0x3b8>
 801060e:	683b      	ldr	r3, [r7, #0]
 8010610:	9a08      	ldr	r2, [sp, #32]
 8010612:	601a      	str	r2, [r3, #0]
 8010614:	17d2      	asrs	r2, r2, #31
 8010616:	605a      	str	r2, [r3, #4]
 8010618:	9f04      	ldr	r7, [sp, #16]
 801061a:	e694      	b.n	8010346 <_vfiprintf_r+0xe2>
 801061c:	06e3      	lsls	r3, r4, #27
 801061e:	d503      	bpl.n	8010628 <_vfiprintf_r+0x3c4>
 8010620:	683b      	ldr	r3, [r7, #0]
 8010622:	9a08      	ldr	r2, [sp, #32]
 8010624:	601a      	str	r2, [r3, #0]
 8010626:	e7f7      	b.n	8010618 <_vfiprintf_r+0x3b4>
 8010628:	0663      	lsls	r3, r4, #25
 801062a:	d503      	bpl.n	8010634 <_vfiprintf_r+0x3d0>
 801062c:	683b      	ldr	r3, [r7, #0]
 801062e:	9a08      	ldr	r2, [sp, #32]
 8010630:	801a      	strh	r2, [r3, #0]
 8010632:	e7f1      	b.n	8010618 <_vfiprintf_r+0x3b4>
 8010634:	05a4      	lsls	r4, r4, #22
 8010636:	d5f3      	bpl.n	8010620 <_vfiprintf_r+0x3bc>
 8010638:	683b      	ldr	r3, [r7, #0]
 801063a:	9a08      	ldr	r2, [sp, #32]
 801063c:	701a      	strb	r2, [r3, #0]
 801063e:	e7eb      	b.n	8010618 <_vfiprintf_r+0x3b4>
 8010640:	2310      	movs	r3, #16
 8010642:	431c      	orrs	r4, r3
 8010644:	2320      	movs	r3, #32
 8010646:	0020      	movs	r0, r4
 8010648:	4018      	ands	r0, r3
 801064a:	421c      	tst	r4, r3
 801064c:	d00d      	beq.n	801066a <_vfiprintf_r+0x406>
 801064e:	3b19      	subs	r3, #25
 8010650:	3707      	adds	r7, #7
 8010652:	439f      	bics	r7, r3
 8010654:	0039      	movs	r1, r7
 8010656:	c90c      	ldmia	r1!, {r2, r3}
 8010658:	9200      	str	r2, [sp, #0]
 801065a:	9301      	str	r3, [sp, #4]
 801065c:	9104      	str	r1, [sp, #16]
 801065e:	4bcc      	ldr	r3, [pc, #816]	; (8010990 <_vfiprintf_r+0x72c>)
 8010660:	401c      	ands	r4, r3
 8010662:	2300      	movs	r3, #0
 8010664:	2100      	movs	r1, #0
 8010666:	aa12      	add	r2, sp, #72	; 0x48
 8010668:	e7a6      	b.n	80105b8 <_vfiprintf_r+0x354>
 801066a:	003a      	movs	r2, r7
 801066c:	ca08      	ldmia	r2!, {r3}
 801066e:	0021      	movs	r1, r4
 8010670:	9204      	str	r2, [sp, #16]
 8010672:	2210      	movs	r2, #16
 8010674:	4011      	ands	r1, r2
 8010676:	4214      	tst	r4, r2
 8010678:	d002      	beq.n	8010680 <_vfiprintf_r+0x41c>
 801067a:	9300      	str	r3, [sp, #0]
 801067c:	9001      	str	r0, [sp, #4]
 801067e:	e7ee      	b.n	801065e <_vfiprintf_r+0x3fa>
 8010680:	2240      	movs	r2, #64	; 0x40
 8010682:	0020      	movs	r0, r4
 8010684:	4010      	ands	r0, r2
 8010686:	4214      	tst	r4, r2
 8010688:	d003      	beq.n	8010692 <_vfiprintf_r+0x42e>
 801068a:	b29b      	uxth	r3, r3
 801068c:	9300      	str	r3, [sp, #0]
 801068e:	9101      	str	r1, [sp, #4]
 8010690:	e7e5      	b.n	801065e <_vfiprintf_r+0x3fa>
 8010692:	2280      	movs	r2, #128	; 0x80
 8010694:	0021      	movs	r1, r4
 8010696:	0092      	lsls	r2, r2, #2
 8010698:	4011      	ands	r1, r2
 801069a:	4214      	tst	r4, r2
 801069c:	d0f6      	beq.n	801068c <_vfiprintf_r+0x428>
 801069e:	b2db      	uxtb	r3, r3
 80106a0:	e7eb      	b.n	801067a <_vfiprintf_r+0x416>
 80106a2:	003b      	movs	r3, r7
 80106a4:	cb04      	ldmia	r3!, {r2}
 80106a6:	49bb      	ldr	r1, [pc, #748]	; (8010994 <_vfiprintf_r+0x730>)
 80106a8:	9304      	str	r3, [sp, #16]
 80106aa:	2300      	movs	r3, #0
 80106ac:	9200      	str	r2, [sp, #0]
 80106ae:	aa13      	add	r2, sp, #76	; 0x4c
 80106b0:	8011      	strh	r1, [r2, #0]
 80106b2:	4ab9      	ldr	r2, [pc, #740]	; (8010998 <_vfiprintf_r+0x734>)
 80106b4:	9301      	str	r3, [sp, #4]
 80106b6:	3302      	adds	r3, #2
 80106b8:	431c      	orrs	r4, r3
 80106ba:	920c      	str	r2, [sp, #48]	; 0x30
 80106bc:	e7d2      	b.n	8010664 <_vfiprintf_r+0x400>
 80106be:	003b      	movs	r3, r7
 80106c0:	2700      	movs	r7, #0
 80106c2:	cb40      	ldmia	r3!, {r6}
 80106c4:	9304      	str	r3, [sp, #16]
 80106c6:	ab12      	add	r3, sp, #72	; 0x48
 80106c8:	70df      	strb	r7, [r3, #3]
 80106ca:	9b05      	ldr	r3, [sp, #20]
 80106cc:	3301      	adds	r3, #1
 80106ce:	d100      	bne.n	80106d2 <_vfiprintf_r+0x46e>
 80106d0:	e0ea      	b.n	80108a8 <_vfiprintf_r+0x644>
 80106d2:	0039      	movs	r1, r7
 80106d4:	0030      	movs	r0, r6
 80106d6:	9a05      	ldr	r2, [sp, #20]
 80106d8:	f7fe f92e 	bl	800e938 <memchr>
 80106dc:	900b      	str	r0, [sp, #44]	; 0x2c
 80106de:	42b8      	cmp	r0, r7
 80106e0:	d002      	beq.n	80106e8 <_vfiprintf_r+0x484>
 80106e2:	1b83      	subs	r3, r0, r6
 80106e4:	9305      	str	r3, [sp, #20]
 80106e6:	970b      	str	r7, [sp, #44]	; 0x2c
 80106e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80106ea:	9a05      	ldr	r2, [sp, #20]
 80106ec:	930a      	str	r3, [sp, #40]	; 0x28
 80106ee:	4293      	cmp	r3, r2
 80106f0:	da00      	bge.n	80106f4 <_vfiprintf_r+0x490>
 80106f2:	920a      	str	r2, [sp, #40]	; 0x28
 80106f4:	ab12      	add	r3, sp, #72	; 0x48
 80106f6:	3303      	adds	r3, #3
 80106f8:	781b      	ldrb	r3, [r3, #0]
 80106fa:	1e5a      	subs	r2, r3, #1
 80106fc:	4193      	sbcs	r3, r2
 80106fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010700:	18d3      	adds	r3, r2, r3
 8010702:	930a      	str	r3, [sp, #40]	; 0x28
 8010704:	0022      	movs	r2, r4
 8010706:	2302      	movs	r3, #2
 8010708:	401a      	ands	r2, r3
 801070a:	9210      	str	r2, [sp, #64]	; 0x40
 801070c:	421c      	tst	r4, r3
 801070e:	d002      	beq.n	8010716 <_vfiprintf_r+0x4b2>
 8010710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010712:	3302      	adds	r3, #2
 8010714:	930a      	str	r3, [sp, #40]	; 0x28
 8010716:	2384      	movs	r3, #132	; 0x84
 8010718:	0022      	movs	r2, r4
 801071a:	401a      	ands	r2, r3
 801071c:	9211      	str	r2, [sp, #68]	; 0x44
 801071e:	421c      	tst	r4, r3
 8010720:	d11e      	bne.n	8010760 <_vfiprintf_r+0x4fc>
 8010722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010724:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010726:	1a9f      	subs	r7, r3, r2
 8010728:	2f00      	cmp	r7, #0
 801072a:	dd19      	ble.n	8010760 <_vfiprintf_r+0x4fc>
 801072c:	0029      	movs	r1, r5
 801072e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010730:	489a      	ldr	r0, [pc, #616]	; (801099c <_vfiprintf_r+0x738>)
 8010732:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8010734:	3301      	adds	r3, #1
 8010736:	3108      	adds	r1, #8
 8010738:	6028      	str	r0, [r5, #0]
 801073a:	2f10      	cmp	r7, #16
 801073c:	dd00      	ble.n	8010740 <_vfiprintf_r+0x4dc>
 801073e:	e1a7      	b.n	8010a90 <_vfiprintf_r+0x82c>
 8010740:	606f      	str	r7, [r5, #4]
 8010742:	18bf      	adds	r7, r7, r2
 8010744:	000d      	movs	r5, r1
 8010746:	9716      	str	r7, [sp, #88]	; 0x58
 8010748:	9315      	str	r3, [sp, #84]	; 0x54
 801074a:	2b07      	cmp	r3, #7
 801074c:	dd08      	ble.n	8010760 <_vfiprintf_r+0x4fc>
 801074e:	9903      	ldr	r1, [sp, #12]
 8010750:	9806      	ldr	r0, [sp, #24]
 8010752:	aa14      	add	r2, sp, #80	; 0x50
 8010754:	f7ff fd51 	bl	80101fa <__sprint_r>
 8010758:	2800      	cmp	r0, #0
 801075a:	d000      	beq.n	801075e <_vfiprintf_r+0x4fa>
 801075c:	e1eb      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 801075e:	ad17      	add	r5, sp, #92	; 0x5c
 8010760:	a912      	add	r1, sp, #72	; 0x48
 8010762:	78c8      	ldrb	r0, [r1, #3]
 8010764:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8010766:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010768:	3103      	adds	r1, #3
 801076a:	2800      	cmp	r0, #0
 801076c:	d012      	beq.n	8010794 <_vfiprintf_r+0x530>
 801076e:	6029      	str	r1, [r5, #0]
 8010770:	2101      	movs	r1, #1
 8010772:	3301      	adds	r3, #1
 8010774:	1852      	adds	r2, r2, r1
 8010776:	6069      	str	r1, [r5, #4]
 8010778:	9216      	str	r2, [sp, #88]	; 0x58
 801077a:	9315      	str	r3, [sp, #84]	; 0x54
 801077c:	3508      	adds	r5, #8
 801077e:	2b07      	cmp	r3, #7
 8010780:	dd08      	ble.n	8010794 <_vfiprintf_r+0x530>
 8010782:	9903      	ldr	r1, [sp, #12]
 8010784:	9806      	ldr	r0, [sp, #24]
 8010786:	aa14      	add	r2, sp, #80	; 0x50
 8010788:	f7ff fd37 	bl	80101fa <__sprint_r>
 801078c:	2800      	cmp	r0, #0
 801078e:	d000      	beq.n	8010792 <_vfiprintf_r+0x52e>
 8010790:	e1d1      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 8010792:	ad17      	add	r5, sp, #92	; 0x5c
 8010794:	9910      	ldr	r1, [sp, #64]	; 0x40
 8010796:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8010798:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801079a:	2900      	cmp	r1, #0
 801079c:	d013      	beq.n	80107c6 <_vfiprintf_r+0x562>
 801079e:	a913      	add	r1, sp, #76	; 0x4c
 80107a0:	6029      	str	r1, [r5, #0]
 80107a2:	2102      	movs	r1, #2
 80107a4:	3301      	adds	r3, #1
 80107a6:	1852      	adds	r2, r2, r1
 80107a8:	6069      	str	r1, [r5, #4]
 80107aa:	9216      	str	r2, [sp, #88]	; 0x58
 80107ac:	9315      	str	r3, [sp, #84]	; 0x54
 80107ae:	3508      	adds	r5, #8
 80107b0:	2b07      	cmp	r3, #7
 80107b2:	dd08      	ble.n	80107c6 <_vfiprintf_r+0x562>
 80107b4:	9903      	ldr	r1, [sp, #12]
 80107b6:	9806      	ldr	r0, [sp, #24]
 80107b8:	aa14      	add	r2, sp, #80	; 0x50
 80107ba:	f7ff fd1e 	bl	80101fa <__sprint_r>
 80107be:	2800      	cmp	r0, #0
 80107c0:	d000      	beq.n	80107c4 <_vfiprintf_r+0x560>
 80107c2:	e1b8      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 80107c4:	ad17      	add	r5, sp, #92	; 0x5c
 80107c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80107c8:	2b80      	cmp	r3, #128	; 0x80
 80107ca:	d11e      	bne.n	801080a <_vfiprintf_r+0x5a6>
 80107cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80107d0:	1a9f      	subs	r7, r3, r2
 80107d2:	2f00      	cmp	r7, #0
 80107d4:	dd19      	ble.n	801080a <_vfiprintf_r+0x5a6>
 80107d6:	0029      	movs	r1, r5
 80107d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80107da:	4871      	ldr	r0, [pc, #452]	; (80109a0 <_vfiprintf_r+0x73c>)
 80107dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80107de:	3301      	adds	r3, #1
 80107e0:	3108      	adds	r1, #8
 80107e2:	6028      	str	r0, [r5, #0]
 80107e4:	2f10      	cmp	r7, #16
 80107e6:	dd00      	ble.n	80107ea <_vfiprintf_r+0x586>
 80107e8:	e164      	b.n	8010ab4 <_vfiprintf_r+0x850>
 80107ea:	606f      	str	r7, [r5, #4]
 80107ec:	18bf      	adds	r7, r7, r2
 80107ee:	000d      	movs	r5, r1
 80107f0:	9716      	str	r7, [sp, #88]	; 0x58
 80107f2:	9315      	str	r3, [sp, #84]	; 0x54
 80107f4:	2b07      	cmp	r3, #7
 80107f6:	dd08      	ble.n	801080a <_vfiprintf_r+0x5a6>
 80107f8:	9903      	ldr	r1, [sp, #12]
 80107fa:	9806      	ldr	r0, [sp, #24]
 80107fc:	aa14      	add	r2, sp, #80	; 0x50
 80107fe:	f7ff fcfc 	bl	80101fa <__sprint_r>
 8010802:	2800      	cmp	r0, #0
 8010804:	d000      	beq.n	8010808 <_vfiprintf_r+0x5a4>
 8010806:	e196      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 8010808:	ad17      	add	r5, sp, #92	; 0x5c
 801080a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801080c:	9a05      	ldr	r2, [sp, #20]
 801080e:	1a9f      	subs	r7, r3, r2
 8010810:	2f00      	cmp	r7, #0
 8010812:	dd19      	ble.n	8010848 <_vfiprintf_r+0x5e4>
 8010814:	0029      	movs	r1, r5
 8010816:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010818:	4861      	ldr	r0, [pc, #388]	; (80109a0 <_vfiprintf_r+0x73c>)
 801081a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801081c:	3301      	adds	r3, #1
 801081e:	3108      	adds	r1, #8
 8010820:	6028      	str	r0, [r5, #0]
 8010822:	2f10      	cmp	r7, #16
 8010824:	dd00      	ble.n	8010828 <_vfiprintf_r+0x5c4>
 8010826:	e157      	b.n	8010ad8 <_vfiprintf_r+0x874>
 8010828:	606f      	str	r7, [r5, #4]
 801082a:	18bf      	adds	r7, r7, r2
 801082c:	000d      	movs	r5, r1
 801082e:	9716      	str	r7, [sp, #88]	; 0x58
 8010830:	9315      	str	r3, [sp, #84]	; 0x54
 8010832:	2b07      	cmp	r3, #7
 8010834:	dd08      	ble.n	8010848 <_vfiprintf_r+0x5e4>
 8010836:	9903      	ldr	r1, [sp, #12]
 8010838:	9806      	ldr	r0, [sp, #24]
 801083a:	aa14      	add	r2, sp, #80	; 0x50
 801083c:	f7ff fcdd 	bl	80101fa <__sprint_r>
 8010840:	2800      	cmp	r0, #0
 8010842:	d000      	beq.n	8010846 <_vfiprintf_r+0x5e2>
 8010844:	e177      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 8010846:	ad17      	add	r5, sp, #92	; 0x5c
 8010848:	9b05      	ldr	r3, [sp, #20]
 801084a:	9a05      	ldr	r2, [sp, #20]
 801084c:	606b      	str	r3, [r5, #4]
 801084e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010850:	602e      	str	r6, [r5, #0]
 8010852:	189b      	adds	r3, r3, r2
 8010854:	9316      	str	r3, [sp, #88]	; 0x58
 8010856:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010858:	3508      	adds	r5, #8
 801085a:	3301      	adds	r3, #1
 801085c:	9315      	str	r3, [sp, #84]	; 0x54
 801085e:	2b07      	cmp	r3, #7
 8010860:	dd08      	ble.n	8010874 <_vfiprintf_r+0x610>
 8010862:	9903      	ldr	r1, [sp, #12]
 8010864:	9806      	ldr	r0, [sp, #24]
 8010866:	aa14      	add	r2, sp, #80	; 0x50
 8010868:	f7ff fcc7 	bl	80101fa <__sprint_r>
 801086c:	2800      	cmp	r0, #0
 801086e:	d000      	beq.n	8010872 <_vfiprintf_r+0x60e>
 8010870:	e161      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 8010872:	ad17      	add	r5, sp, #92	; 0x5c
 8010874:	0764      	lsls	r4, r4, #29
 8010876:	d500      	bpl.n	801087a <_vfiprintf_r+0x616>
 8010878:	e140      	b.n	8010afc <_vfiprintf_r+0x898>
 801087a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801087c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801087e:	4293      	cmp	r3, r2
 8010880:	da00      	bge.n	8010884 <_vfiprintf_r+0x620>
 8010882:	0013      	movs	r3, r2
 8010884:	9a08      	ldr	r2, [sp, #32]
 8010886:	18d3      	adds	r3, r2, r3
 8010888:	9308      	str	r3, [sp, #32]
 801088a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801088c:	2b00      	cmp	r3, #0
 801088e:	d007      	beq.n	80108a0 <_vfiprintf_r+0x63c>
 8010890:	9903      	ldr	r1, [sp, #12]
 8010892:	9806      	ldr	r0, [sp, #24]
 8010894:	aa14      	add	r2, sp, #80	; 0x50
 8010896:	f7ff fcb0 	bl	80101fa <__sprint_r>
 801089a:	2800      	cmp	r0, #0
 801089c:	d000      	beq.n	80108a0 <_vfiprintf_r+0x63c>
 801089e:	e14a      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 80108a0:	2300      	movs	r3, #0
 80108a2:	ad17      	add	r5, sp, #92	; 0x5c
 80108a4:	9315      	str	r3, [sp, #84]	; 0x54
 80108a6:	e6b7      	b.n	8010618 <_vfiprintf_r+0x3b4>
 80108a8:	0030      	movs	r0, r6
 80108aa:	f7ef fc2b 	bl	8000104 <strlen>
 80108ae:	9005      	str	r0, [sp, #20]
 80108b0:	e719      	b.n	80106e6 <_vfiprintf_r+0x482>
 80108b2:	2310      	movs	r3, #16
 80108b4:	431c      	orrs	r4, r3
 80108b6:	2320      	movs	r3, #32
 80108b8:	0020      	movs	r0, r4
 80108ba:	4018      	ands	r0, r3
 80108bc:	421c      	tst	r4, r3
 80108be:	d009      	beq.n	80108d4 <_vfiprintf_r+0x670>
 80108c0:	3b19      	subs	r3, #25
 80108c2:	3707      	adds	r7, #7
 80108c4:	439f      	bics	r7, r3
 80108c6:	0039      	movs	r1, r7
 80108c8:	c90c      	ldmia	r1!, {r2, r3}
 80108ca:	9200      	str	r2, [sp, #0]
 80108cc:	9301      	str	r3, [sp, #4]
 80108ce:	9104      	str	r1, [sp, #16]
 80108d0:	2301      	movs	r3, #1
 80108d2:	e6c7      	b.n	8010664 <_vfiprintf_r+0x400>
 80108d4:	003b      	movs	r3, r7
 80108d6:	cb04      	ldmia	r3!, {r2}
 80108d8:	0021      	movs	r1, r4
 80108da:	9304      	str	r3, [sp, #16]
 80108dc:	2310      	movs	r3, #16
 80108de:	4019      	ands	r1, r3
 80108e0:	421c      	tst	r4, r3
 80108e2:	d003      	beq.n	80108ec <_vfiprintf_r+0x688>
 80108e4:	9200      	str	r2, [sp, #0]
 80108e6:	9001      	str	r0, [sp, #4]
 80108e8:	3b0f      	subs	r3, #15
 80108ea:	e6bb      	b.n	8010664 <_vfiprintf_r+0x400>
 80108ec:	2340      	movs	r3, #64	; 0x40
 80108ee:	0020      	movs	r0, r4
 80108f0:	4018      	ands	r0, r3
 80108f2:	421c      	tst	r4, r3
 80108f4:	d003      	beq.n	80108fe <_vfiprintf_r+0x69a>
 80108f6:	b293      	uxth	r3, r2
 80108f8:	9300      	str	r3, [sp, #0]
 80108fa:	9101      	str	r1, [sp, #4]
 80108fc:	e7e8      	b.n	80108d0 <_vfiprintf_r+0x66c>
 80108fe:	2380      	movs	r3, #128	; 0x80
 8010900:	0021      	movs	r1, r4
 8010902:	009b      	lsls	r3, r3, #2
 8010904:	4019      	ands	r1, r3
 8010906:	421c      	tst	r4, r3
 8010908:	d003      	beq.n	8010912 <_vfiprintf_r+0x6ae>
 801090a:	b2d3      	uxtb	r3, r2
 801090c:	9300      	str	r3, [sp, #0]
 801090e:	9001      	str	r0, [sp, #4]
 8010910:	e7de      	b.n	80108d0 <_vfiprintf_r+0x66c>
 8010912:	9200      	str	r2, [sp, #0]
 8010914:	e7f1      	b.n	80108fa <_vfiprintf_r+0x696>
 8010916:	4a23      	ldr	r2, [pc, #140]	; (80109a4 <_vfiprintf_r+0x740>)
 8010918:	0020      	movs	r0, r4
 801091a:	920c      	str	r2, [sp, #48]	; 0x30
 801091c:	2220      	movs	r2, #32
 801091e:	4010      	ands	r0, r2
 8010920:	4214      	tst	r4, r2
 8010922:	d019      	beq.n	8010958 <_vfiprintf_r+0x6f4>
 8010924:	3a19      	subs	r2, #25
 8010926:	3707      	adds	r7, #7
 8010928:	4397      	bics	r7, r2
 801092a:	0038      	movs	r0, r7
 801092c:	c806      	ldmia	r0!, {r1, r2}
 801092e:	9100      	str	r1, [sp, #0]
 8010930:	9201      	str	r2, [sp, #4]
 8010932:	9004      	str	r0, [sp, #16]
 8010934:	07e2      	lsls	r2, r4, #31
 8010936:	d509      	bpl.n	801094c <_vfiprintf_r+0x6e8>
 8010938:	9a00      	ldr	r2, [sp, #0]
 801093a:	9901      	ldr	r1, [sp, #4]
 801093c:	430a      	orrs	r2, r1
 801093e:	d005      	beq.n	801094c <_vfiprintf_r+0x6e8>
 8010940:	aa13      	add	r2, sp, #76	; 0x4c
 8010942:	2130      	movs	r1, #48	; 0x30
 8010944:	7053      	strb	r3, [r2, #1]
 8010946:	2302      	movs	r3, #2
 8010948:	7011      	strb	r1, [r2, #0]
 801094a:	431c      	orrs	r4, r3
 801094c:	4b10      	ldr	r3, [pc, #64]	; (8010990 <_vfiprintf_r+0x72c>)
 801094e:	401c      	ands	r4, r3
 8010950:	2302      	movs	r3, #2
 8010952:	e687      	b.n	8010664 <_vfiprintf_r+0x400>
 8010954:	4a10      	ldr	r2, [pc, #64]	; (8010998 <_vfiprintf_r+0x734>)
 8010956:	e7df      	b.n	8010918 <_vfiprintf_r+0x6b4>
 8010958:	0039      	movs	r1, r7
 801095a:	c904      	ldmia	r1!, {r2}
 801095c:	0026      	movs	r6, r4
 801095e:	9104      	str	r1, [sp, #16]
 8010960:	2110      	movs	r1, #16
 8010962:	400e      	ands	r6, r1
 8010964:	420c      	tst	r4, r1
 8010966:	d002      	beq.n	801096e <_vfiprintf_r+0x70a>
 8010968:	9200      	str	r2, [sp, #0]
 801096a:	9001      	str	r0, [sp, #4]
 801096c:	e7e2      	b.n	8010934 <_vfiprintf_r+0x6d0>
 801096e:	2140      	movs	r1, #64	; 0x40
 8010970:	0020      	movs	r0, r4
 8010972:	4008      	ands	r0, r1
 8010974:	420c      	tst	r4, r1
 8010976:	d003      	beq.n	8010980 <_vfiprintf_r+0x71c>
 8010978:	b292      	uxth	r2, r2
 801097a:	9200      	str	r2, [sp, #0]
 801097c:	9601      	str	r6, [sp, #4]
 801097e:	e7d9      	b.n	8010934 <_vfiprintf_r+0x6d0>
 8010980:	2180      	movs	r1, #128	; 0x80
 8010982:	0026      	movs	r6, r4
 8010984:	0089      	lsls	r1, r1, #2
 8010986:	400e      	ands	r6, r1
 8010988:	420c      	tst	r4, r1
 801098a:	d0f6      	beq.n	801097a <_vfiprintf_r+0x716>
 801098c:	b2d2      	uxtb	r2, r2
 801098e:	e7eb      	b.n	8010968 <_vfiprintf_r+0x704>
 8010990:	fffffbff 	.word	0xfffffbff
 8010994:	00007830 	.word	0x00007830
 8010998:	0801310c 	.word	0x0801310c
 801099c:	08013219 	.word	0x08013219
 80109a0:	08013229 	.word	0x08013229
 80109a4:	0801311d 	.word	0x0801311d
 80109a8:	9b01      	ldr	r3, [sp, #4]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d109      	bne.n	80109c2 <_vfiprintf_r+0x75e>
 80109ae:	9b00      	ldr	r3, [sp, #0]
 80109b0:	2b09      	cmp	r3, #9
 80109b2:	d806      	bhi.n	80109c2 <_vfiprintf_r+0x75e>
 80109b4:	26b7      	movs	r6, #183	; 0xb7
 80109b6:	ab12      	add	r3, sp, #72	; 0x48
 80109b8:	18f6      	adds	r6, r6, r3
 80109ba:	9b00      	ldr	r3, [sp, #0]
 80109bc:	3330      	adds	r3, #48	; 0x30
 80109be:	7033      	strb	r3, [r6, #0]
 80109c0:	e115      	b.n	8010bee <_vfiprintf_r+0x98a>
 80109c2:	2380      	movs	r3, #128	; 0x80
 80109c4:	2400      	movs	r4, #0
 80109c6:	00db      	lsls	r3, r3, #3
 80109c8:	403b      	ands	r3, r7
 80109ca:	ae40      	add	r6, sp, #256	; 0x100
 80109cc:	930a      	str	r3, [sp, #40]	; 0x28
 80109ce:	220a      	movs	r2, #10
 80109d0:	9800      	ldr	r0, [sp, #0]
 80109d2:	9901      	ldr	r1, [sp, #4]
 80109d4:	2300      	movs	r3, #0
 80109d6:	f7ef fd65 	bl	80004a4 <__aeabi_uldivmod>
 80109da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80109dc:	3e01      	subs	r6, #1
 80109de:	3230      	adds	r2, #48	; 0x30
 80109e0:	900b      	str	r0, [sp, #44]	; 0x2c
 80109e2:	9110      	str	r1, [sp, #64]	; 0x40
 80109e4:	7032      	strb	r2, [r6, #0]
 80109e6:	3401      	adds	r4, #1
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d01a      	beq.n	8010a22 <_vfiprintf_r+0x7be>
 80109ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80109ee:	781b      	ldrb	r3, [r3, #0]
 80109f0:	42a3      	cmp	r3, r4
 80109f2:	d116      	bne.n	8010a22 <_vfiprintf_r+0x7be>
 80109f4:	2cff      	cmp	r4, #255	; 0xff
 80109f6:	d014      	beq.n	8010a22 <_vfiprintf_r+0x7be>
 80109f8:	9b01      	ldr	r3, [sp, #4]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d102      	bne.n	8010a04 <_vfiprintf_r+0x7a0>
 80109fe:	9b00      	ldr	r3, [sp, #0]
 8010a00:	2b09      	cmp	r3, #9
 8010a02:	d90e      	bls.n	8010a22 <_vfiprintf_r+0x7be>
 8010a04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010a06:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010a08:	1af6      	subs	r6, r6, r3
 8010a0a:	001a      	movs	r2, r3
 8010a0c:	0030      	movs	r0, r6
 8010a0e:	f7f9 ffe6 	bl	800a9de <strncpy>
 8010a12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010a14:	2400      	movs	r4, #0
 8010a16:	785b      	ldrb	r3, [r3, #1]
 8010a18:	1e5a      	subs	r2, r3, #1
 8010a1a:	4193      	sbcs	r3, r2
 8010a1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010a1e:	18d3      	adds	r3, r2, r3
 8010a20:	930d      	str	r3, [sp, #52]	; 0x34
 8010a22:	9b01      	ldr	r3, [sp, #4]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d103      	bne.n	8010a30 <_vfiprintf_r+0x7cc>
 8010a28:	9b00      	ldr	r3, [sp, #0]
 8010a2a:	2b09      	cmp	r3, #9
 8010a2c:	d800      	bhi.n	8010a30 <_vfiprintf_r+0x7cc>
 8010a2e:	e0de      	b.n	8010bee <_vfiprintf_r+0x98a>
 8010a30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a32:	9300      	str	r3, [sp, #0]
 8010a34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010a36:	9301      	str	r3, [sp, #4]
 8010a38:	e7c9      	b.n	80109ce <_vfiprintf_r+0x76a>
 8010a3a:	200f      	movs	r0, #15
 8010a3c:	9b00      	ldr	r3, [sp, #0]
 8010a3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010a40:	4003      	ands	r3, r0
 8010a42:	5cd3      	ldrb	r3, [r2, r3]
 8010a44:	3e01      	subs	r6, #1
 8010a46:	7033      	strb	r3, [r6, #0]
 8010a48:	9b01      	ldr	r3, [sp, #4]
 8010a4a:	0719      	lsls	r1, r3, #28
 8010a4c:	9b00      	ldr	r3, [sp, #0]
 8010a4e:	091a      	lsrs	r2, r3, #4
 8010a50:	9b01      	ldr	r3, [sp, #4]
 8010a52:	4311      	orrs	r1, r2
 8010a54:	091b      	lsrs	r3, r3, #4
 8010a56:	9301      	str	r3, [sp, #4]
 8010a58:	000b      	movs	r3, r1
 8010a5a:	9a01      	ldr	r2, [sp, #4]
 8010a5c:	9100      	str	r1, [sp, #0]
 8010a5e:	4313      	orrs	r3, r2
 8010a60:	d1ec      	bne.n	8010a3c <_vfiprintf_r+0x7d8>
 8010a62:	e0c4      	b.n	8010bee <_vfiprintf_r+0x98a>
 8010a64:	ae40      	add	r6, sp, #256	; 0x100
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d000      	beq.n	8010a6c <_vfiprintf_r+0x808>
 8010a6a:	e0c0      	b.n	8010bee <_vfiprintf_r+0x98a>
 8010a6c:	07e4      	lsls	r4, r4, #31
 8010a6e:	d400      	bmi.n	8010a72 <_vfiprintf_r+0x80e>
 8010a70:	e0bd      	b.n	8010bee <_vfiprintf_r+0x98a>
 8010a72:	26b7      	movs	r6, #183	; 0xb7
 8010a74:	ab12      	add	r3, sp, #72	; 0x48
 8010a76:	18f6      	adds	r6, r6, r3
 8010a78:	2330      	movs	r3, #48	; 0x30
 8010a7a:	e7a0      	b.n	80109be <_vfiprintf_r+0x75a>
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d100      	bne.n	8010a82 <_vfiprintf_r+0x81e>
 8010a80:	e07e      	b.n	8010b80 <_vfiprintf_r+0x91c>
 8010a82:	ae27      	add	r6, sp, #156	; 0x9c
 8010a84:	7033      	strb	r3, [r6, #0]
 8010a86:	2300      	movs	r3, #0
 8010a88:	aa12      	add	r2, sp, #72	; 0x48
 8010a8a:	70d3      	strb	r3, [r2, #3]
 8010a8c:	9704      	str	r7, [sp, #16]
 8010a8e:	e576      	b.n	801057e <_vfiprintf_r+0x31a>
 8010a90:	2010      	movs	r0, #16
 8010a92:	1812      	adds	r2, r2, r0
 8010a94:	6068      	str	r0, [r5, #4]
 8010a96:	9216      	str	r2, [sp, #88]	; 0x58
 8010a98:	9315      	str	r3, [sp, #84]	; 0x54
 8010a9a:	2b07      	cmp	r3, #7
 8010a9c:	dd07      	ble.n	8010aae <_vfiprintf_r+0x84a>
 8010a9e:	9903      	ldr	r1, [sp, #12]
 8010aa0:	9806      	ldr	r0, [sp, #24]
 8010aa2:	aa14      	add	r2, sp, #80	; 0x50
 8010aa4:	f7ff fba9 	bl	80101fa <__sprint_r>
 8010aa8:	2800      	cmp	r0, #0
 8010aaa:	d144      	bne.n	8010b36 <_vfiprintf_r+0x8d2>
 8010aac:	a917      	add	r1, sp, #92	; 0x5c
 8010aae:	000d      	movs	r5, r1
 8010ab0:	3f10      	subs	r7, #16
 8010ab2:	e63b      	b.n	801072c <_vfiprintf_r+0x4c8>
 8010ab4:	2010      	movs	r0, #16
 8010ab6:	1812      	adds	r2, r2, r0
 8010ab8:	6068      	str	r0, [r5, #4]
 8010aba:	9216      	str	r2, [sp, #88]	; 0x58
 8010abc:	9315      	str	r3, [sp, #84]	; 0x54
 8010abe:	2b07      	cmp	r3, #7
 8010ac0:	dd07      	ble.n	8010ad2 <_vfiprintf_r+0x86e>
 8010ac2:	9903      	ldr	r1, [sp, #12]
 8010ac4:	9806      	ldr	r0, [sp, #24]
 8010ac6:	aa14      	add	r2, sp, #80	; 0x50
 8010ac8:	f7ff fb97 	bl	80101fa <__sprint_r>
 8010acc:	2800      	cmp	r0, #0
 8010ace:	d132      	bne.n	8010b36 <_vfiprintf_r+0x8d2>
 8010ad0:	a917      	add	r1, sp, #92	; 0x5c
 8010ad2:	000d      	movs	r5, r1
 8010ad4:	3f10      	subs	r7, #16
 8010ad6:	e67e      	b.n	80107d6 <_vfiprintf_r+0x572>
 8010ad8:	2010      	movs	r0, #16
 8010ada:	1812      	adds	r2, r2, r0
 8010adc:	6068      	str	r0, [r5, #4]
 8010ade:	9216      	str	r2, [sp, #88]	; 0x58
 8010ae0:	9315      	str	r3, [sp, #84]	; 0x54
 8010ae2:	2b07      	cmp	r3, #7
 8010ae4:	dd07      	ble.n	8010af6 <_vfiprintf_r+0x892>
 8010ae6:	9903      	ldr	r1, [sp, #12]
 8010ae8:	9806      	ldr	r0, [sp, #24]
 8010aea:	aa14      	add	r2, sp, #80	; 0x50
 8010aec:	f7ff fb85 	bl	80101fa <__sprint_r>
 8010af0:	2800      	cmp	r0, #0
 8010af2:	d120      	bne.n	8010b36 <_vfiprintf_r+0x8d2>
 8010af4:	a917      	add	r1, sp, #92	; 0x5c
 8010af6:	000d      	movs	r5, r1
 8010af8:	3f10      	subs	r7, #16
 8010afa:	e68b      	b.n	8010814 <_vfiprintf_r+0x5b0>
 8010afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010afe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010b00:	2610      	movs	r6, #16
 8010b02:	1a9c      	subs	r4, r3, r2
 8010b04:	2c00      	cmp	r4, #0
 8010b06:	dc00      	bgt.n	8010b0a <_vfiprintf_r+0x8a6>
 8010b08:	e6b7      	b.n	801087a <_vfiprintf_r+0x616>
 8010b0a:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010b0c:	4a3b      	ldr	r2, [pc, #236]	; (8010bfc <_vfiprintf_r+0x998>)
 8010b0e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010b10:	3101      	adds	r1, #1
 8010b12:	602a      	str	r2, [r5, #0]
 8010b14:	2c10      	cmp	r4, #16
 8010b16:	dc22      	bgt.n	8010b5e <_vfiprintf_r+0x8fa>
 8010b18:	606c      	str	r4, [r5, #4]
 8010b1a:	18e4      	adds	r4, r4, r3
 8010b1c:	9416      	str	r4, [sp, #88]	; 0x58
 8010b1e:	9115      	str	r1, [sp, #84]	; 0x54
 8010b20:	2907      	cmp	r1, #7
 8010b22:	dc00      	bgt.n	8010b26 <_vfiprintf_r+0x8c2>
 8010b24:	e6a9      	b.n	801087a <_vfiprintf_r+0x616>
 8010b26:	9903      	ldr	r1, [sp, #12]
 8010b28:	9806      	ldr	r0, [sp, #24]
 8010b2a:	aa14      	add	r2, sp, #80	; 0x50
 8010b2c:	f7ff fb65 	bl	80101fa <__sprint_r>
 8010b30:	2800      	cmp	r0, #0
 8010b32:	d100      	bne.n	8010b36 <_vfiprintf_r+0x8d2>
 8010b34:	e6a1      	b.n	801087a <_vfiprintf_r+0x616>
 8010b36:	9b03      	ldr	r3, [sp, #12]
 8010b38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010b3a:	07db      	lsls	r3, r3, #31
 8010b3c:	d407      	bmi.n	8010b4e <_vfiprintf_r+0x8ea>
 8010b3e:	9b03      	ldr	r3, [sp, #12]
 8010b40:	899b      	ldrh	r3, [r3, #12]
 8010b42:	059b      	lsls	r3, r3, #22
 8010b44:	d403      	bmi.n	8010b4e <_vfiprintf_r+0x8ea>
 8010b46:	9b03      	ldr	r3, [sp, #12]
 8010b48:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8010b4a:	f7fa f808 	bl	800ab5e <__retarget_lock_release_recursive>
 8010b4e:	9b03      	ldr	r3, [sp, #12]
 8010b50:	899b      	ldrh	r3, [r3, #12]
 8010b52:	065b      	lsls	r3, r3, #25
 8010b54:	d401      	bmi.n	8010b5a <_vfiprintf_r+0x8f6>
 8010b56:	f7ff fbc3 	bl	80102e0 <_vfiprintf_r+0x7c>
 8010b5a:	f7ff fbbe 	bl	80102da <_vfiprintf_r+0x76>
 8010b5e:	3310      	adds	r3, #16
 8010b60:	606e      	str	r6, [r5, #4]
 8010b62:	9316      	str	r3, [sp, #88]	; 0x58
 8010b64:	9115      	str	r1, [sp, #84]	; 0x54
 8010b66:	3508      	adds	r5, #8
 8010b68:	2907      	cmp	r1, #7
 8010b6a:	dd07      	ble.n	8010b7c <_vfiprintf_r+0x918>
 8010b6c:	9903      	ldr	r1, [sp, #12]
 8010b6e:	9806      	ldr	r0, [sp, #24]
 8010b70:	aa14      	add	r2, sp, #80	; 0x50
 8010b72:	f7ff fb42 	bl	80101fa <__sprint_r>
 8010b76:	2800      	cmp	r0, #0
 8010b78:	d1dd      	bne.n	8010b36 <_vfiprintf_r+0x8d2>
 8010b7a:	ad17      	add	r5, sp, #92	; 0x5c
 8010b7c:	3c10      	subs	r4, #16
 8010b7e:	e7c4      	b.n	8010b0a <_vfiprintf_r+0x8a6>
 8010b80:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d102      	bne.n	8010b8c <_vfiprintf_r+0x928>
 8010b86:	2300      	movs	r3, #0
 8010b88:	9315      	str	r3, [sp, #84]	; 0x54
 8010b8a:	e7d4      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 8010b8c:	9903      	ldr	r1, [sp, #12]
 8010b8e:	9806      	ldr	r0, [sp, #24]
 8010b90:	aa14      	add	r2, sp, #80	; 0x50
 8010b92:	f7ff fb32 	bl	80101fa <__sprint_r>
 8010b96:	2800      	cmp	r0, #0
 8010b98:	d0f5      	beq.n	8010b86 <_vfiprintf_r+0x922>
 8010b9a:	e7cc      	b.n	8010b36 <_vfiprintf_r+0x8d2>
 8010b9c:	0027      	movs	r7, r4
 8010b9e:	2a00      	cmp	r2, #0
 8010ba0:	d100      	bne.n	8010ba4 <_vfiprintf_r+0x940>
 8010ba2:	e51b      	b.n	80105dc <_vfiprintf_r+0x378>
 8010ba4:	2b01      	cmp	r3, #1
 8010ba6:	d100      	bne.n	8010baa <_vfiprintf_r+0x946>
 8010ba8:	e6fe      	b.n	80109a8 <_vfiprintf_r+0x744>
 8010baa:	ae40      	add	r6, sp, #256	; 0x100
 8010bac:	2b02      	cmp	r3, #2
 8010bae:	d100      	bne.n	8010bb2 <_vfiprintf_r+0x94e>
 8010bb0:	e743      	b.n	8010a3a <_vfiprintf_r+0x7d6>
 8010bb2:	2307      	movs	r3, #7
 8010bb4:	469c      	mov	ip, r3
 8010bb6:	4663      	mov	r3, ip
 8010bb8:	9900      	ldr	r1, [sp, #0]
 8010bba:	0032      	movs	r2, r6
 8010bbc:	400b      	ands	r3, r1
 8010bbe:	9901      	ldr	r1, [sp, #4]
 8010bc0:	3e01      	subs	r6, #1
 8010bc2:	074c      	lsls	r4, r1, #29
 8010bc4:	9900      	ldr	r1, [sp, #0]
 8010bc6:	3330      	adds	r3, #48	; 0x30
 8010bc8:	08c8      	lsrs	r0, r1, #3
 8010bca:	9901      	ldr	r1, [sp, #4]
 8010bcc:	4304      	orrs	r4, r0
 8010bce:	08c9      	lsrs	r1, r1, #3
 8010bd0:	9101      	str	r1, [sp, #4]
 8010bd2:	0021      	movs	r1, r4
 8010bd4:	9801      	ldr	r0, [sp, #4]
 8010bd6:	7033      	strb	r3, [r6, #0]
 8010bd8:	9400      	str	r4, [sp, #0]
 8010bda:	4301      	orrs	r1, r0
 8010bdc:	d1eb      	bne.n	8010bb6 <_vfiprintf_r+0x952>
 8010bde:	07f9      	lsls	r1, r7, #31
 8010be0:	d505      	bpl.n	8010bee <_vfiprintf_r+0x98a>
 8010be2:	2b30      	cmp	r3, #48	; 0x30
 8010be4:	d003      	beq.n	8010bee <_vfiprintf_r+0x98a>
 8010be6:	2330      	movs	r3, #48	; 0x30
 8010be8:	3e01      	subs	r6, #1
 8010bea:	7033      	strb	r3, [r6, #0]
 8010bec:	1e96      	subs	r6, r2, #2
 8010bee:	9b05      	ldr	r3, [sp, #20]
 8010bf0:	003c      	movs	r4, r7
 8010bf2:	930b      	str	r3, [sp, #44]	; 0x2c
 8010bf4:	ab40      	add	r3, sp, #256	; 0x100
 8010bf6:	1b9b      	subs	r3, r3, r6
 8010bf8:	9305      	str	r3, [sp, #20]
 8010bfa:	e575      	b.n	80106e8 <_vfiprintf_r+0x484>
 8010bfc:	08013219 	.word	0x08013219

08010c00 <__sbprintf>:
 8010c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c02:	0015      	movs	r5, r2
 8010c04:	2202      	movs	r2, #2
 8010c06:	4c1e      	ldr	r4, [pc, #120]	; (8010c80 <__sbprintf+0x80>)
 8010c08:	001f      	movs	r7, r3
 8010c0a:	898b      	ldrh	r3, [r1, #12]
 8010c0c:	44a5      	add	sp, r4
 8010c0e:	4393      	bics	r3, r2
 8010c10:	466a      	mov	r2, sp
 8010c12:	8193      	strh	r3, [r2, #12]
 8010c14:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8010c16:	0006      	movs	r6, r0
 8010c18:	9319      	str	r3, [sp, #100]	; 0x64
 8010c1a:	89cb      	ldrh	r3, [r1, #14]
 8010c1c:	a816      	add	r0, sp, #88	; 0x58
 8010c1e:	81d3      	strh	r3, [r2, #14]
 8010c20:	69cb      	ldr	r3, [r1, #28]
 8010c22:	000c      	movs	r4, r1
 8010c24:	9307      	str	r3, [sp, #28]
 8010c26:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8010c28:	9309      	str	r3, [sp, #36]	; 0x24
 8010c2a:	ab1a      	add	r3, sp, #104	; 0x68
 8010c2c:	9300      	str	r3, [sp, #0]
 8010c2e:	9304      	str	r3, [sp, #16]
 8010c30:	2380      	movs	r3, #128	; 0x80
 8010c32:	00db      	lsls	r3, r3, #3
 8010c34:	9302      	str	r3, [sp, #8]
 8010c36:	9305      	str	r3, [sp, #20]
 8010c38:	2300      	movs	r3, #0
 8010c3a:	9306      	str	r3, [sp, #24]
 8010c3c:	f7f9 ff8c 	bl	800ab58 <__retarget_lock_init_recursive>
 8010c40:	002a      	movs	r2, r5
 8010c42:	003b      	movs	r3, r7
 8010c44:	4669      	mov	r1, sp
 8010c46:	0030      	movs	r0, r6
 8010c48:	f7ff fb0c 	bl	8010264 <_vfiprintf_r>
 8010c4c:	1e05      	subs	r5, r0, #0
 8010c4e:	db07      	blt.n	8010c60 <__sbprintf+0x60>
 8010c50:	4669      	mov	r1, sp
 8010c52:	0030      	movs	r0, r6
 8010c54:	f7fd fdf6 	bl	800e844 <_fflush_r>
 8010c58:	2800      	cmp	r0, #0
 8010c5a:	d001      	beq.n	8010c60 <__sbprintf+0x60>
 8010c5c:	2501      	movs	r5, #1
 8010c5e:	426d      	negs	r5, r5
 8010c60:	466b      	mov	r3, sp
 8010c62:	899a      	ldrh	r2, [r3, #12]
 8010c64:	2340      	movs	r3, #64	; 0x40
 8010c66:	421a      	tst	r2, r3
 8010c68:	d002      	beq.n	8010c70 <__sbprintf+0x70>
 8010c6a:	89a2      	ldrh	r2, [r4, #12]
 8010c6c:	4313      	orrs	r3, r2
 8010c6e:	81a3      	strh	r3, [r4, #12]
 8010c70:	9816      	ldr	r0, [sp, #88]	; 0x58
 8010c72:	f7f9 ff72 	bl	800ab5a <__retarget_lock_close_recursive>
 8010c76:	0028      	movs	r0, r5
 8010c78:	4b02      	ldr	r3, [pc, #8]	; (8010c84 <__sbprintf+0x84>)
 8010c7a:	449d      	add	sp, r3
 8010c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c7e:	46c0      	nop			; (mov r8, r8)
 8010c80:	fffffb94 	.word	0xfffffb94
 8010c84:	0000046c 	.word	0x0000046c

08010c88 <__sfvwrite_r>:
 8010c88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c8a:	6893      	ldr	r3, [r2, #8]
 8010c8c:	b087      	sub	sp, #28
 8010c8e:	000c      	movs	r4, r1
 8010c90:	9002      	str	r0, [sp, #8]
 8010c92:	9204      	str	r2, [sp, #16]
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d102      	bne.n	8010c9e <__sfvwrite_r+0x16>
 8010c98:	2000      	movs	r0, #0
 8010c9a:	b007      	add	sp, #28
 8010c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c9e:	898b      	ldrh	r3, [r1, #12]
 8010ca0:	071b      	lsls	r3, r3, #28
 8010ca2:	d557      	bpl.n	8010d54 <__sfvwrite_r+0xcc>
 8010ca4:	690b      	ldr	r3, [r1, #16]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d054      	beq.n	8010d54 <__sfvwrite_r+0xcc>
 8010caa:	9b04      	ldr	r3, [sp, #16]
 8010cac:	2202      	movs	r2, #2
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	9301      	str	r3, [sp, #4]
 8010cb2:	89a3      	ldrh	r3, [r4, #12]
 8010cb4:	001f      	movs	r7, r3
 8010cb6:	4017      	ands	r7, r2
 8010cb8:	4213      	tst	r3, r2
 8010cba:	d171      	bne.n	8010da0 <__sfvwrite_r+0x118>
 8010cbc:	2201      	movs	r2, #1
 8010cbe:	2101      	movs	r1, #1
 8010cc0:	401a      	ands	r2, r3
 8010cc2:	420b      	tst	r3, r1
 8010cc4:	d100      	bne.n	8010cc8 <__sfvwrite_r+0x40>
 8010cc6:	e0a5      	b.n	8010e14 <__sfvwrite_r+0x18c>
 8010cc8:	0038      	movs	r0, r7
 8010cca:	003e      	movs	r6, r7
 8010ccc:	9703      	str	r7, [sp, #12]
 8010cce:	9b03      	ldr	r3, [sp, #12]
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d100      	bne.n	8010cd6 <__sfvwrite_r+0x4e>
 8010cd4:	e10b      	b.n	8010eee <__sfvwrite_r+0x266>
 8010cd6:	2800      	cmp	r0, #0
 8010cd8:	d10a      	bne.n	8010cf0 <__sfvwrite_r+0x68>
 8010cda:	001a      	movs	r2, r3
 8010cdc:	210a      	movs	r1, #10
 8010cde:	0030      	movs	r0, r6
 8010ce0:	f7fd fe2a 	bl	800e938 <memchr>
 8010ce4:	9b03      	ldr	r3, [sp, #12]
 8010ce6:	1c5f      	adds	r7, r3, #1
 8010ce8:	2800      	cmp	r0, #0
 8010cea:	d001      	beq.n	8010cf0 <__sfvwrite_r+0x68>
 8010cec:	3001      	adds	r0, #1
 8010cee:	1b87      	subs	r7, r0, r6
 8010cf0:	9b03      	ldr	r3, [sp, #12]
 8010cf2:	9705      	str	r7, [sp, #20]
 8010cf4:	429f      	cmp	r7, r3
 8010cf6:	d900      	bls.n	8010cfa <__sfvwrite_r+0x72>
 8010cf8:	9305      	str	r3, [sp, #20]
 8010cfa:	6820      	ldr	r0, [r4, #0]
 8010cfc:	6922      	ldr	r2, [r4, #16]
 8010cfe:	68a5      	ldr	r5, [r4, #8]
 8010d00:	6963      	ldr	r3, [r4, #20]
 8010d02:	4290      	cmp	r0, r2
 8010d04:	d800      	bhi.n	8010d08 <__sfvwrite_r+0x80>
 8010d06:	e0fb      	b.n	8010f00 <__sfvwrite_r+0x278>
 8010d08:	9a05      	ldr	r2, [sp, #20]
 8010d0a:	18ed      	adds	r5, r5, r3
 8010d0c:	42aa      	cmp	r2, r5
 8010d0e:	dc00      	bgt.n	8010d12 <__sfvwrite_r+0x8a>
 8010d10:	e0f6      	b.n	8010f00 <__sfvwrite_r+0x278>
 8010d12:	0031      	movs	r1, r6
 8010d14:	002a      	movs	r2, r5
 8010d16:	f000 fa1e 	bl	8011156 <memmove>
 8010d1a:	6823      	ldr	r3, [r4, #0]
 8010d1c:	0021      	movs	r1, r4
 8010d1e:	195b      	adds	r3, r3, r5
 8010d20:	9802      	ldr	r0, [sp, #8]
 8010d22:	6023      	str	r3, [r4, #0]
 8010d24:	f7fd fd8e 	bl	800e844 <_fflush_r>
 8010d28:	2800      	cmp	r0, #0
 8010d2a:	d16e      	bne.n	8010e0a <__sfvwrite_r+0x182>
 8010d2c:	2001      	movs	r0, #1
 8010d2e:	1b7f      	subs	r7, r7, r5
 8010d30:	d105      	bne.n	8010d3e <__sfvwrite_r+0xb6>
 8010d32:	0021      	movs	r1, r4
 8010d34:	9802      	ldr	r0, [sp, #8]
 8010d36:	f7fd fd85 	bl	800e844 <_fflush_r>
 8010d3a:	2800      	cmp	r0, #0
 8010d3c:	d165      	bne.n	8010e0a <__sfvwrite_r+0x182>
 8010d3e:	9b03      	ldr	r3, [sp, #12]
 8010d40:	9a04      	ldr	r2, [sp, #16]
 8010d42:	1b5b      	subs	r3, r3, r5
 8010d44:	9303      	str	r3, [sp, #12]
 8010d46:	9b04      	ldr	r3, [sp, #16]
 8010d48:	1976      	adds	r6, r6, r5
 8010d4a:	689b      	ldr	r3, [r3, #8]
 8010d4c:	1b5b      	subs	r3, r3, r5
 8010d4e:	6093      	str	r3, [r2, #8]
 8010d50:	d1bd      	bne.n	8010cce <__sfvwrite_r+0x46>
 8010d52:	e7a1      	b.n	8010c98 <__sfvwrite_r+0x10>
 8010d54:	0021      	movs	r1, r4
 8010d56:	9802      	ldr	r0, [sp, #8]
 8010d58:	f000 f932 	bl	8010fc0 <__swsetup_r>
 8010d5c:	2800      	cmp	r0, #0
 8010d5e:	d0a4      	beq.n	8010caa <__sfvwrite_r+0x22>
 8010d60:	2001      	movs	r0, #1
 8010d62:	4240      	negs	r0, r0
 8010d64:	e799      	b.n	8010c9a <__sfvwrite_r+0x12>
 8010d66:	9b01      	ldr	r3, [sp, #4]
 8010d68:	681e      	ldr	r6, [r3, #0]
 8010d6a:	685d      	ldr	r5, [r3, #4]
 8010d6c:	3308      	adds	r3, #8
 8010d6e:	9301      	str	r3, [sp, #4]
 8010d70:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8010d72:	69e1      	ldr	r1, [r4, #28]
 8010d74:	2d00      	cmp	r5, #0
 8010d76:	d0f6      	beq.n	8010d66 <__sfvwrite_r+0xde>
 8010d78:	4a6e      	ldr	r2, [pc, #440]	; (8010f34 <__sfvwrite_r+0x2ac>)
 8010d7a:	002b      	movs	r3, r5
 8010d7c:	4295      	cmp	r5, r2
 8010d7e:	d900      	bls.n	8010d82 <__sfvwrite_r+0xfa>
 8010d80:	0013      	movs	r3, r2
 8010d82:	0032      	movs	r2, r6
 8010d84:	9802      	ldr	r0, [sp, #8]
 8010d86:	47b8      	blx	r7
 8010d88:	2800      	cmp	r0, #0
 8010d8a:	dd3e      	ble.n	8010e0a <__sfvwrite_r+0x182>
 8010d8c:	9b04      	ldr	r3, [sp, #16]
 8010d8e:	9a04      	ldr	r2, [sp, #16]
 8010d90:	689b      	ldr	r3, [r3, #8]
 8010d92:	1836      	adds	r6, r6, r0
 8010d94:	1a1b      	subs	r3, r3, r0
 8010d96:	1a2d      	subs	r5, r5, r0
 8010d98:	6093      	str	r3, [r2, #8]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d1e8      	bne.n	8010d70 <__sfvwrite_r+0xe8>
 8010d9e:	e77b      	b.n	8010c98 <__sfvwrite_r+0x10>
 8010da0:	2600      	movs	r6, #0
 8010da2:	0035      	movs	r5, r6
 8010da4:	e7e4      	b.n	8010d70 <__sfvwrite_r+0xe8>
 8010da6:	9b01      	ldr	r3, [sp, #4]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	9303      	str	r3, [sp, #12]
 8010dac:	9b01      	ldr	r3, [sp, #4]
 8010dae:	685d      	ldr	r5, [r3, #4]
 8010db0:	3308      	adds	r3, #8
 8010db2:	9301      	str	r3, [sp, #4]
 8010db4:	220c      	movs	r2, #12
 8010db6:	5ea3      	ldrsh	r3, [r4, r2]
 8010db8:	6820      	ldr	r0, [r4, #0]
 8010dba:	68a6      	ldr	r6, [r4, #8]
 8010dbc:	2d00      	cmp	r5, #0
 8010dbe:	d0f2      	beq.n	8010da6 <__sfvwrite_r+0x11e>
 8010dc0:	2180      	movs	r1, #128	; 0x80
 8010dc2:	0089      	lsls	r1, r1, #2
 8010dc4:	b29a      	uxth	r2, r3
 8010dc6:	420b      	tst	r3, r1
 8010dc8:	d062      	beq.n	8010e90 <__sfvwrite_r+0x208>
 8010dca:	42ae      	cmp	r6, r5
 8010dcc:	d837      	bhi.n	8010e3e <__sfvwrite_r+0x1b6>
 8010dce:	2390      	movs	r3, #144	; 0x90
 8010dd0:	00db      	lsls	r3, r3, #3
 8010dd2:	421a      	tst	r2, r3
 8010dd4:	d033      	beq.n	8010e3e <__sfvwrite_r+0x1b6>
 8010dd6:	6921      	ldr	r1, [r4, #16]
 8010dd8:	1a43      	subs	r3, r0, r1
 8010dda:	2003      	movs	r0, #3
 8010ddc:	9305      	str	r3, [sp, #20]
 8010dde:	6963      	ldr	r3, [r4, #20]
 8010de0:	4343      	muls	r3, r0
 8010de2:	0fdf      	lsrs	r7, r3, #31
 8010de4:	18ff      	adds	r7, r7, r3
 8010de6:	9b05      	ldr	r3, [sp, #20]
 8010de8:	107f      	asrs	r7, r7, #1
 8010dea:	3301      	adds	r3, #1
 8010dec:	195b      	adds	r3, r3, r5
 8010dee:	42bb      	cmp	r3, r7
 8010df0:	d900      	bls.n	8010df4 <__sfvwrite_r+0x16c>
 8010df2:	001f      	movs	r7, r3
 8010df4:	0552      	lsls	r2, r2, #21
 8010df6:	d53c      	bpl.n	8010e72 <__sfvwrite_r+0x1ea>
 8010df8:	0039      	movs	r1, r7
 8010dfa:	9802      	ldr	r0, [sp, #8]
 8010dfc:	f7f8 fb56 	bl	80094ac <_malloc_r>
 8010e00:	1e06      	subs	r6, r0, #0
 8010e02:	d10a      	bne.n	8010e1a <__sfvwrite_r+0x192>
 8010e04:	230c      	movs	r3, #12
 8010e06:	9a02      	ldr	r2, [sp, #8]
 8010e08:	6013      	str	r3, [r2, #0]
 8010e0a:	2340      	movs	r3, #64	; 0x40
 8010e0c:	89a2      	ldrh	r2, [r4, #12]
 8010e0e:	4313      	orrs	r3, r2
 8010e10:	81a3      	strh	r3, [r4, #12]
 8010e12:	e7a5      	b.n	8010d60 <__sfvwrite_r+0xd8>
 8010e14:	0015      	movs	r5, r2
 8010e16:	9203      	str	r2, [sp, #12]
 8010e18:	e7cc      	b.n	8010db4 <__sfvwrite_r+0x12c>
 8010e1a:	9a05      	ldr	r2, [sp, #20]
 8010e1c:	6921      	ldr	r1, [r4, #16]
 8010e1e:	f7f9 feaa 	bl	800ab76 <memcpy>
 8010e22:	89a2      	ldrh	r2, [r4, #12]
 8010e24:	4b44      	ldr	r3, [pc, #272]	; (8010f38 <__sfvwrite_r+0x2b0>)
 8010e26:	401a      	ands	r2, r3
 8010e28:	2380      	movs	r3, #128	; 0x80
 8010e2a:	4313      	orrs	r3, r2
 8010e2c:	81a3      	strh	r3, [r4, #12]
 8010e2e:	9b05      	ldr	r3, [sp, #20]
 8010e30:	6126      	str	r6, [r4, #16]
 8010e32:	18f6      	adds	r6, r6, r3
 8010e34:	6026      	str	r6, [r4, #0]
 8010e36:	002e      	movs	r6, r5
 8010e38:	6167      	str	r7, [r4, #20]
 8010e3a:	1aff      	subs	r7, r7, r3
 8010e3c:	60a7      	str	r7, [r4, #8]
 8010e3e:	002f      	movs	r7, r5
 8010e40:	42ae      	cmp	r6, r5
 8010e42:	d900      	bls.n	8010e46 <__sfvwrite_r+0x1be>
 8010e44:	002e      	movs	r6, r5
 8010e46:	0032      	movs	r2, r6
 8010e48:	9903      	ldr	r1, [sp, #12]
 8010e4a:	6820      	ldr	r0, [r4, #0]
 8010e4c:	f000 f983 	bl	8011156 <memmove>
 8010e50:	68a3      	ldr	r3, [r4, #8]
 8010e52:	1b9b      	subs	r3, r3, r6
 8010e54:	60a3      	str	r3, [r4, #8]
 8010e56:	6823      	ldr	r3, [r4, #0]
 8010e58:	199b      	adds	r3, r3, r6
 8010e5a:	6023      	str	r3, [r4, #0]
 8010e5c:	9b03      	ldr	r3, [sp, #12]
 8010e5e:	9a04      	ldr	r2, [sp, #16]
 8010e60:	19db      	adds	r3, r3, r7
 8010e62:	9303      	str	r3, [sp, #12]
 8010e64:	9b04      	ldr	r3, [sp, #16]
 8010e66:	1bed      	subs	r5, r5, r7
 8010e68:	689b      	ldr	r3, [r3, #8]
 8010e6a:	1bdb      	subs	r3, r3, r7
 8010e6c:	6093      	str	r3, [r2, #8]
 8010e6e:	d1a1      	bne.n	8010db4 <__sfvwrite_r+0x12c>
 8010e70:	e712      	b.n	8010c98 <__sfvwrite_r+0x10>
 8010e72:	003a      	movs	r2, r7
 8010e74:	9802      	ldr	r0, [sp, #8]
 8010e76:	f7fe fcd7 	bl	800f828 <_realloc_r>
 8010e7a:	1e06      	subs	r6, r0, #0
 8010e7c:	d1d7      	bne.n	8010e2e <__sfvwrite_r+0x1a6>
 8010e7e:	6921      	ldr	r1, [r4, #16]
 8010e80:	9802      	ldr	r0, [sp, #8]
 8010e82:	f7f9 fef3 	bl	800ac6c <_free_r>
 8010e86:	2280      	movs	r2, #128	; 0x80
 8010e88:	89a3      	ldrh	r3, [r4, #12]
 8010e8a:	4393      	bics	r3, r2
 8010e8c:	81a3      	strh	r3, [r4, #12]
 8010e8e:	e7b9      	b.n	8010e04 <__sfvwrite_r+0x17c>
 8010e90:	6923      	ldr	r3, [r4, #16]
 8010e92:	4283      	cmp	r3, r0
 8010e94:	d302      	bcc.n	8010e9c <__sfvwrite_r+0x214>
 8010e96:	6967      	ldr	r7, [r4, #20]
 8010e98:	42af      	cmp	r7, r5
 8010e9a:	d916      	bls.n	8010eca <__sfvwrite_r+0x242>
 8010e9c:	42ae      	cmp	r6, r5
 8010e9e:	d900      	bls.n	8010ea2 <__sfvwrite_r+0x21a>
 8010ea0:	002e      	movs	r6, r5
 8010ea2:	0032      	movs	r2, r6
 8010ea4:	9903      	ldr	r1, [sp, #12]
 8010ea6:	f000 f956 	bl	8011156 <memmove>
 8010eaa:	68a3      	ldr	r3, [r4, #8]
 8010eac:	6822      	ldr	r2, [r4, #0]
 8010eae:	1b9b      	subs	r3, r3, r6
 8010eb0:	1992      	adds	r2, r2, r6
 8010eb2:	0037      	movs	r7, r6
 8010eb4:	60a3      	str	r3, [r4, #8]
 8010eb6:	6022      	str	r2, [r4, #0]
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d1cf      	bne.n	8010e5c <__sfvwrite_r+0x1d4>
 8010ebc:	0021      	movs	r1, r4
 8010ebe:	9802      	ldr	r0, [sp, #8]
 8010ec0:	f7fd fcc0 	bl	800e844 <_fflush_r>
 8010ec4:	2800      	cmp	r0, #0
 8010ec6:	d0c9      	beq.n	8010e5c <__sfvwrite_r+0x1d4>
 8010ec8:	e79f      	b.n	8010e0a <__sfvwrite_r+0x182>
 8010eca:	4b1c      	ldr	r3, [pc, #112]	; (8010f3c <__sfvwrite_r+0x2b4>)
 8010ecc:	0028      	movs	r0, r5
 8010ece:	429d      	cmp	r5, r3
 8010ed0:	d900      	bls.n	8010ed4 <__sfvwrite_r+0x24c>
 8010ed2:	481b      	ldr	r0, [pc, #108]	; (8010f40 <__sfvwrite_r+0x2b8>)
 8010ed4:	0039      	movs	r1, r7
 8010ed6:	f7ef f9bb 	bl	8000250 <__divsi3>
 8010eda:	003b      	movs	r3, r7
 8010edc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010ede:	4343      	muls	r3, r0
 8010ee0:	9a03      	ldr	r2, [sp, #12]
 8010ee2:	69e1      	ldr	r1, [r4, #28]
 8010ee4:	9802      	ldr	r0, [sp, #8]
 8010ee6:	47b0      	blx	r6
 8010ee8:	1e07      	subs	r7, r0, #0
 8010eea:	dcb7      	bgt.n	8010e5c <__sfvwrite_r+0x1d4>
 8010eec:	e78d      	b.n	8010e0a <__sfvwrite_r+0x182>
 8010eee:	9b01      	ldr	r3, [sp, #4]
 8010ef0:	2000      	movs	r0, #0
 8010ef2:	681e      	ldr	r6, [r3, #0]
 8010ef4:	685b      	ldr	r3, [r3, #4]
 8010ef6:	9303      	str	r3, [sp, #12]
 8010ef8:	9b01      	ldr	r3, [sp, #4]
 8010efa:	3308      	adds	r3, #8
 8010efc:	9301      	str	r3, [sp, #4]
 8010efe:	e6e6      	b.n	8010cce <__sfvwrite_r+0x46>
 8010f00:	9a05      	ldr	r2, [sp, #20]
 8010f02:	4293      	cmp	r3, r2
 8010f04:	dc08      	bgt.n	8010f18 <__sfvwrite_r+0x290>
 8010f06:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010f08:	0032      	movs	r2, r6
 8010f0a:	69e1      	ldr	r1, [r4, #28]
 8010f0c:	9802      	ldr	r0, [sp, #8]
 8010f0e:	47a8      	blx	r5
 8010f10:	1e05      	subs	r5, r0, #0
 8010f12:	dd00      	ble.n	8010f16 <__sfvwrite_r+0x28e>
 8010f14:	e70a      	b.n	8010d2c <__sfvwrite_r+0xa4>
 8010f16:	e778      	b.n	8010e0a <__sfvwrite_r+0x182>
 8010f18:	9a05      	ldr	r2, [sp, #20]
 8010f1a:	0031      	movs	r1, r6
 8010f1c:	f000 f91b 	bl	8011156 <memmove>
 8010f20:	9a05      	ldr	r2, [sp, #20]
 8010f22:	68a3      	ldr	r3, [r4, #8]
 8010f24:	0015      	movs	r5, r2
 8010f26:	1a9b      	subs	r3, r3, r2
 8010f28:	60a3      	str	r3, [r4, #8]
 8010f2a:	6823      	ldr	r3, [r4, #0]
 8010f2c:	189b      	adds	r3, r3, r2
 8010f2e:	6023      	str	r3, [r4, #0]
 8010f30:	e6fc      	b.n	8010d2c <__sfvwrite_r+0xa4>
 8010f32:	46c0      	nop			; (mov r8, r8)
 8010f34:	7ffffc00 	.word	0x7ffffc00
 8010f38:	fffffb7f 	.word	0xfffffb7f
 8010f3c:	7ffffffe 	.word	0x7ffffffe
 8010f40:	7fffffff 	.word	0x7fffffff

08010f44 <__submore>:
 8010f44:	000b      	movs	r3, r1
 8010f46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010f48:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8010f4a:	3340      	adds	r3, #64	; 0x40
 8010f4c:	000c      	movs	r4, r1
 8010f4e:	429d      	cmp	r5, r3
 8010f50:	d11c      	bne.n	8010f8c <__submore+0x48>
 8010f52:	2680      	movs	r6, #128	; 0x80
 8010f54:	00f6      	lsls	r6, r6, #3
 8010f56:	0031      	movs	r1, r6
 8010f58:	f7f8 faa8 	bl	80094ac <_malloc_r>
 8010f5c:	2800      	cmp	r0, #0
 8010f5e:	d102      	bne.n	8010f66 <__submore+0x22>
 8010f60:	2001      	movs	r0, #1
 8010f62:	4240      	negs	r0, r0
 8010f64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010f66:	0023      	movs	r3, r4
 8010f68:	6320      	str	r0, [r4, #48]	; 0x30
 8010f6a:	6366      	str	r6, [r4, #52]	; 0x34
 8010f6c:	3342      	adds	r3, #66	; 0x42
 8010f6e:	781a      	ldrb	r2, [r3, #0]
 8010f70:	4b10      	ldr	r3, [pc, #64]	; (8010fb4 <__submore+0x70>)
 8010f72:	54c2      	strb	r2, [r0, r3]
 8010f74:	0023      	movs	r3, r4
 8010f76:	3341      	adds	r3, #65	; 0x41
 8010f78:	781a      	ldrb	r2, [r3, #0]
 8010f7a:	4b0f      	ldr	r3, [pc, #60]	; (8010fb8 <__submore+0x74>)
 8010f7c:	54c2      	strb	r2, [r0, r3]
 8010f7e:	782a      	ldrb	r2, [r5, #0]
 8010f80:	4b0e      	ldr	r3, [pc, #56]	; (8010fbc <__submore+0x78>)
 8010f82:	54c2      	strb	r2, [r0, r3]
 8010f84:	18c0      	adds	r0, r0, r3
 8010f86:	6020      	str	r0, [r4, #0]
 8010f88:	2000      	movs	r0, #0
 8010f8a:	e7eb      	b.n	8010f64 <__submore+0x20>
 8010f8c:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8010f8e:	0029      	movs	r1, r5
 8010f90:	0073      	lsls	r3, r6, #1
 8010f92:	001a      	movs	r2, r3
 8010f94:	9301      	str	r3, [sp, #4]
 8010f96:	f7fe fc47 	bl	800f828 <_realloc_r>
 8010f9a:	1e05      	subs	r5, r0, #0
 8010f9c:	d0e0      	beq.n	8010f60 <__submore+0x1c>
 8010f9e:	1987      	adds	r7, r0, r6
 8010fa0:	0001      	movs	r1, r0
 8010fa2:	0032      	movs	r2, r6
 8010fa4:	0038      	movs	r0, r7
 8010fa6:	f7f9 fde6 	bl	800ab76 <memcpy>
 8010faa:	9b01      	ldr	r3, [sp, #4]
 8010fac:	6027      	str	r7, [r4, #0]
 8010fae:	6325      	str	r5, [r4, #48]	; 0x30
 8010fb0:	6363      	str	r3, [r4, #52]	; 0x34
 8010fb2:	e7e9      	b.n	8010f88 <__submore+0x44>
 8010fb4:	000003ff 	.word	0x000003ff
 8010fb8:	000003fe 	.word	0x000003fe
 8010fbc:	000003fd 	.word	0x000003fd

08010fc0 <__swsetup_r>:
 8010fc0:	4b30      	ldr	r3, [pc, #192]	; (8011084 <__swsetup_r+0xc4>)
 8010fc2:	b570      	push	{r4, r5, r6, lr}
 8010fc4:	0005      	movs	r5, r0
 8010fc6:	6818      	ldr	r0, [r3, #0]
 8010fc8:	000c      	movs	r4, r1
 8010fca:	2800      	cmp	r0, #0
 8010fcc:	d004      	beq.n	8010fd8 <__swsetup_r+0x18>
 8010fce:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d101      	bne.n	8010fd8 <__swsetup_r+0x18>
 8010fd4:	f7f9 fbec 	bl	800a7b0 <__sinit>
 8010fd8:	230c      	movs	r3, #12
 8010fda:	5ee2      	ldrsh	r2, [r4, r3]
 8010fdc:	b293      	uxth	r3, r2
 8010fde:	0711      	lsls	r1, r2, #28
 8010fe0:	d423      	bmi.n	801102a <__swsetup_r+0x6a>
 8010fe2:	06d9      	lsls	r1, r3, #27
 8010fe4:	d407      	bmi.n	8010ff6 <__swsetup_r+0x36>
 8010fe6:	2309      	movs	r3, #9
 8010fe8:	2001      	movs	r0, #1
 8010fea:	602b      	str	r3, [r5, #0]
 8010fec:	3337      	adds	r3, #55	; 0x37
 8010fee:	4313      	orrs	r3, r2
 8010ff0:	81a3      	strh	r3, [r4, #12]
 8010ff2:	4240      	negs	r0, r0
 8010ff4:	bd70      	pop	{r4, r5, r6, pc}
 8010ff6:	075b      	lsls	r3, r3, #29
 8010ff8:	d513      	bpl.n	8011022 <__swsetup_r+0x62>
 8010ffa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010ffc:	2900      	cmp	r1, #0
 8010ffe:	d008      	beq.n	8011012 <__swsetup_r+0x52>
 8011000:	0023      	movs	r3, r4
 8011002:	3340      	adds	r3, #64	; 0x40
 8011004:	4299      	cmp	r1, r3
 8011006:	d002      	beq.n	801100e <__swsetup_r+0x4e>
 8011008:	0028      	movs	r0, r5
 801100a:	f7f9 fe2f 	bl	800ac6c <_free_r>
 801100e:	2300      	movs	r3, #0
 8011010:	6323      	str	r3, [r4, #48]	; 0x30
 8011012:	2224      	movs	r2, #36	; 0x24
 8011014:	89a3      	ldrh	r3, [r4, #12]
 8011016:	4393      	bics	r3, r2
 8011018:	81a3      	strh	r3, [r4, #12]
 801101a:	2300      	movs	r3, #0
 801101c:	6063      	str	r3, [r4, #4]
 801101e:	6923      	ldr	r3, [r4, #16]
 8011020:	6023      	str	r3, [r4, #0]
 8011022:	2308      	movs	r3, #8
 8011024:	89a2      	ldrh	r2, [r4, #12]
 8011026:	4313      	orrs	r3, r2
 8011028:	81a3      	strh	r3, [r4, #12]
 801102a:	6923      	ldr	r3, [r4, #16]
 801102c:	2b00      	cmp	r3, #0
 801102e:	d10b      	bne.n	8011048 <__swsetup_r+0x88>
 8011030:	21a0      	movs	r1, #160	; 0xa0
 8011032:	2280      	movs	r2, #128	; 0x80
 8011034:	89a3      	ldrh	r3, [r4, #12]
 8011036:	0089      	lsls	r1, r1, #2
 8011038:	0092      	lsls	r2, r2, #2
 801103a:	400b      	ands	r3, r1
 801103c:	4293      	cmp	r3, r2
 801103e:	d003      	beq.n	8011048 <__swsetup_r+0x88>
 8011040:	0021      	movs	r1, r4
 8011042:	0028      	movs	r0, r5
 8011044:	f000 f8e8 	bl	8011218 <__smakebuf_r>
 8011048:	220c      	movs	r2, #12
 801104a:	5ea3      	ldrsh	r3, [r4, r2]
 801104c:	2001      	movs	r0, #1
 801104e:	001a      	movs	r2, r3
 8011050:	b299      	uxth	r1, r3
 8011052:	4002      	ands	r2, r0
 8011054:	4203      	tst	r3, r0
 8011056:	d00f      	beq.n	8011078 <__swsetup_r+0xb8>
 8011058:	2200      	movs	r2, #0
 801105a:	60a2      	str	r2, [r4, #8]
 801105c:	6962      	ldr	r2, [r4, #20]
 801105e:	4252      	negs	r2, r2
 8011060:	61a2      	str	r2, [r4, #24]
 8011062:	2000      	movs	r0, #0
 8011064:	6922      	ldr	r2, [r4, #16]
 8011066:	4282      	cmp	r2, r0
 8011068:	d1c4      	bne.n	8010ff4 <__swsetup_r+0x34>
 801106a:	0609      	lsls	r1, r1, #24
 801106c:	d5c2      	bpl.n	8010ff4 <__swsetup_r+0x34>
 801106e:	2240      	movs	r2, #64	; 0x40
 8011070:	4313      	orrs	r3, r2
 8011072:	81a3      	strh	r3, [r4, #12]
 8011074:	3801      	subs	r0, #1
 8011076:	e7bd      	b.n	8010ff4 <__swsetup_r+0x34>
 8011078:	0788      	lsls	r0, r1, #30
 801107a:	d400      	bmi.n	801107e <__swsetup_r+0xbe>
 801107c:	6962      	ldr	r2, [r4, #20]
 801107e:	60a2      	str	r2, [r4, #8]
 8011080:	e7ef      	b.n	8011062 <__swsetup_r+0xa2>
 8011082:	46c0      	nop			; (mov r8, r8)
 8011084:	200006e0 	.word	0x200006e0

08011088 <__fputwc>:
 8011088:	b5f0      	push	{r4, r5, r6, r7, lr}
 801108a:	b085      	sub	sp, #20
 801108c:	000e      	movs	r6, r1
 801108e:	0015      	movs	r5, r2
 8011090:	9001      	str	r0, [sp, #4]
 8011092:	f7f9 fccf 	bl	800aa34 <__locale_mb_cur_max>
 8011096:	0004      	movs	r4, r0
 8011098:	2801      	cmp	r0, #1
 801109a:	d119      	bne.n	80110d0 <__fputwc+0x48>
 801109c:	1e73      	subs	r3, r6, #1
 801109e:	2bfe      	cmp	r3, #254	; 0xfe
 80110a0:	d816      	bhi.n	80110d0 <__fputwc+0x48>
 80110a2:	ab02      	add	r3, sp, #8
 80110a4:	711e      	strb	r6, [r3, #4]
 80110a6:	2700      	movs	r7, #0
 80110a8:	42a7      	cmp	r7, r4
 80110aa:	d020      	beq.n	80110ee <__fputwc+0x66>
 80110ac:	ab03      	add	r3, sp, #12
 80110ae:	5dd9      	ldrb	r1, [r3, r7]
 80110b0:	68ab      	ldr	r3, [r5, #8]
 80110b2:	3b01      	subs	r3, #1
 80110b4:	60ab      	str	r3, [r5, #8]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	da04      	bge.n	80110c4 <__fputwc+0x3c>
 80110ba:	69aa      	ldr	r2, [r5, #24]
 80110bc:	4293      	cmp	r3, r2
 80110be:	db19      	blt.n	80110f4 <__fputwc+0x6c>
 80110c0:	290a      	cmp	r1, #10
 80110c2:	d017      	beq.n	80110f4 <__fputwc+0x6c>
 80110c4:	682b      	ldr	r3, [r5, #0]
 80110c6:	1c5a      	adds	r2, r3, #1
 80110c8:	602a      	str	r2, [r5, #0]
 80110ca:	7019      	strb	r1, [r3, #0]
 80110cc:	3701      	adds	r7, #1
 80110ce:	e7eb      	b.n	80110a8 <__fputwc+0x20>
 80110d0:	002b      	movs	r3, r5
 80110d2:	0032      	movs	r2, r6
 80110d4:	9801      	ldr	r0, [sp, #4]
 80110d6:	335c      	adds	r3, #92	; 0x5c
 80110d8:	a903      	add	r1, sp, #12
 80110da:	f000 f857 	bl	801118c <_wcrtomb_r>
 80110de:	0004      	movs	r4, r0
 80110e0:	1c43      	adds	r3, r0, #1
 80110e2:	d1e0      	bne.n	80110a6 <__fputwc+0x1e>
 80110e4:	2340      	movs	r3, #64	; 0x40
 80110e6:	0006      	movs	r6, r0
 80110e8:	89aa      	ldrh	r2, [r5, #12]
 80110ea:	4313      	orrs	r3, r2
 80110ec:	81ab      	strh	r3, [r5, #12]
 80110ee:	0030      	movs	r0, r6
 80110f0:	b005      	add	sp, #20
 80110f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110f4:	002a      	movs	r2, r5
 80110f6:	9801      	ldr	r0, [sp, #4]
 80110f8:	f000 f8cc 	bl	8011294 <__swbuf_r>
 80110fc:	1c43      	adds	r3, r0, #1
 80110fe:	d1e5      	bne.n	80110cc <__fputwc+0x44>
 8011100:	0006      	movs	r6, r0
 8011102:	e7f4      	b.n	80110ee <__fputwc+0x66>

08011104 <_fputwc_r>:
 8011104:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8011106:	b570      	push	{r4, r5, r6, lr}
 8011108:	0005      	movs	r5, r0
 801110a:	000e      	movs	r6, r1
 801110c:	0014      	movs	r4, r2
 801110e:	07db      	lsls	r3, r3, #31
 8011110:	d405      	bmi.n	801111e <_fputwc_r+0x1a>
 8011112:	8993      	ldrh	r3, [r2, #12]
 8011114:	059b      	lsls	r3, r3, #22
 8011116:	d402      	bmi.n	801111e <_fputwc_r+0x1a>
 8011118:	6d90      	ldr	r0, [r2, #88]	; 0x58
 801111a:	f7f9 fd1f 	bl	800ab5c <__retarget_lock_acquire_recursive>
 801111e:	230c      	movs	r3, #12
 8011120:	5ee2      	ldrsh	r2, [r4, r3]
 8011122:	2380      	movs	r3, #128	; 0x80
 8011124:	019b      	lsls	r3, r3, #6
 8011126:	421a      	tst	r2, r3
 8011128:	d104      	bne.n	8011134 <_fputwc_r+0x30>
 801112a:	431a      	orrs	r2, r3
 801112c:	81a2      	strh	r2, [r4, #12]
 801112e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011130:	4313      	orrs	r3, r2
 8011132:	6663      	str	r3, [r4, #100]	; 0x64
 8011134:	0028      	movs	r0, r5
 8011136:	0022      	movs	r2, r4
 8011138:	0031      	movs	r1, r6
 801113a:	f7ff ffa5 	bl	8011088 <__fputwc>
 801113e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011140:	0005      	movs	r5, r0
 8011142:	07db      	lsls	r3, r3, #31
 8011144:	d405      	bmi.n	8011152 <_fputwc_r+0x4e>
 8011146:	89a3      	ldrh	r3, [r4, #12]
 8011148:	059b      	lsls	r3, r3, #22
 801114a:	d402      	bmi.n	8011152 <_fputwc_r+0x4e>
 801114c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801114e:	f7f9 fd06 	bl	800ab5e <__retarget_lock_release_recursive>
 8011152:	0028      	movs	r0, r5
 8011154:	bd70      	pop	{r4, r5, r6, pc}

08011156 <memmove>:
 8011156:	b510      	push	{r4, lr}
 8011158:	4288      	cmp	r0, r1
 801115a:	d902      	bls.n	8011162 <memmove+0xc>
 801115c:	188b      	adds	r3, r1, r2
 801115e:	4298      	cmp	r0, r3
 8011160:	d303      	bcc.n	801116a <memmove+0x14>
 8011162:	2300      	movs	r3, #0
 8011164:	e007      	b.n	8011176 <memmove+0x20>
 8011166:	5c8b      	ldrb	r3, [r1, r2]
 8011168:	5483      	strb	r3, [r0, r2]
 801116a:	3a01      	subs	r2, #1
 801116c:	d2fb      	bcs.n	8011166 <memmove+0x10>
 801116e:	bd10      	pop	{r4, pc}
 8011170:	5ccc      	ldrb	r4, [r1, r3]
 8011172:	54c4      	strb	r4, [r0, r3]
 8011174:	3301      	adds	r3, #1
 8011176:	429a      	cmp	r2, r3
 8011178:	d1fa      	bne.n	8011170 <memmove+0x1a>
 801117a:	e7f8      	b.n	801116e <memmove+0x18>

0801117c <abort>:
 801117c:	2006      	movs	r0, #6
 801117e:	b510      	push	{r4, lr}
 8011180:	f000 f906 	bl	8011390 <raise>
 8011184:	2001      	movs	r0, #1
 8011186:	f7f2 fa0d 	bl	80035a4 <_exit>
	...

0801118c <_wcrtomb_r>:
 801118c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801118e:	001d      	movs	r5, r3
 8011190:	4b09      	ldr	r3, [pc, #36]	; (80111b8 <_wcrtomb_r+0x2c>)
 8011192:	0004      	movs	r4, r0
 8011194:	33e0      	adds	r3, #224	; 0xe0
 8011196:	681e      	ldr	r6, [r3, #0]
 8011198:	002b      	movs	r3, r5
 801119a:	2900      	cmp	r1, #0
 801119c:	d101      	bne.n	80111a2 <_wcrtomb_r+0x16>
 801119e:	000a      	movs	r2, r1
 80111a0:	a901      	add	r1, sp, #4
 80111a2:	0020      	movs	r0, r4
 80111a4:	47b0      	blx	r6
 80111a6:	1c43      	adds	r3, r0, #1
 80111a8:	d103      	bne.n	80111b2 <_wcrtomb_r+0x26>
 80111aa:	2300      	movs	r3, #0
 80111ac:	602b      	str	r3, [r5, #0]
 80111ae:	338a      	adds	r3, #138	; 0x8a
 80111b0:	6023      	str	r3, [r4, #0]
 80111b2:	b004      	add	sp, #16
 80111b4:	bd70      	pop	{r4, r5, r6, pc}
 80111b6:	46c0      	nop			; (mov r8, r8)
 80111b8:	20000450 	.word	0x20000450

080111bc <__swhatbuf_r>:
 80111bc:	b570      	push	{r4, r5, r6, lr}
 80111be:	000e      	movs	r6, r1
 80111c0:	001d      	movs	r5, r3
 80111c2:	230e      	movs	r3, #14
 80111c4:	5ec9      	ldrsh	r1, [r1, r3]
 80111c6:	0014      	movs	r4, r2
 80111c8:	b096      	sub	sp, #88	; 0x58
 80111ca:	2900      	cmp	r1, #0
 80111cc:	da09      	bge.n	80111e2 <__swhatbuf_r+0x26>
 80111ce:	89b2      	ldrh	r2, [r6, #12]
 80111d0:	2380      	movs	r3, #128	; 0x80
 80111d2:	0011      	movs	r1, r2
 80111d4:	4019      	ands	r1, r3
 80111d6:	421a      	tst	r2, r3
 80111d8:	d018      	beq.n	801120c <__swhatbuf_r+0x50>
 80111da:	2100      	movs	r1, #0
 80111dc:	3b40      	subs	r3, #64	; 0x40
 80111de:	0008      	movs	r0, r1
 80111e0:	e010      	b.n	8011204 <__swhatbuf_r+0x48>
 80111e2:	466a      	mov	r2, sp
 80111e4:	f000 f8de 	bl	80113a4 <_fstat_r>
 80111e8:	2800      	cmp	r0, #0
 80111ea:	dbf0      	blt.n	80111ce <__swhatbuf_r+0x12>
 80111ec:	23f0      	movs	r3, #240	; 0xf0
 80111ee:	9901      	ldr	r1, [sp, #4]
 80111f0:	021b      	lsls	r3, r3, #8
 80111f2:	4019      	ands	r1, r3
 80111f4:	4b07      	ldr	r3, [pc, #28]	; (8011214 <__swhatbuf_r+0x58>)
 80111f6:	2080      	movs	r0, #128	; 0x80
 80111f8:	18c9      	adds	r1, r1, r3
 80111fa:	424b      	negs	r3, r1
 80111fc:	4159      	adcs	r1, r3
 80111fe:	2380      	movs	r3, #128	; 0x80
 8011200:	0100      	lsls	r0, r0, #4
 8011202:	00db      	lsls	r3, r3, #3
 8011204:	6029      	str	r1, [r5, #0]
 8011206:	6023      	str	r3, [r4, #0]
 8011208:	b016      	add	sp, #88	; 0x58
 801120a:	bd70      	pop	{r4, r5, r6, pc}
 801120c:	2380      	movs	r3, #128	; 0x80
 801120e:	00db      	lsls	r3, r3, #3
 8011210:	e7e5      	b.n	80111de <__swhatbuf_r+0x22>
 8011212:	46c0      	nop			; (mov r8, r8)
 8011214:	ffffe000 	.word	0xffffe000

08011218 <__smakebuf_r>:
 8011218:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801121a:	2602      	movs	r6, #2
 801121c:	898b      	ldrh	r3, [r1, #12]
 801121e:	0005      	movs	r5, r0
 8011220:	000c      	movs	r4, r1
 8011222:	4233      	tst	r3, r6
 8011224:	d006      	beq.n	8011234 <__smakebuf_r+0x1c>
 8011226:	0023      	movs	r3, r4
 8011228:	3343      	adds	r3, #67	; 0x43
 801122a:	6023      	str	r3, [r4, #0]
 801122c:	6123      	str	r3, [r4, #16]
 801122e:	2301      	movs	r3, #1
 8011230:	6163      	str	r3, [r4, #20]
 8011232:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8011234:	466a      	mov	r2, sp
 8011236:	ab01      	add	r3, sp, #4
 8011238:	f7ff ffc0 	bl	80111bc <__swhatbuf_r>
 801123c:	9900      	ldr	r1, [sp, #0]
 801123e:	0007      	movs	r7, r0
 8011240:	0028      	movs	r0, r5
 8011242:	f7f8 f933 	bl	80094ac <_malloc_r>
 8011246:	2800      	cmp	r0, #0
 8011248:	d108      	bne.n	801125c <__smakebuf_r+0x44>
 801124a:	220c      	movs	r2, #12
 801124c:	5ea3      	ldrsh	r3, [r4, r2]
 801124e:	059a      	lsls	r2, r3, #22
 8011250:	d4ef      	bmi.n	8011232 <__smakebuf_r+0x1a>
 8011252:	2203      	movs	r2, #3
 8011254:	4393      	bics	r3, r2
 8011256:	431e      	orrs	r6, r3
 8011258:	81a6      	strh	r6, [r4, #12]
 801125a:	e7e4      	b.n	8011226 <__smakebuf_r+0xe>
 801125c:	2380      	movs	r3, #128	; 0x80
 801125e:	89a2      	ldrh	r2, [r4, #12]
 8011260:	6020      	str	r0, [r4, #0]
 8011262:	4313      	orrs	r3, r2
 8011264:	81a3      	strh	r3, [r4, #12]
 8011266:	9b00      	ldr	r3, [sp, #0]
 8011268:	6120      	str	r0, [r4, #16]
 801126a:	6163      	str	r3, [r4, #20]
 801126c:	9b01      	ldr	r3, [sp, #4]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d00c      	beq.n	801128c <__smakebuf_r+0x74>
 8011272:	0028      	movs	r0, r5
 8011274:	230e      	movs	r3, #14
 8011276:	5ee1      	ldrsh	r1, [r4, r3]
 8011278:	f000 f8a6 	bl	80113c8 <_isatty_r>
 801127c:	2800      	cmp	r0, #0
 801127e:	d005      	beq.n	801128c <__smakebuf_r+0x74>
 8011280:	2303      	movs	r3, #3
 8011282:	89a2      	ldrh	r2, [r4, #12]
 8011284:	439a      	bics	r2, r3
 8011286:	3b02      	subs	r3, #2
 8011288:	4313      	orrs	r3, r2
 801128a:	81a3      	strh	r3, [r4, #12]
 801128c:	89a3      	ldrh	r3, [r4, #12]
 801128e:	433b      	orrs	r3, r7
 8011290:	81a3      	strh	r3, [r4, #12]
 8011292:	e7ce      	b.n	8011232 <__smakebuf_r+0x1a>

08011294 <__swbuf_r>:
 8011294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011296:	0006      	movs	r6, r0
 8011298:	000d      	movs	r5, r1
 801129a:	0014      	movs	r4, r2
 801129c:	2800      	cmp	r0, #0
 801129e:	d004      	beq.n	80112aa <__swbuf_r+0x16>
 80112a0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d101      	bne.n	80112aa <__swbuf_r+0x16>
 80112a6:	f7f9 fa83 	bl	800a7b0 <__sinit>
 80112aa:	69a3      	ldr	r3, [r4, #24]
 80112ac:	60a3      	str	r3, [r4, #8]
 80112ae:	89a3      	ldrh	r3, [r4, #12]
 80112b0:	071b      	lsls	r3, r3, #28
 80112b2:	d52e      	bpl.n	8011312 <__swbuf_r+0x7e>
 80112b4:	6923      	ldr	r3, [r4, #16]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d02b      	beq.n	8011312 <__swbuf_r+0x7e>
 80112ba:	230c      	movs	r3, #12
 80112bc:	5ee2      	ldrsh	r2, [r4, r3]
 80112be:	2380      	movs	r3, #128	; 0x80
 80112c0:	019b      	lsls	r3, r3, #6
 80112c2:	b2ef      	uxtb	r7, r5
 80112c4:	b2ed      	uxtb	r5, r5
 80112c6:	421a      	tst	r2, r3
 80112c8:	d02c      	beq.n	8011324 <__swbuf_r+0x90>
 80112ca:	6923      	ldr	r3, [r4, #16]
 80112cc:	6820      	ldr	r0, [r4, #0]
 80112ce:	1ac0      	subs	r0, r0, r3
 80112d0:	6963      	ldr	r3, [r4, #20]
 80112d2:	4283      	cmp	r3, r0
 80112d4:	dc05      	bgt.n	80112e2 <__swbuf_r+0x4e>
 80112d6:	0021      	movs	r1, r4
 80112d8:	0030      	movs	r0, r6
 80112da:	f7fd fab3 	bl	800e844 <_fflush_r>
 80112de:	2800      	cmp	r0, #0
 80112e0:	d11d      	bne.n	801131e <__swbuf_r+0x8a>
 80112e2:	68a3      	ldr	r3, [r4, #8]
 80112e4:	3001      	adds	r0, #1
 80112e6:	3b01      	subs	r3, #1
 80112e8:	60a3      	str	r3, [r4, #8]
 80112ea:	6823      	ldr	r3, [r4, #0]
 80112ec:	1c5a      	adds	r2, r3, #1
 80112ee:	6022      	str	r2, [r4, #0]
 80112f0:	701f      	strb	r7, [r3, #0]
 80112f2:	6963      	ldr	r3, [r4, #20]
 80112f4:	4283      	cmp	r3, r0
 80112f6:	d004      	beq.n	8011302 <__swbuf_r+0x6e>
 80112f8:	89a3      	ldrh	r3, [r4, #12]
 80112fa:	07db      	lsls	r3, r3, #31
 80112fc:	d507      	bpl.n	801130e <__swbuf_r+0x7a>
 80112fe:	2d0a      	cmp	r5, #10
 8011300:	d105      	bne.n	801130e <__swbuf_r+0x7a>
 8011302:	0021      	movs	r1, r4
 8011304:	0030      	movs	r0, r6
 8011306:	f7fd fa9d 	bl	800e844 <_fflush_r>
 801130a:	2800      	cmp	r0, #0
 801130c:	d107      	bne.n	801131e <__swbuf_r+0x8a>
 801130e:	0028      	movs	r0, r5
 8011310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011312:	0021      	movs	r1, r4
 8011314:	0030      	movs	r0, r6
 8011316:	f7ff fe53 	bl	8010fc0 <__swsetup_r>
 801131a:	2800      	cmp	r0, #0
 801131c:	d0cd      	beq.n	80112ba <__swbuf_r+0x26>
 801131e:	2501      	movs	r5, #1
 8011320:	426d      	negs	r5, r5
 8011322:	e7f4      	b.n	801130e <__swbuf_r+0x7a>
 8011324:	4313      	orrs	r3, r2
 8011326:	81a3      	strh	r3, [r4, #12]
 8011328:	4a02      	ldr	r2, [pc, #8]	; (8011334 <__swbuf_r+0xa0>)
 801132a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801132c:	4013      	ands	r3, r2
 801132e:	6663      	str	r3, [r4, #100]	; 0x64
 8011330:	e7cb      	b.n	80112ca <__swbuf_r+0x36>
 8011332:	46c0      	nop			; (mov r8, r8)
 8011334:	ffffdfff 	.word	0xffffdfff

08011338 <_raise_r>:
 8011338:	b570      	push	{r4, r5, r6, lr}
 801133a:	0004      	movs	r4, r0
 801133c:	000d      	movs	r5, r1
 801133e:	291f      	cmp	r1, #31
 8011340:	d904      	bls.n	801134c <_raise_r+0x14>
 8011342:	2316      	movs	r3, #22
 8011344:	6003      	str	r3, [r0, #0]
 8011346:	2001      	movs	r0, #1
 8011348:	4240      	negs	r0, r0
 801134a:	bd70      	pop	{r4, r5, r6, pc}
 801134c:	0003      	movs	r3, r0
 801134e:	33fc      	adds	r3, #252	; 0xfc
 8011350:	69db      	ldr	r3, [r3, #28]
 8011352:	2b00      	cmp	r3, #0
 8011354:	d004      	beq.n	8011360 <_raise_r+0x28>
 8011356:	008a      	lsls	r2, r1, #2
 8011358:	189b      	adds	r3, r3, r2
 801135a:	681a      	ldr	r2, [r3, #0]
 801135c:	2a00      	cmp	r2, #0
 801135e:	d108      	bne.n	8011372 <_raise_r+0x3a>
 8011360:	0020      	movs	r0, r4
 8011362:	f000 f855 	bl	8011410 <_getpid_r>
 8011366:	002a      	movs	r2, r5
 8011368:	0001      	movs	r1, r0
 801136a:	0020      	movs	r0, r4
 801136c:	f000 f83e 	bl	80113ec <_kill_r>
 8011370:	e7eb      	b.n	801134a <_raise_r+0x12>
 8011372:	2000      	movs	r0, #0
 8011374:	2a01      	cmp	r2, #1
 8011376:	d0e8      	beq.n	801134a <_raise_r+0x12>
 8011378:	1c51      	adds	r1, r2, #1
 801137a:	d103      	bne.n	8011384 <_raise_r+0x4c>
 801137c:	2316      	movs	r3, #22
 801137e:	3001      	adds	r0, #1
 8011380:	6023      	str	r3, [r4, #0]
 8011382:	e7e2      	b.n	801134a <_raise_r+0x12>
 8011384:	2400      	movs	r4, #0
 8011386:	0028      	movs	r0, r5
 8011388:	601c      	str	r4, [r3, #0]
 801138a:	4790      	blx	r2
 801138c:	0020      	movs	r0, r4
 801138e:	e7dc      	b.n	801134a <_raise_r+0x12>

08011390 <raise>:
 8011390:	b510      	push	{r4, lr}
 8011392:	4b03      	ldr	r3, [pc, #12]	; (80113a0 <raise+0x10>)
 8011394:	0001      	movs	r1, r0
 8011396:	6818      	ldr	r0, [r3, #0]
 8011398:	f7ff ffce 	bl	8011338 <_raise_r>
 801139c:	bd10      	pop	{r4, pc}
 801139e:	46c0      	nop			; (mov r8, r8)
 80113a0:	200006e0 	.word	0x200006e0

080113a4 <_fstat_r>:
 80113a4:	2300      	movs	r3, #0
 80113a6:	b570      	push	{r4, r5, r6, lr}
 80113a8:	4d06      	ldr	r5, [pc, #24]	; (80113c4 <_fstat_r+0x20>)
 80113aa:	0004      	movs	r4, r0
 80113ac:	0008      	movs	r0, r1
 80113ae:	0011      	movs	r1, r2
 80113b0:	602b      	str	r3, [r5, #0]
 80113b2:	f7f2 f946 	bl	8003642 <_fstat>
 80113b6:	1c43      	adds	r3, r0, #1
 80113b8:	d103      	bne.n	80113c2 <_fstat_r+0x1e>
 80113ba:	682b      	ldr	r3, [r5, #0]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d000      	beq.n	80113c2 <_fstat_r+0x1e>
 80113c0:	6023      	str	r3, [r4, #0]
 80113c2:	bd70      	pop	{r4, r5, r6, pc}
 80113c4:	20000ed4 	.word	0x20000ed4

080113c8 <_isatty_r>:
 80113c8:	2300      	movs	r3, #0
 80113ca:	b570      	push	{r4, r5, r6, lr}
 80113cc:	4d06      	ldr	r5, [pc, #24]	; (80113e8 <_isatty_r+0x20>)
 80113ce:	0004      	movs	r4, r0
 80113d0:	0008      	movs	r0, r1
 80113d2:	602b      	str	r3, [r5, #0]
 80113d4:	f7f2 f943 	bl	800365e <_isatty>
 80113d8:	1c43      	adds	r3, r0, #1
 80113da:	d103      	bne.n	80113e4 <_isatty_r+0x1c>
 80113dc:	682b      	ldr	r3, [r5, #0]
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d000      	beq.n	80113e4 <_isatty_r+0x1c>
 80113e2:	6023      	str	r3, [r4, #0]
 80113e4:	bd70      	pop	{r4, r5, r6, pc}
 80113e6:	46c0      	nop			; (mov r8, r8)
 80113e8:	20000ed4 	.word	0x20000ed4

080113ec <_kill_r>:
 80113ec:	2300      	movs	r3, #0
 80113ee:	b570      	push	{r4, r5, r6, lr}
 80113f0:	4d06      	ldr	r5, [pc, #24]	; (801140c <_kill_r+0x20>)
 80113f2:	0004      	movs	r4, r0
 80113f4:	0008      	movs	r0, r1
 80113f6:	0011      	movs	r1, r2
 80113f8:	602b      	str	r3, [r5, #0]
 80113fa:	f7f2 f8c3 	bl	8003584 <_kill>
 80113fe:	1c43      	adds	r3, r0, #1
 8011400:	d103      	bne.n	801140a <_kill_r+0x1e>
 8011402:	682b      	ldr	r3, [r5, #0]
 8011404:	2b00      	cmp	r3, #0
 8011406:	d000      	beq.n	801140a <_kill_r+0x1e>
 8011408:	6023      	str	r3, [r4, #0]
 801140a:	bd70      	pop	{r4, r5, r6, pc}
 801140c:	20000ed4 	.word	0x20000ed4

08011410 <_getpid_r>:
 8011410:	b510      	push	{r4, lr}
 8011412:	f7f2 f8b1 	bl	8003578 <_getpid>
 8011416:	bd10      	pop	{r4, pc}

08011418 <round>:
 8011418:	b570      	push	{r4, r5, r6, lr}
 801141a:	004a      	lsls	r2, r1, #1
 801141c:	000d      	movs	r5, r1
 801141e:	4920      	ldr	r1, [pc, #128]	; (80114a0 <round+0x88>)
 8011420:	0d52      	lsrs	r2, r2, #21
 8011422:	1851      	adds	r1, r2, r1
 8011424:	0006      	movs	r6, r0
 8011426:	2913      	cmp	r1, #19
 8011428:	dc18      	bgt.n	801145c <round+0x44>
 801142a:	2900      	cmp	r1, #0
 801142c:	da09      	bge.n	8011442 <round+0x2a>
 801142e:	0feb      	lsrs	r3, r5, #31
 8011430:	2200      	movs	r2, #0
 8011432:	07db      	lsls	r3, r3, #31
 8011434:	3101      	adds	r1, #1
 8011436:	d101      	bne.n	801143c <round+0x24>
 8011438:	491a      	ldr	r1, [pc, #104]	; (80114a4 <round+0x8c>)
 801143a:	430b      	orrs	r3, r1
 801143c:	0019      	movs	r1, r3
 801143e:	0010      	movs	r0, r2
 8011440:	e017      	b.n	8011472 <round+0x5a>
 8011442:	4c19      	ldr	r4, [pc, #100]	; (80114a8 <round+0x90>)
 8011444:	410c      	asrs	r4, r1
 8011446:	0022      	movs	r2, r4
 8011448:	402a      	ands	r2, r5
 801144a:	4302      	orrs	r2, r0
 801144c:	d013      	beq.n	8011476 <round+0x5e>
 801144e:	2280      	movs	r2, #128	; 0x80
 8011450:	0312      	lsls	r2, r2, #12
 8011452:	410a      	asrs	r2, r1
 8011454:	1953      	adds	r3, r2, r5
 8011456:	43a3      	bics	r3, r4
 8011458:	2200      	movs	r2, #0
 801145a:	e7ef      	b.n	801143c <round+0x24>
 801145c:	2933      	cmp	r1, #51	; 0x33
 801145e:	dd0d      	ble.n	801147c <round+0x64>
 8011460:	2380      	movs	r3, #128	; 0x80
 8011462:	00db      	lsls	r3, r3, #3
 8011464:	4299      	cmp	r1, r3
 8011466:	d106      	bne.n	8011476 <round+0x5e>
 8011468:	0002      	movs	r2, r0
 801146a:	002b      	movs	r3, r5
 801146c:	0029      	movs	r1, r5
 801146e:	f7ef f9a3 	bl	80007b8 <__aeabi_dadd>
 8011472:	0006      	movs	r6, r0
 8011474:	000d      	movs	r5, r1
 8011476:	0030      	movs	r0, r6
 8011478:	0029      	movs	r1, r5
 801147a:	bd70      	pop	{r4, r5, r6, pc}
 801147c:	4c0b      	ldr	r4, [pc, #44]	; (80114ac <round+0x94>)
 801147e:	1912      	adds	r2, r2, r4
 8011480:	2401      	movs	r4, #1
 8011482:	4264      	negs	r4, r4
 8011484:	40d4      	lsrs	r4, r2
 8011486:	4220      	tst	r0, r4
 8011488:	d0f5      	beq.n	8011476 <round+0x5e>
 801148a:	2233      	movs	r2, #51	; 0x33
 801148c:	1a51      	subs	r1, r2, r1
 801148e:	3a32      	subs	r2, #50	; 0x32
 8011490:	408a      	lsls	r2, r1
 8011492:	1812      	adds	r2, r2, r0
 8011494:	4282      	cmp	r2, r0
 8011496:	4180      	sbcs	r0, r0
 8011498:	4240      	negs	r0, r0
 801149a:	182b      	adds	r3, r5, r0
 801149c:	43a2      	bics	r2, r4
 801149e:	e7cd      	b.n	801143c <round+0x24>
 80114a0:	fffffc01 	.word	0xfffffc01
 80114a4:	3ff00000 	.word	0x3ff00000
 80114a8:	000fffff 	.word	0x000fffff
 80114ac:	fffffbed 	.word	0xfffffbed

080114b0 <_init>:
 80114b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114b2:	46c0      	nop			; (mov r8, r8)
 80114b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80114b6:	bc08      	pop	{r3}
 80114b8:	469e      	mov	lr, r3
 80114ba:	4770      	bx	lr

080114bc <_fini>:
 80114bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114be:	46c0      	nop			; (mov r8, r8)
 80114c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80114c2:	bc08      	pop	{r3}
 80114c4:	469e      	mov	lr, r3
 80114c6:	4770      	bx	lr
