-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sort is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_value_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_value_V_ce0 : OUT STD_LOGIC;
    in_value_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    in_frequency_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_frequency_V_ce0 : OUT STD_LOGIC;
    in_frequency_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    extLd8_loc_channel : IN STD_LOGIC_VECTOR (8 downto 0);
    out_value_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_value_V_ce0 : OUT STD_LOGIC;
    out_value_V_we0 : OUT STD_LOGIC;
    out_value_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    out_frequency_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_frequency_V_ce0 : OUT STD_LOGIC;
    out_frequency_V_we0 : OUT STD_LOGIC;
    out_frequency_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sort is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal j_0_i_i_reg_301 : STD_LOGIC_VECTOR (8 downto 0);
    signal j5_0_i_i_reg_1763 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_15_3_reg_1774 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_14_3_reg_1785 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_13_3_reg_1796 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_12_3_reg_1807 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_11_3_reg_1818 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_10_3_reg_1829 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_9_V_3_reg_1840 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_8_V_3_reg_1851 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_7_V_3_reg_1862 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_6_V_3_reg_1873 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_5_V_3_reg_1884 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_4_V_3_reg_1895 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_3_V_3_reg_1906 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_2_V_3_reg_1917 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_1_V_3_reg_1928 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_4_reg_1939 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_reg_1950 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_091_0_i_i_reg_1962 : STD_LOGIC_VECTOR (3 downto 0);
    signal j7_0_i_i_reg_4725 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_15_V_2_reg_4736 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_14_V_4_reg_4747 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_13_V_3_reg_4758 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_12_V_3_reg_4769 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_11_V_3_reg_4780 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_10_V_3_reg_4791 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_9_V_3_reg_4802 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_8_V_3_reg_4813 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_7_V_3_reg_4824 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_6_V_3_reg_4835 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_5_V_3_reg_4846 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_4_V_3_reg_4857 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_3_V_3_reg_4868 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_2_V_3_reg_4879 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_1_V_3_reg_4890 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_0_V_s_reg_4901 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_0_V_reg_4912 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_0149_0_i_i_reg_4923 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_location_15_V_3_reg_4935 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_14_V_5_reg_4990 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_13_V_4_reg_5045 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_12_V_4_reg_5100 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_11_V_4_reg_5155 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_10_V_4_reg_5210 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_9_V_4_reg_5265 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_8_V_4_reg_5320 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_7_V_4_reg_5375 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_6_V_4_reg_5430 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_5_V_4_reg_5485 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_4_V_4_reg_5540 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_3_V_4_reg_5595 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_2_V_4_reg_5650 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_1_V_4_reg_5705 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_0_V_1_reg_5760 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln23_fu_6640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_reg_6936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_fu_6645_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal zext_ln25_fu_6651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25_reg_6945 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_6657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln29_fu_6665_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln29_reg_6965 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_6675_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln40_fu_6685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_reg_6981 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state8_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln40_reg_6981_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_6690_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal zext_ln43_fu_6696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_reg_6990 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_reg_6990_pp2_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal digit_V_fu_6707_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_V_reg_7007 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal compute_histogram_hi_fu_6761_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal i_3_fu_6836_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln58_fu_6767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_fu_6842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_7031 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state14_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state15_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state16_pp4_stage0_iter2 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal icmp_ln67_reg_7031_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_6847_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal zext_ln69_fu_6853_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln69_reg_7040 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_digit_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_V_1_reg_7051 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal location_curr_V_fu_6902_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal location_curr_V_reg_7056 : STD_LOGIC_VECTOR (8 downto 0);
    signal re_sort_location_las_1_fu_6910_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal re_sort_location_las_1_reg_7071 : STD_LOGIC_VECTOR (8 downto 0);
    signal shift_fu_6923_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter1_state15 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter2 : STD_LOGIC := '0';
    signal previous_sorting_val_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal previous_sorting_val_ce0 : STD_LOGIC;
    signal previous_sorting_val_we0 : STD_LOGIC;
    signal previous_sorting_val_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal previous_sorting_fre_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal previous_sorting_fre_ce0 : STD_LOGIC;
    signal previous_sorting_fre_we0 : STD_LOGIC;
    signal previous_sorting_fre_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sorting_value_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sorting_value_V_ce0 : STD_LOGIC;
    signal sorting_value_V_we0 : STD_LOGIC;
    signal sorting_value_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sorting_value_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sorting_frequency_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sorting_frequency_V_ce0 : STD_LOGIC;
    signal sorting_frequency_V_we0 : STD_LOGIC;
    signal sorting_frequency_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sorting_frequency_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_digit_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal current_digit_V_ce0 : STD_LOGIC;
    signal current_digit_V_we0 : STD_LOGIC;
    signal ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_15_V_reg_312 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_14_V_reg_324 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_13_V_reg_336 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_12_V_reg_348 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_11_V_reg_360 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_10_V_reg_372 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_9_V_s_reg_384 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_8_V_s_reg_396 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_7_V_s_reg_408 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_6_V_s_reg_420 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_5_V_s_reg_432 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_4_V_s_reg_444 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_3_V_s_reg_456 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_2_V_s_reg_468 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_1_V_s_reg_480 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_15_5_reg_2854 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_15_s_reg_492 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_14_5_reg_2909 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_14_s_reg_504 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_13_5_reg_2964 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_13_s_reg_516 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_12_5_reg_3019 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_12_s_reg_528 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_11_5_reg_3074 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_11_s_reg_540 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_10_5_reg_3129 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_10_s_reg_552 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_9_V_5_reg_3184 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_9_V_reg_564 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_8_V_5_reg_3239 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_8_V_reg_576 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_7_V_5_reg_3294 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_7_V_reg_588 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_6_V_5_reg_3349 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_6_V_reg_600 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_5_V_5_reg_3404 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_5_V_reg_612 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_4_V_5_reg_3459 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_4_V_reg_624 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_3_V_5_reg_3514 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_3_V_reg_636 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_2_V_5_reg_3569 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_2_V_reg_648 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_1_V_5_reg_3624 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_1_V_reg_660 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_6_reg_3679 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_1_reg_672 : STD_LOGIC_VECTOR (8 downto 0);
    signal op2_assign_i_reg_684 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal digit_histogram_15_1_reg_696 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_15_2_phi_fu_887_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln31_fu_6669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal digit_histogram_14_1_reg_707 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_14_2_phi_fu_942_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_13_1_reg_718 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_13_2_phi_fu_997_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_12_1_reg_729 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_12_2_phi_fu_1052_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_11_1_reg_740 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_11_2_phi_fu_1107_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_10_1_reg_751 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_10_2_phi_fu_1162_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_9_V_1_reg_762 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_9_V_2_phi_fu_1217_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_8_V_1_reg_773 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_8_V_2_phi_fu_1272_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_7_V_1_reg_784 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_7_V_2_phi_fu_1327_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_6_V_1_reg_795 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_6_V_2_phi_fu_1382_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_5_V_1_reg_806 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_5_V_2_phi_fu_1437_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_4_V_1_reg_817 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_4_V_2_phi_fu_1492_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_3_V_1_reg_828 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_3_V_2_phi_fu_1547_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_2_V_1_reg_839 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_2_V_2_phi_fu_1602_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_1_V_1_reg_850 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_1_V_2_phi_fu_1657_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_histogram_0_V_2_reg_861 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_0_V_3_phi_fu_1712_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_0_i_i_reg_872 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln321_fu_6681_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_digit_histogram_15_4_phi_fu_1978_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_14_4_phi_fu_2033_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_13_4_phi_fu_2088_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_12_4_phi_fu_2143_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_11_4_phi_fu_2198_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_10_4_phi_fu_2253_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_9_V_4_phi_fu_2308_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_8_V_4_phi_fu_2363_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_7_V_4_phi_fu_2418_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_6_V_4_phi_fu_2473_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_4_V_4_phi_fu_2583_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_3_V_4_phi_fu_2638_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_2_V_4_phi_fu_2693_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_1_V_4_phi_fu_2748_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_histogram_0_V_5_phi_fu_2803_p32 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_1974 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2029 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2084 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2139 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2194 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2249 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2304 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2359 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2414 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2469 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2524 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2579 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2634 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2689 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2744 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp2_iter2_digit_histogram_0_V_5_reg_2799 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal re_sort_location_las_reg_3734 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_15_V_1_phi_fu_3964_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_14_V_2_reg_3745 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_14_V_3_phi_fu_4015_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_13_V_1_reg_3756 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_13_V_2_phi_fu_4066_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_12_V_1_reg_3767 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_12_V_2_phi_fu_4117_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_11_V_1_reg_3778 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_11_V_2_phi_fu_4168_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_10_V_1_reg_3789 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_10_V_2_phi_fu_4219_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_9_V_1_reg_3800 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_9_V_2_phi_fu_4270_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_8_V_1_reg_3811 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_8_V_2_phi_fu_4321_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_7_V_1_reg_3822 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_7_V_2_phi_fu_4372_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_6_V_1_reg_3833 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_6_V_2_phi_fu_4423_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_5_V_1_reg_3844 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_5_V_2_phi_fu_4474_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_4_V_1_reg_3855 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_4_V_2_phi_fu_4525_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_3_V_1_reg_3866 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_3_V_2_phi_fu_4576_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_2_V_1_reg_3877 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_2_V_2_phi_fu_4627_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal digit_location_1_V_1_reg_3888 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_1_V_2_phi_fu_4678_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal i6_0_i_i_reg_3899 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_phi_ln215_phi_fu_3913_p30 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln60_fu_6773_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal digit_location_1_V_fu_6815_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_15_V_2_phi_fu_4739_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_phi_mux_digit_location_14_V_4_phi_fu_4750_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_13_V_3_phi_fu_4761_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_12_V_3_phi_fu_4772_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_11_V_3_phi_fu_4783_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_10_V_3_phi_fu_4794_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_9_V_3_phi_fu_4805_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_8_V_3_phi_fu_4816_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_7_V_3_phi_fu_4827_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_6_V_3_phi_fu_4838_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_5_V_3_phi_fu_4849_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_4_V_3_phi_fu_4860_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_3_V_3_phi_fu_4871_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_2_V_3_phi_fu_4882_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_1_V_3_phi_fu_4893_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_0_V_s_phi_fu_4905_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_digit_location_0_V_phi_fu_4915_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_15_V_3_reg_4935 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_14_V_5_reg_4990 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_13_V_4_reg_5045 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_12_V_4_reg_5100 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_11_V_4_reg_5155 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_10_V_4_reg_5210 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_9_V_4_reg_5265 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_8_V_4_reg_5320 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_7_V_4_reg_5375 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_6_V_4_reg_5430 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_5_V_4_reg_5485 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_4_V_4_reg_5540 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_3_V_4_reg_5595 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_2_V_4_reg_5650 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_1_V_4_reg_5705 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp4_iter1_digit_location_0_V_1_reg_5760 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal zext_ln544_fu_6916_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln1503_fu_6702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln879_fu_6711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_6716_p18 : STD_LOGIC_VECTOR (8 downto 0);
    signal histogram_curr_V_fu_6753_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_ln215_1_i_fu_6777_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_ln215_1_i_fu_6777_p18 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln879_2_fu_6858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_fu_6864_p18 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_condition_1473 : BOOLEAN;

    component huffman_encoding_g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (8 downto 0);
        din4 : IN STD_LOGIC_VECTOR (8 downto 0);
        din5 : IN STD_LOGIC_VECTOR (8 downto 0);
        din6 : IN STD_LOGIC_VECTOR (8 downto 0);
        din7 : IN STD_LOGIC_VECTOR (8 downto 0);
        din8 : IN STD_LOGIC_VECTOR (8 downto 0);
        din9 : IN STD_LOGIC_VECTOR (8 downto 0);
        din10 : IN STD_LOGIC_VECTOR (8 downto 0);
        din11 : IN STD_LOGIC_VECTOR (8 downto 0);
        din12 : IN STD_LOGIC_VECTOR (8 downto 0);
        din13 : IN STD_LOGIC_VECTOR (8 downto 0);
        din14 : IN STD_LOGIC_VECTOR (8 downto 0);
        din15 : IN STD_LOGIC_VECTOR (8 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component sort_previous_sorbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component sort_previous_sorcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_current_digifYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;



begin
    previous_sorting_val_U : component sort_previous_sorbkb
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => previous_sorting_val_address0,
        ce0 => previous_sorting_val_ce0,
        we0 => previous_sorting_val_we0,
        d0 => sorting_value_V_q0,
        q0 => previous_sorting_val_q0);

    previous_sorting_fre_U : component sort_previous_sorcud
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => previous_sorting_fre_address0,
        ce0 => previous_sorting_fre_ce0,
        we0 => previous_sorting_fre_we0,
        d0 => sorting_frequency_V_q0,
        q0 => previous_sorting_fre_q0);

    sorting_value_V_U : component sort_previous_sorbkb
    generic map (
        DataWidth => 9,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorting_value_V_address0,
        ce0 => sorting_value_V_ce0,
        we0 => sorting_value_V_we0,
        d0 => sorting_value_V_d0,
        q0 => sorting_value_V_q0);

    sorting_frequency_V_U : component sort_previous_sorcud
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sorting_frequency_V_address0,
        ce0 => sorting_frequency_V_ce0,
        we0 => sorting_frequency_V_we0,
        d0 => sorting_frequency_V_d0,
        q0 => sorting_frequency_V_q0);

    current_digit_V_U : component sort_current_digifYi
    generic map (
        DataWidth => 4,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => current_digit_V_address0,
        ce0 => current_digit_V_ce0,
        we0 => current_digit_V_we0,
        d0 => digit_V_reg_7007,
        q0 => current_digit_V_q0);

    huffman_encoding_g8j_U22 : component huffman_encoding_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        din3_WIDTH => 9,
        din4_WIDTH => 9,
        din5_WIDTH => 9,
        din6_WIDTH => 9,
        din7_WIDTH => 9,
        din8_WIDTH => 9,
        din9_WIDTH => 9,
        din10_WIDTH => 9,
        din11_WIDTH => 9,
        din12_WIDTH => 9,
        din13_WIDTH => 9,
        din14_WIDTH => 9,
        din15_WIDTH => 9,
        din16_WIDTH => 4,
        dout_WIDTH => 9)
    port map (
        din0 => digit_histogram_0_V_4_reg_1939,
        din1 => digit_histogram_1_V_3_reg_1928,
        din2 => digit_histogram_2_V_3_reg_1917,
        din3 => digit_histogram_3_V_3_reg_1906,
        din4 => digit_histogram_4_V_3_reg_1895,
        din5 => digit_histogram_5_V_3_reg_1884,
        din6 => digit_histogram_6_V_3_reg_1873,
        din7 => digit_histogram_7_V_3_reg_1862,
        din8 => digit_histogram_8_V_3_reg_1851,
        din9 => digit_histogram_9_V_3_reg_1840,
        din10 => digit_histogram_10_3_reg_1829,
        din11 => digit_histogram_11_3_reg_1818,
        din12 => digit_histogram_12_3_reg_1807,
        din13 => digit_histogram_13_3_reg_1796,
        din14 => digit_histogram_14_3_reg_1785,
        din15 => digit_histogram_15_3_reg_1774,
        din16 => digit_V_reg_7007,
        dout => tmp_i_fu_6716_p18);

    huffman_encoding_g8j_U23 : component huffman_encoding_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        din3_WIDTH => 9,
        din4_WIDTH => 9,
        din5_WIDTH => 9,
        din6_WIDTH => 9,
        din7_WIDTH => 9,
        din8_WIDTH => 9,
        din9_WIDTH => 9,
        din10_WIDTH => 9,
        din11_WIDTH => 9,
        din12_WIDTH => 9,
        din13_WIDTH => 9,
        din14_WIDTH => 9,
        din15_WIDTH => 9,
        din16_WIDTH => 4,
        dout_WIDTH => 9)
    port map (
        din0 => digit_histogram_14_5_reg_2909,
        din1 => digit_histogram_0_V_6_reg_3679,
        din2 => digit_histogram_1_V_5_reg_3624,
        din3 => digit_histogram_2_V_5_reg_3569,
        din4 => digit_histogram_3_V_5_reg_3514,
        din5 => digit_histogram_4_V_5_reg_3459,
        din6 => digit_histogram_5_V_5_reg_3404,
        din7 => digit_histogram_6_V_5_reg_3349,
        din8 => digit_histogram_7_V_5_reg_3294,
        din9 => digit_histogram_8_V_5_reg_3239,
        din10 => digit_histogram_9_V_5_reg_3184,
        din11 => digit_histogram_10_5_reg_3129,
        din12 => digit_histogram_11_5_reg_3074,
        din13 => digit_histogram_12_5_reg_3019,
        din14 => digit_histogram_13_5_reg_2964,
        din15 => digit_histogram_14_5_reg_2909,
        din16 => phi_ln215_1_i_fu_6777_p17,
        dout => phi_ln215_1_i_fu_6777_p18);

    huffman_encoding_g8j_U24 : component huffman_encoding_g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 9,
        din3_WIDTH => 9,
        din4_WIDTH => 9,
        din5_WIDTH => 9,
        din6_WIDTH => 9,
        din7_WIDTH => 9,
        din8_WIDTH => 9,
        din9_WIDTH => 9,
        din10_WIDTH => 9,
        din11_WIDTH => 9,
        din12_WIDTH => 9,
        din13_WIDTH => 9,
        din14_WIDTH => 9,
        din15_WIDTH => 9,
        din16_WIDTH => 4,
        dout_WIDTH => 9)
    port map (
        din0 => ap_phi_mux_digit_location_0_V_s_phi_fu_4905_p4,
        din1 => ap_phi_mux_digit_location_1_V_3_phi_fu_4893_p4,
        din2 => ap_phi_mux_digit_location_2_V_3_phi_fu_4882_p4,
        din3 => ap_phi_mux_digit_location_3_V_3_phi_fu_4871_p4,
        din4 => ap_phi_mux_digit_location_4_V_3_phi_fu_4860_p4,
        din5 => ap_phi_mux_digit_location_5_V_3_phi_fu_4849_p4,
        din6 => ap_phi_mux_digit_location_6_V_3_phi_fu_4838_p4,
        din7 => ap_phi_mux_digit_location_7_V_3_phi_fu_4827_p4,
        din8 => ap_phi_mux_digit_location_8_V_3_phi_fu_4816_p4,
        din9 => ap_phi_mux_digit_location_9_V_3_phi_fu_4805_p4,
        din10 => ap_phi_mux_digit_location_10_V_3_phi_fu_4794_p4,
        din11 => ap_phi_mux_digit_location_11_V_3_phi_fu_4783_p4,
        din12 => ap_phi_mux_digit_location_12_V_3_phi_fu_4772_p4,
        din13 => ap_phi_mux_digit_location_13_V_3_phi_fu_4761_p4,
        din14 => ap_phi_mux_digit_location_14_V_4_phi_fu_4750_p4,
        din15 => ap_phi_mux_digit_location_15_V_2_phi_fu_4739_p4,
        din16 => current_digit_V_q0,
        dout => tmp_1_i_fu_6864_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_fu_6657_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln40_fu_6685_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln67_fu_6842_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter1_state15)))) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter1_state15))) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter0;
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    digit_histogram_0_V_2_reg_861_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_0_V_2_reg_861 <= ap_phi_mux_digit_histogram_0_V_3_phi_fu_1712_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_0_V_2_reg_861 <= digit_histogram_0_V_1_reg_672;
            end if; 
        end if;
    end process;

    digit_histogram_0_V_4_reg_1939_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_0_V_4_reg_1939 <= digit_histogram_0_V_2_reg_861;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_0_V_4_reg_1939 <= ap_phi_mux_digit_histogram_0_V_5_phi_fu_2803_p32;
            end if; 
        end if;
    end process;

    digit_histogram_0_V_6_reg_3679_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_0_V_6_reg_3679 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_0_V_6_reg_3679 <= digit_histogram_0_V_4_reg_1939;
            end if; 
        end if;
    end process;

    digit_histogram_0_V_reg_1950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_0_V_reg_1950 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_0_V_reg_1950 <= compute_histogram_hi_fu_6761_p2;
            end if; 
        end if;
    end process;

    digit_histogram_10_1_reg_751_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_10_1_reg_751 <= ap_phi_mux_digit_histogram_10_2_phi_fu_1162_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_10_1_reg_751 <= digit_histogram_10_s_reg_552;
            end if; 
        end if;
    end process;

    digit_histogram_10_3_reg_1829_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_10_3_reg_1829 <= digit_histogram_10_1_reg_751;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_10_3_reg_1829 <= ap_phi_mux_digit_histogram_10_4_phi_fu_2253_p32;
            end if; 
        end if;
    end process;

    digit_histogram_10_5_reg_3129_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_10_5_reg_3129 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_10_5_reg_3129 <= digit_histogram_10_3_reg_1829;
            end if; 
        end if;
    end process;

    digit_histogram_11_1_reg_740_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_11_1_reg_740 <= ap_phi_mux_digit_histogram_11_2_phi_fu_1107_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_11_1_reg_740 <= digit_histogram_11_s_reg_540;
            end if; 
        end if;
    end process;

    digit_histogram_11_3_reg_1818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_11_3_reg_1818 <= digit_histogram_11_1_reg_740;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_11_3_reg_1818 <= ap_phi_mux_digit_histogram_11_4_phi_fu_2198_p32;
            end if; 
        end if;
    end process;

    digit_histogram_11_5_reg_3074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_11_5_reg_3074 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_11_5_reg_3074 <= digit_histogram_11_3_reg_1818;
            end if; 
        end if;
    end process;

    digit_histogram_12_1_reg_729_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_12_1_reg_729 <= ap_phi_mux_digit_histogram_12_2_phi_fu_1052_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_12_1_reg_729 <= digit_histogram_12_s_reg_528;
            end if; 
        end if;
    end process;

    digit_histogram_12_3_reg_1807_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_12_3_reg_1807 <= digit_histogram_12_1_reg_729;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_12_3_reg_1807 <= ap_phi_mux_digit_histogram_12_4_phi_fu_2143_p32;
            end if; 
        end if;
    end process;

    digit_histogram_12_5_reg_3019_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_12_5_reg_3019 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_12_5_reg_3019 <= digit_histogram_12_3_reg_1807;
            end if; 
        end if;
    end process;

    digit_histogram_13_1_reg_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_13_1_reg_718 <= ap_phi_mux_digit_histogram_13_2_phi_fu_997_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_13_1_reg_718 <= digit_histogram_13_s_reg_516;
            end if; 
        end if;
    end process;

    digit_histogram_13_3_reg_1796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_13_3_reg_1796 <= digit_histogram_13_1_reg_718;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_13_3_reg_1796 <= ap_phi_mux_digit_histogram_13_4_phi_fu_2088_p32;
            end if; 
        end if;
    end process;

    digit_histogram_13_5_reg_2964_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_13_5_reg_2964 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_13_5_reg_2964 <= digit_histogram_13_3_reg_1796;
            end if; 
        end if;
    end process;

    digit_histogram_14_1_reg_707_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_14_1_reg_707 <= ap_phi_mux_digit_histogram_14_2_phi_fu_942_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_14_1_reg_707 <= digit_histogram_14_s_reg_504;
            end if; 
        end if;
    end process;

    digit_histogram_14_3_reg_1785_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_14_3_reg_1785 <= digit_histogram_14_1_reg_707;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_14_3_reg_1785 <= ap_phi_mux_digit_histogram_14_4_phi_fu_2033_p32;
            end if; 
        end if;
    end process;

    digit_histogram_14_5_reg_2909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_14_5_reg_2909 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_14_5_reg_2909 <= digit_histogram_14_3_reg_1785;
            end if; 
        end if;
    end process;

    digit_histogram_15_1_reg_696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_15_1_reg_696 <= ap_phi_mux_digit_histogram_15_2_phi_fu_887_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_15_1_reg_696 <= digit_histogram_15_s_reg_492;
            end if; 
        end if;
    end process;

    digit_histogram_15_3_reg_1774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_15_3_reg_1774 <= digit_histogram_15_1_reg_696;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_15_3_reg_1774 <= ap_phi_mux_digit_histogram_15_4_phi_fu_1978_p32;
            end if; 
        end if;
    end process;

    digit_histogram_15_5_reg_2854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_15_5_reg_2854 <= digit_histogram_15_3_reg_1774;
            elsif (((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_15_5_reg_2854 <= digit_histogram_0_V_reg_1950;
            end if; 
        end if;
    end process;

    digit_histogram_1_V_1_reg_850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_1_V_1_reg_850 <= ap_phi_mux_digit_histogram_1_V_2_phi_fu_1657_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_1_V_1_reg_850 <= digit_histogram_1_V_reg_660;
            end if; 
        end if;
    end process;

    digit_histogram_1_V_3_reg_1928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_1_V_3_reg_1928 <= digit_histogram_1_V_1_reg_850;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_1_V_3_reg_1928 <= ap_phi_mux_digit_histogram_1_V_4_phi_fu_2748_p32;
            end if; 
        end if;
    end process;

    digit_histogram_1_V_5_reg_3624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_1_V_5_reg_3624 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_1_V_5_reg_3624 <= digit_histogram_1_V_3_reg_1928;
            end if; 
        end if;
    end process;

    digit_histogram_2_V_1_reg_839_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_2_V_1_reg_839 <= ap_phi_mux_digit_histogram_2_V_2_phi_fu_1602_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_2_V_1_reg_839 <= digit_histogram_2_V_reg_648;
            end if; 
        end if;
    end process;

    digit_histogram_2_V_3_reg_1917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_2_V_3_reg_1917 <= digit_histogram_2_V_1_reg_839;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_2_V_3_reg_1917 <= ap_phi_mux_digit_histogram_2_V_4_phi_fu_2693_p32;
            end if; 
        end if;
    end process;

    digit_histogram_2_V_5_reg_3569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_2_V_5_reg_3569 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_2_V_5_reg_3569 <= digit_histogram_2_V_3_reg_1917;
            end if; 
        end if;
    end process;

    digit_histogram_3_V_1_reg_828_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_3_V_1_reg_828 <= ap_phi_mux_digit_histogram_3_V_2_phi_fu_1547_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_3_V_1_reg_828 <= digit_histogram_3_V_reg_636;
            end if; 
        end if;
    end process;

    digit_histogram_3_V_3_reg_1906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_3_V_3_reg_1906 <= digit_histogram_3_V_1_reg_828;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_3_V_3_reg_1906 <= ap_phi_mux_digit_histogram_3_V_4_phi_fu_2638_p32;
            end if; 
        end if;
    end process;

    digit_histogram_3_V_5_reg_3514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_3_V_5_reg_3514 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_3_V_5_reg_3514 <= digit_histogram_3_V_3_reg_1906;
            end if; 
        end if;
    end process;

    digit_histogram_4_V_1_reg_817_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_4_V_1_reg_817 <= ap_phi_mux_digit_histogram_4_V_2_phi_fu_1492_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_4_V_1_reg_817 <= digit_histogram_4_V_reg_624;
            end if; 
        end if;
    end process;

    digit_histogram_4_V_3_reg_1895_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_4_V_3_reg_1895 <= digit_histogram_4_V_1_reg_817;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_4_V_3_reg_1895 <= ap_phi_mux_digit_histogram_4_V_4_phi_fu_2583_p32;
            end if; 
        end if;
    end process;

    digit_histogram_4_V_5_reg_3459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_4_V_5_reg_3459 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_4_V_5_reg_3459 <= digit_histogram_4_V_3_reg_1895;
            end if; 
        end if;
    end process;

    digit_histogram_5_V_1_reg_806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_5_V_1_reg_806 <= ap_phi_mux_digit_histogram_5_V_2_phi_fu_1437_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_5_V_1_reg_806 <= digit_histogram_5_V_reg_612;
            end if; 
        end if;
    end process;

    digit_histogram_5_V_3_reg_1884_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_5_V_3_reg_1884 <= digit_histogram_5_V_1_reg_806;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_5_V_3_reg_1884 <= ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32;
            end if; 
        end if;
    end process;

    digit_histogram_5_V_5_reg_3404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_5_V_5_reg_3404 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_5_V_5_reg_3404 <= digit_histogram_5_V_3_reg_1884;
            end if; 
        end if;
    end process;

    digit_histogram_6_V_1_reg_795_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_6_V_1_reg_795 <= ap_phi_mux_digit_histogram_6_V_2_phi_fu_1382_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_6_V_1_reg_795 <= digit_histogram_6_V_reg_600;
            end if; 
        end if;
    end process;

    digit_histogram_6_V_3_reg_1873_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_6_V_3_reg_1873 <= digit_histogram_6_V_1_reg_795;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_6_V_3_reg_1873 <= ap_phi_mux_digit_histogram_6_V_4_phi_fu_2473_p32;
            end if; 
        end if;
    end process;

    digit_histogram_6_V_5_reg_3349_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_6_V_5_reg_3349 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_6_V_5_reg_3349 <= digit_histogram_6_V_3_reg_1873;
            end if; 
        end if;
    end process;

    digit_histogram_7_V_1_reg_784_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_7_V_1_reg_784 <= ap_phi_mux_digit_histogram_7_V_2_phi_fu_1327_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_7_V_1_reg_784 <= digit_histogram_7_V_reg_588;
            end if; 
        end if;
    end process;

    digit_histogram_7_V_3_reg_1862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_7_V_3_reg_1862 <= digit_histogram_7_V_1_reg_784;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_7_V_3_reg_1862 <= ap_phi_mux_digit_histogram_7_V_4_phi_fu_2418_p32;
            end if; 
        end if;
    end process;

    digit_histogram_7_V_5_reg_3294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_7_V_5_reg_3294 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_7_V_5_reg_3294 <= digit_histogram_7_V_3_reg_1862;
            end if; 
        end if;
    end process;

    digit_histogram_8_V_1_reg_773_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_8_V_1_reg_773 <= ap_phi_mux_digit_histogram_8_V_2_phi_fu_1272_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_8_V_1_reg_773 <= digit_histogram_8_V_reg_576;
            end if; 
        end if;
    end process;

    digit_histogram_8_V_3_reg_1851_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_8_V_3_reg_1851 <= digit_histogram_8_V_1_reg_773;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_8_V_3_reg_1851 <= ap_phi_mux_digit_histogram_8_V_4_phi_fu_2363_p32;
            end if; 
        end if;
    end process;

    digit_histogram_8_V_5_reg_3239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_8_V_5_reg_3239 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_8_V_5_reg_3239 <= digit_histogram_8_V_3_reg_1851;
            end if; 
        end if;
    end process;

    digit_histogram_9_V_1_reg_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                digit_histogram_9_V_1_reg_762 <= ap_phi_mux_digit_histogram_9_V_2_phi_fu_1217_p32;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                digit_histogram_9_V_1_reg_762 <= digit_histogram_9_V_reg_564;
            end if; 
        end if;
    end process;

    digit_histogram_9_V_3_reg_1840_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                digit_histogram_9_V_3_reg_1840 <= digit_histogram_9_V_1_reg_762;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                digit_histogram_9_V_3_reg_1840 <= ap_phi_mux_digit_histogram_9_V_4_phi_fu_2308_p32;
            end if; 
        end if;
    end process;

    digit_histogram_9_V_5_reg_3184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_091_0_i_i_reg_1962 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                digit_histogram_9_V_5_reg_3184 <= digit_histogram_0_V_reg_1950;
            elsif ((((p_091_0_i_i_reg_1962 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((p_091_0_i_i_reg_1962 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                digit_histogram_9_V_5_reg_3184 <= digit_histogram_9_V_3_reg_1840;
            end if; 
        end if;
    end process;

    digit_location_0_V_1_reg_5760_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_0_V_1_reg_5760 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_0_V_1_reg_5760 <= ap_phi_mux_digit_location_0_V_s_phi_fu_4905_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_0_V_1_reg_5760 <= ap_phi_reg_pp4_iter1_digit_location_0_V_1_reg_5760;
            end if; 
        end if;
    end process;

    digit_location_0_V_reg_4912_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_0_V_reg_4912 <= re_sort_location_las_reg_3734;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_0_V_reg_4912 <= re_sort_location_las_1_reg_7071;
            end if; 
        end if;
    end process;

    digit_location_0_V_s_reg_4901_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_0_V_s_reg_4901 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_0_V_s_reg_4901 <= digit_location_0_V_1_reg_5760;
            end if; 
        end if;
    end process;

    digit_location_10_V_1_reg_3789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_10_V_1_reg_3789 <= ap_phi_mux_digit_location_10_V_2_phi_fu_4219_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_10_V_1_reg_3789 <= digit_location_10_V_reg_372;
            end if; 
        end if;
    end process;

    digit_location_10_V_3_reg_4791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_10_V_3_reg_4791 <= digit_location_10_V_1_reg_3789;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_10_V_3_reg_4791 <= digit_location_10_V_4_reg_5210;
            end if; 
        end if;
    end process;

    digit_location_10_V_4_reg_5210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_10_V_4_reg_5210 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_10_V_4_reg_5210 <= ap_phi_mux_digit_location_10_V_3_phi_fu_4794_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_10_V_4_reg_5210 <= ap_phi_reg_pp4_iter1_digit_location_10_V_4_reg_5210;
            end if; 
        end if;
    end process;

    digit_location_11_V_1_reg_3778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_11_V_1_reg_3778 <= ap_phi_mux_digit_location_11_V_2_phi_fu_4168_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_11_V_1_reg_3778 <= digit_location_11_V_reg_360;
            end if; 
        end if;
    end process;

    digit_location_11_V_3_reg_4780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_11_V_3_reg_4780 <= digit_location_11_V_1_reg_3778;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_11_V_3_reg_4780 <= digit_location_11_V_4_reg_5155;
            end if; 
        end if;
    end process;

    digit_location_11_V_4_reg_5155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_11_V_4_reg_5155 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_11_V_4_reg_5155 <= ap_phi_mux_digit_location_11_V_3_phi_fu_4783_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_11_V_4_reg_5155 <= ap_phi_reg_pp4_iter1_digit_location_11_V_4_reg_5155;
            end if; 
        end if;
    end process;

    digit_location_12_V_1_reg_3767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_12_V_1_reg_3767 <= ap_phi_mux_digit_location_12_V_2_phi_fu_4117_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_12_V_1_reg_3767 <= digit_location_12_V_reg_348;
            end if; 
        end if;
    end process;

    digit_location_12_V_3_reg_4769_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_12_V_3_reg_4769 <= digit_location_12_V_1_reg_3767;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_12_V_3_reg_4769 <= digit_location_12_V_4_reg_5100;
            end if; 
        end if;
    end process;

    digit_location_12_V_4_reg_5100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_12_V_4_reg_5100 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_12_V_4_reg_5100 <= ap_phi_mux_digit_location_12_V_3_phi_fu_4772_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_12_V_4_reg_5100 <= ap_phi_reg_pp4_iter1_digit_location_12_V_4_reg_5100;
            end if; 
        end if;
    end process;

    digit_location_13_V_1_reg_3756_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_13_V_1_reg_3756 <= ap_phi_mux_digit_location_13_V_2_phi_fu_4066_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_13_V_1_reg_3756 <= digit_location_13_V_reg_336;
            end if; 
        end if;
    end process;

    digit_location_13_V_3_reg_4758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_13_V_3_reg_4758 <= digit_location_13_V_1_reg_3756;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_13_V_3_reg_4758 <= digit_location_13_V_4_reg_5045;
            end if; 
        end if;
    end process;

    digit_location_13_V_4_reg_5045_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_13_V_4_reg_5045 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_13_V_4_reg_5045 <= ap_phi_mux_digit_location_13_V_3_phi_fu_4761_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_13_V_4_reg_5045 <= ap_phi_reg_pp4_iter1_digit_location_13_V_4_reg_5045;
            end if; 
        end if;
    end process;

    digit_location_14_V_2_reg_3745_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_14_V_2_reg_3745 <= ap_phi_mux_digit_location_14_V_3_phi_fu_4015_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_14_V_2_reg_3745 <= digit_location_14_V_reg_324;
            end if; 
        end if;
    end process;

    digit_location_14_V_4_reg_4747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_14_V_4_reg_4747 <= digit_location_14_V_2_reg_3745;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_14_V_4_reg_4747 <= digit_location_14_V_5_reg_4990;
            end if; 
        end if;
    end process;

    digit_location_14_V_5_reg_4990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_14_V_5_reg_4990 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_14_V_5_reg_4990 <= ap_phi_mux_digit_location_14_V_4_phi_fu_4750_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_14_V_5_reg_4990 <= ap_phi_reg_pp4_iter1_digit_location_14_V_5_reg_4990;
            end if; 
        end if;
    end process;

    digit_location_15_V_2_reg_4736_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_15_V_2_reg_4736 <= re_sort_location_las_reg_3734;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_15_V_2_reg_4736 <= digit_location_15_V_3_reg_4935;
            end if; 
        end if;
    end process;

    digit_location_15_V_3_reg_4935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_15_V_3_reg_4935 <= ap_phi_mux_digit_location_15_V_2_phi_fu_4739_p4;
            elsif (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_15_V_3_reg_4935 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_15_V_3_reg_4935 <= ap_phi_reg_pp4_iter1_digit_location_15_V_3_reg_4935;
            end if; 
        end if;
    end process;

    digit_location_1_V_1_reg_3888_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_1_V_1_reg_3888 <= ap_phi_mux_digit_location_1_V_2_phi_fu_4678_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_1_V_1_reg_3888 <= digit_location_1_V_s_reg_480;
            end if; 
        end if;
    end process;

    digit_location_1_V_3_reg_4890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_1_V_3_reg_4890 <= digit_location_1_V_1_reg_3888;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_1_V_3_reg_4890 <= digit_location_1_V_4_reg_5705;
            end if; 
        end if;
    end process;

    digit_location_1_V_4_reg_5705_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_1_V_4_reg_5705 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_1_V_4_reg_5705 <= ap_phi_mux_digit_location_1_V_3_phi_fu_4893_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_1_V_4_reg_5705 <= ap_phi_reg_pp4_iter1_digit_location_1_V_4_reg_5705;
            end if; 
        end if;
    end process;

    digit_location_2_V_1_reg_3877_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_2_V_1_reg_3877 <= ap_phi_mux_digit_location_2_V_2_phi_fu_4627_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_2_V_1_reg_3877 <= digit_location_2_V_s_reg_468;
            end if; 
        end if;
    end process;

    digit_location_2_V_3_reg_4879_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_2_V_3_reg_4879 <= digit_location_2_V_1_reg_3877;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_2_V_3_reg_4879 <= digit_location_2_V_4_reg_5650;
            end if; 
        end if;
    end process;

    digit_location_2_V_4_reg_5650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_2_V_4_reg_5650 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_2_V_4_reg_5650 <= ap_phi_mux_digit_location_2_V_3_phi_fu_4882_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_2_V_4_reg_5650 <= ap_phi_reg_pp4_iter1_digit_location_2_V_4_reg_5650;
            end if; 
        end if;
    end process;

    digit_location_3_V_1_reg_3866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_3_V_1_reg_3866 <= ap_phi_mux_digit_location_3_V_2_phi_fu_4576_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_3_V_1_reg_3866 <= digit_location_3_V_s_reg_456;
            end if; 
        end if;
    end process;

    digit_location_3_V_3_reg_4868_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_3_V_3_reg_4868 <= digit_location_3_V_1_reg_3866;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_3_V_3_reg_4868 <= digit_location_3_V_4_reg_5595;
            end if; 
        end if;
    end process;

    digit_location_3_V_4_reg_5595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_3_V_4_reg_5595 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_3_V_4_reg_5595 <= ap_phi_mux_digit_location_3_V_3_phi_fu_4871_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_3_V_4_reg_5595 <= ap_phi_reg_pp4_iter1_digit_location_3_V_4_reg_5595;
            end if; 
        end if;
    end process;

    digit_location_4_V_1_reg_3855_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_4_V_1_reg_3855 <= ap_phi_mux_digit_location_4_V_2_phi_fu_4525_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_4_V_1_reg_3855 <= digit_location_4_V_s_reg_444;
            end if; 
        end if;
    end process;

    digit_location_4_V_3_reg_4857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_4_V_3_reg_4857 <= digit_location_4_V_1_reg_3855;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_4_V_3_reg_4857 <= digit_location_4_V_4_reg_5540;
            end if; 
        end if;
    end process;

    digit_location_4_V_4_reg_5540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_4_V_4_reg_5540 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_4_V_4_reg_5540 <= ap_phi_mux_digit_location_4_V_3_phi_fu_4860_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_4_V_4_reg_5540 <= ap_phi_reg_pp4_iter1_digit_location_4_V_4_reg_5540;
            end if; 
        end if;
    end process;

    digit_location_5_V_1_reg_3844_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_5_V_1_reg_3844 <= ap_phi_mux_digit_location_5_V_2_phi_fu_4474_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_5_V_1_reg_3844 <= digit_location_5_V_s_reg_432;
            end if; 
        end if;
    end process;

    digit_location_5_V_3_reg_4846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_5_V_3_reg_4846 <= digit_location_5_V_1_reg_3844;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_5_V_3_reg_4846 <= digit_location_5_V_4_reg_5485;
            end if; 
        end if;
    end process;

    digit_location_5_V_4_reg_5485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_5_V_4_reg_5485 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_5_V_4_reg_5485 <= ap_phi_mux_digit_location_5_V_3_phi_fu_4849_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_5_V_4_reg_5485 <= ap_phi_reg_pp4_iter1_digit_location_5_V_4_reg_5485;
            end if; 
        end if;
    end process;

    digit_location_6_V_1_reg_3833_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_6_V_1_reg_3833 <= ap_phi_mux_digit_location_6_V_2_phi_fu_4423_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_6_V_1_reg_3833 <= digit_location_6_V_s_reg_420;
            end if; 
        end if;
    end process;

    digit_location_6_V_3_reg_4835_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_6_V_3_reg_4835 <= digit_location_6_V_1_reg_3833;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_6_V_3_reg_4835 <= digit_location_6_V_4_reg_5430;
            end if; 
        end if;
    end process;

    digit_location_6_V_4_reg_5430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_6_V_4_reg_5430 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_6_V_4_reg_5430 <= ap_phi_mux_digit_location_6_V_3_phi_fu_4838_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_6_V_4_reg_5430 <= ap_phi_reg_pp4_iter1_digit_location_6_V_4_reg_5430;
            end if; 
        end if;
    end process;

    digit_location_7_V_1_reg_3822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_7_V_1_reg_3822 <= ap_phi_mux_digit_location_7_V_2_phi_fu_4372_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_7_V_1_reg_3822 <= digit_location_7_V_s_reg_408;
            end if; 
        end if;
    end process;

    digit_location_7_V_3_reg_4824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_7_V_3_reg_4824 <= digit_location_7_V_1_reg_3822;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_7_V_3_reg_4824 <= digit_location_7_V_4_reg_5375;
            end if; 
        end if;
    end process;

    digit_location_7_V_4_reg_5375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_7_V_4_reg_5375 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_7_V_4_reg_5375 <= ap_phi_mux_digit_location_7_V_3_phi_fu_4827_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_7_V_4_reg_5375 <= ap_phi_reg_pp4_iter1_digit_location_7_V_4_reg_5375;
            end if; 
        end if;
    end process;

    digit_location_8_V_1_reg_3811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_8_V_1_reg_3811 <= ap_phi_mux_digit_location_8_V_2_phi_fu_4321_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_8_V_1_reg_3811 <= digit_location_8_V_s_reg_396;
            end if; 
        end if;
    end process;

    digit_location_8_V_3_reg_4813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_8_V_3_reg_4813 <= digit_location_8_V_1_reg_3811;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_8_V_3_reg_4813 <= digit_location_8_V_4_reg_5320;
            end if; 
        end if;
    end process;

    digit_location_8_V_4_reg_5320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_8_V_4_reg_5320 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_8_V_4_reg_5320 <= ap_phi_mux_digit_location_8_V_3_phi_fu_4816_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_8_V_4_reg_5320 <= ap_phi_reg_pp4_iter1_digit_location_8_V_4_reg_5320;
            end if; 
        end if;
    end process;

    digit_location_9_V_1_reg_3800_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                digit_location_9_V_1_reg_3800 <= ap_phi_mux_digit_location_9_V_2_phi_fu_4270_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                digit_location_9_V_1_reg_3800 <= digit_location_9_V_s_reg_384;
            end if; 
        end if;
    end process;

    digit_location_9_V_3_reg_4802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                digit_location_9_V_3_reg_4802 <= digit_location_9_V_1_reg_3800;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                digit_location_9_V_3_reg_4802 <= digit_location_9_V_4_reg_5265;
            end if; 
        end if;
    end process;

    digit_location_9_V_4_reg_5265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_9_V_4_reg_5265 <= ap_phi_mux_digit_location_0_V_phi_fu_4915_p4;
            elsif ((((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                digit_location_9_V_4_reg_5265 <= ap_phi_mux_digit_location_9_V_3_phi_fu_4805_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                digit_location_9_V_4_reg_5265 <= ap_phi_reg_pp4_iter1_digit_location_9_V_4_reg_5265;
            end if; 
        end if;
    end process;

    i6_0_i_i_reg_3899_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i6_0_i_i_reg_3899 <= i_3_fu_6836_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i6_0_i_i_reg_3899 <= ap_const_lv5_1;
            end if; 
        end if;
    end process;

    i_0_i_i_reg_872_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_0_i_i_reg_872 <= i_fu_6675_p2;
            elsif (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_0_i_i_reg_872 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j5_0_i_i_reg_1763_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j5_0_i_i_reg_1763 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_fu_6685_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                j5_0_i_i_reg_1763 <= j_1_fu_6690_p2;
            end if; 
        end if;
    end process;

    j7_0_i_i_reg_4725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                j7_0_i_i_reg_4725 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_fu_6842_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                j7_0_i_i_reg_4725 <= j_2_fu_6847_p2;
            end if; 
        end if;
    end process;

    j_0_i_i_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_0_i_i_reg_301 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_6640_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_0_i_i_reg_301 <= j_fu_6645_p2;
            end if; 
        end if;
    end process;

    op2_assign_i_reg_684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                op2_assign_i_reg_684 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                op2_assign_i_reg_684 <= shift_fu_6923_p2;
            end if; 
        end if;
    end process;

    p_0149_0_i_i_reg_4923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                p_0149_0_i_i_reg_4923 <= ap_const_lv4_F;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
                p_0149_0_i_i_reg_4923 <= digit_V_1_reg_7051;
            end if; 
        end if;
    end process;

    p_091_0_i_i_reg_1962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_091_0_i_i_reg_1962 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
                p_091_0_i_i_reg_1962 <= digit_V_reg_7007;
            end if; 
        end if;
    end process;

    re_sort_location_las_reg_3734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                re_sort_location_las_reg_3734 <= ap_phi_mux_digit_location_15_V_1_phi_fu_3964_p30;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                re_sort_location_las_reg_3734 <= digit_location_15_V_reg_312;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                digit_V_1_reg_7051 <= current_digit_V_q0;
                re_sort_location_las_1_reg_7071 <= re_sort_location_las_1_fu_6910_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                digit_V_reg_7007 <= digit_V_fu_6707_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                digit_histogram_0_V_1_reg_672 <= digit_histogram_0_V_6_reg_3679;
                digit_histogram_10_s_reg_552 <= digit_histogram_10_5_reg_3129;
                digit_histogram_11_s_reg_540 <= digit_histogram_11_5_reg_3074;
                digit_histogram_12_s_reg_528 <= digit_histogram_12_5_reg_3019;
                digit_histogram_13_s_reg_516 <= digit_histogram_13_5_reg_2964;
                digit_histogram_14_s_reg_504 <= digit_histogram_14_5_reg_2909;
                digit_histogram_15_s_reg_492 <= digit_histogram_15_5_reg_2854;
                digit_histogram_1_V_reg_660 <= digit_histogram_1_V_5_reg_3624;
                digit_histogram_2_V_reg_648 <= digit_histogram_2_V_5_reg_3569;
                digit_histogram_3_V_reg_636 <= digit_histogram_3_V_5_reg_3514;
                digit_histogram_4_V_reg_624 <= digit_histogram_4_V_5_reg_3459;
                digit_histogram_5_V_reg_612 <= digit_histogram_5_V_5_reg_3404;
                digit_histogram_6_V_reg_600 <= digit_histogram_6_V_5_reg_3349;
                digit_histogram_7_V_reg_588 <= digit_histogram_7_V_5_reg_3294;
                digit_histogram_8_V_reg_576 <= digit_histogram_8_V_5_reg_3239;
                digit_histogram_9_V_reg_564 <= digit_histogram_9_V_5_reg_3184;
                digit_location_10_V_reg_372 <= ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32;
                digit_location_11_V_reg_360 <= ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32;
                digit_location_12_V_reg_348 <= ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32;
                digit_location_13_V_reg_336 <= ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32;
                digit_location_14_V_reg_324 <= ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32;
                digit_location_15_V_reg_312 <= ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32;
                digit_location_1_V_s_reg_480 <= ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32;
                digit_location_2_V_s_reg_468 <= ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32;
                digit_location_3_V_s_reg_456 <= ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32;
                digit_location_4_V_s_reg_444 <= ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32;
                digit_location_5_V_s_reg_432 <= ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32;
                digit_location_6_V_s_reg_420 <= ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32;
                digit_location_7_V_s_reg_408 <= ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32;
                digit_location_8_V_s_reg_396 <= ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32;
                digit_location_9_V_s_reg_384 <= ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln23_reg_6936 <= icmp_ln23_fu_6640_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln40_reg_6981 <= icmp_ln40_fu_6685_p2;
                icmp_ln40_reg_6981_pp2_iter1_reg <= icmp_ln40_reg_6981;
                    zext_ln43_reg_6990_pp2_iter1_reg(8 downto 0) <= zext_ln43_reg_6990(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln67_reg_7031 <= icmp_ln67_fu_6842_p2;
                icmp_ln67_reg_7031_pp4_iter1_reg <= icmp_ln67_reg_7031;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                location_curr_V_reg_7056 <= location_curr_V_fu_6902_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_fu_6640_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln25_reg_6945(8 downto 0) <= zext_ln25_fu_6651_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_6657_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    zext_ln29_reg_6965(5 downto 0) <= zext_ln29_fu_6665_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_fu_6685_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                    zext_ln43_reg_6990(8 downto 0) <= zext_ln43_fu_6696_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_fu_6842_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                    zext_ln69_reg_7040(8 downto 0) <= zext_ln69_fu_6853_p1(8 downto 0);
            end if;
        end if;
    end process;
    zext_ln25_reg_6945(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln29_reg_6965(31 downto 6) <= "00000000000000000000000000";
    zext_ln43_reg_6990(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln43_reg_6990_pp2_iter1_reg(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln69_reg_7040(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln23_fu_6640_p2, ap_enable_reg_pp0_iter0, tmp_fu_6657_p3, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_block_pp0_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp4_stage0_subdone, icmp_ln31_fu_6669_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln23_fu_6640_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln23_fu_6640_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((tmp_fu_6657_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(7);
    ap_CS_fsm_state12 <= ap_CS_fsm(8);
    ap_CS_fsm_state13 <= ap_CS_fsm(9);
    ap_CS_fsm_state17 <= ap_CS_fsm(11);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp4_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1473_assign_proc : process(icmp_ln58_fu_6767_p2, trunc_ln60_fu_6773_p1)
    begin
                ap_condition_1473 <= (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln23_fu_6640_p2)
    begin
        if ((icmp_ln23_fu_6640_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter1_state15_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_condition_pp4_exit_iter1_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter1_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, tmp_fu_6657_p3, ap_CS_fsm_state5)
    begin
        if (((tmp_fu_6657_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_0_V_3_phi_fu_1712_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_0_V_2_reg_861, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_0_V_3_phi_fu_1712_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_0_V_3_phi_fu_1712_p32 <= digit_histogram_0_V_2_reg_861;
        else 
            ap_phi_mux_digit_histogram_0_V_3_phi_fu_1712_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_0_V_5_phi_fu_2803_p32_assign_proc : process(digit_histogram_0_V_4_reg_1939, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_0_V_5_reg_2799)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_0_V_5_phi_fu_2803_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_0_V_5_phi_fu_2803_p32 <= digit_histogram_0_V_4_reg_1939;
        else 
            ap_phi_mux_digit_histogram_0_V_5_phi_fu_2803_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_0_V_5_reg_2799;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_10_2_phi_fu_1162_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_10_1_reg_751, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_10_2_phi_fu_1162_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_10_2_phi_fu_1162_p32 <= digit_histogram_10_1_reg_751;
        else 
            ap_phi_mux_digit_histogram_10_2_phi_fu_1162_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_10_4_phi_fu_2253_p32_assign_proc : process(digit_histogram_10_3_reg_1829, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2249)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_10_4_phi_fu_2253_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_10_4_phi_fu_2253_p32 <= digit_histogram_10_3_reg_1829;
        else 
            ap_phi_mux_digit_histogram_10_4_phi_fu_2253_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2249;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_11_2_phi_fu_1107_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_11_1_reg_740, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_11_2_phi_fu_1107_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_11_2_phi_fu_1107_p32 <= digit_histogram_11_1_reg_740;
        else 
            ap_phi_mux_digit_histogram_11_2_phi_fu_1107_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_11_4_phi_fu_2198_p32_assign_proc : process(digit_histogram_11_3_reg_1818, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2194)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_11_4_phi_fu_2198_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_11_4_phi_fu_2198_p32 <= digit_histogram_11_3_reg_1818;
        else 
            ap_phi_mux_digit_histogram_11_4_phi_fu_2198_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2194;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_12_2_phi_fu_1052_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_12_1_reg_729, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_12_2_phi_fu_1052_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_12_2_phi_fu_1052_p32 <= digit_histogram_12_1_reg_729;
        else 
            ap_phi_mux_digit_histogram_12_2_phi_fu_1052_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_12_4_phi_fu_2143_p32_assign_proc : process(digit_histogram_12_3_reg_1807, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2139)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_12_4_phi_fu_2143_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_12_4_phi_fu_2143_p32 <= digit_histogram_12_3_reg_1807;
        else 
            ap_phi_mux_digit_histogram_12_4_phi_fu_2143_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2139;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_13_2_phi_fu_997_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_13_1_reg_718, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_13_2_phi_fu_997_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_13_2_phi_fu_997_p32 <= digit_histogram_13_1_reg_718;
        else 
            ap_phi_mux_digit_histogram_13_2_phi_fu_997_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_13_4_phi_fu_2088_p32_assign_proc : process(digit_histogram_13_3_reg_1796, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2084)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_13_4_phi_fu_2088_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_13_4_phi_fu_2088_p32 <= digit_histogram_13_3_reg_1796;
        else 
            ap_phi_mux_digit_histogram_13_4_phi_fu_2088_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2084;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_14_2_phi_fu_942_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_14_1_reg_707, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_14_2_phi_fu_942_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_14_2_phi_fu_942_p32 <= digit_histogram_14_1_reg_707;
        else 
            ap_phi_mux_digit_histogram_14_2_phi_fu_942_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_14_4_phi_fu_2033_p32_assign_proc : process(digit_histogram_14_3_reg_1785, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2029)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_14_4_phi_fu_2033_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_14_4_phi_fu_2033_p32 <= digit_histogram_14_3_reg_1785;
        else 
            ap_phi_mux_digit_histogram_14_4_phi_fu_2033_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2029;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_15_2_phi_fu_887_p32_assign_proc : process(ap_CS_fsm_state6, digit_histogram_15_1_reg_696, icmp_ln31_fu_6669_p2, trunc_ln321_fu_6681_p1)
    begin
        if ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_15_2_phi_fu_887_p32 <= digit_histogram_15_1_reg_696;
        elsif (((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_15_2_phi_fu_887_p32 <= ap_const_lv9_0;
        else 
            ap_phi_mux_digit_histogram_15_2_phi_fu_887_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_15_4_phi_fu_1978_p32_assign_proc : process(digit_histogram_15_3_reg_1774, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_1974)
    begin
        if ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_15_4_phi_fu_1978_p32 <= digit_histogram_15_3_reg_1774;
        elsif (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_15_4_phi_fu_1978_p32 <= digit_histogram_0_V_reg_1950;
        else 
            ap_phi_mux_digit_histogram_15_4_phi_fu_1978_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_1974;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_1_V_2_phi_fu_1657_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_1_V_1_reg_850, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_1_V_2_phi_fu_1657_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_1_V_2_phi_fu_1657_p32 <= digit_histogram_1_V_1_reg_850;
        else 
            ap_phi_mux_digit_histogram_1_V_2_phi_fu_1657_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_1_V_4_phi_fu_2748_p32_assign_proc : process(digit_histogram_1_V_3_reg_1928, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2744)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_1_V_4_phi_fu_2748_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_1_V_4_phi_fu_2748_p32 <= digit_histogram_1_V_3_reg_1928;
        else 
            ap_phi_mux_digit_histogram_1_V_4_phi_fu_2748_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2744;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_2_V_2_phi_fu_1602_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_2_V_1_reg_839, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_2_V_2_phi_fu_1602_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_2_V_2_phi_fu_1602_p32 <= digit_histogram_2_V_1_reg_839;
        else 
            ap_phi_mux_digit_histogram_2_V_2_phi_fu_1602_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_2_V_4_phi_fu_2693_p32_assign_proc : process(digit_histogram_2_V_3_reg_1917, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2689)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_2_V_4_phi_fu_2693_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_2_V_4_phi_fu_2693_p32 <= digit_histogram_2_V_3_reg_1917;
        else 
            ap_phi_mux_digit_histogram_2_V_4_phi_fu_2693_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2689;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_3_V_2_phi_fu_1547_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_3_V_1_reg_828, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_3_V_2_phi_fu_1547_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_3_V_2_phi_fu_1547_p32 <= digit_histogram_3_V_1_reg_828;
        else 
            ap_phi_mux_digit_histogram_3_V_2_phi_fu_1547_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_3_V_4_phi_fu_2638_p32_assign_proc : process(digit_histogram_3_V_3_reg_1906, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2634)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_3_V_4_phi_fu_2638_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_3_V_4_phi_fu_2638_p32 <= digit_histogram_3_V_3_reg_1906;
        else 
            ap_phi_mux_digit_histogram_3_V_4_phi_fu_2638_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2634;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_4_V_2_phi_fu_1492_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_4_V_1_reg_817, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_4_V_2_phi_fu_1492_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_4_V_2_phi_fu_1492_p32 <= digit_histogram_4_V_1_reg_817;
        else 
            ap_phi_mux_digit_histogram_4_V_2_phi_fu_1492_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_4_V_4_phi_fu_2583_p32_assign_proc : process(digit_histogram_4_V_3_reg_1895, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2579)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_4_V_4_phi_fu_2583_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_4_V_4_phi_fu_2583_p32 <= digit_histogram_4_V_3_reg_1895;
        else 
            ap_phi_mux_digit_histogram_4_V_4_phi_fu_2583_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2579;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_5_V_2_phi_fu_1437_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_5_V_1_reg_806, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_5_V_2_phi_fu_1437_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_5_V_2_phi_fu_1437_p32 <= digit_histogram_5_V_1_reg_806;
        else 
            ap_phi_mux_digit_histogram_5_V_2_phi_fu_1437_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32_assign_proc : process(digit_histogram_5_V_3_reg_1884, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2524)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32 <= digit_histogram_5_V_3_reg_1884;
        else 
            ap_phi_mux_digit_histogram_5_V_4_phi_fu_2528_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2524;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_6_V_2_phi_fu_1382_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_6_V_1_reg_795, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_6_V_2_phi_fu_1382_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_6_V_2_phi_fu_1382_p32 <= digit_histogram_6_V_1_reg_795;
        else 
            ap_phi_mux_digit_histogram_6_V_2_phi_fu_1382_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_6_V_4_phi_fu_2473_p32_assign_proc : process(digit_histogram_6_V_3_reg_1873, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2469)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_6_V_4_phi_fu_2473_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_6_V_4_phi_fu_2473_p32 <= digit_histogram_6_V_3_reg_1873;
        else 
            ap_phi_mux_digit_histogram_6_V_4_phi_fu_2473_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2469;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_7_V_2_phi_fu_1327_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_7_V_1_reg_784, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_7_V_2_phi_fu_1327_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_7_V_2_phi_fu_1327_p32 <= digit_histogram_7_V_1_reg_784;
        else 
            ap_phi_mux_digit_histogram_7_V_2_phi_fu_1327_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_7_V_4_phi_fu_2418_p32_assign_proc : process(digit_histogram_7_V_3_reg_1862, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2414)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_7_V_4_phi_fu_2418_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_7_V_4_phi_fu_2418_p32 <= digit_histogram_7_V_3_reg_1862;
        else 
            ap_phi_mux_digit_histogram_7_V_4_phi_fu_2418_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2414;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_8_V_2_phi_fu_1272_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_8_V_1_reg_773, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_8_V_2_phi_fu_1272_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_8_V_2_phi_fu_1272_p32 <= digit_histogram_8_V_1_reg_773;
        else 
            ap_phi_mux_digit_histogram_8_V_2_phi_fu_1272_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_8_V_4_phi_fu_2363_p32_assign_proc : process(digit_histogram_8_V_3_reg_1851, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2359)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_8_V_4_phi_fu_2363_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_8_V_4_phi_fu_2363_p32 <= digit_histogram_8_V_3_reg_1851;
        else 
            ap_phi_mux_digit_histogram_8_V_4_phi_fu_2363_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2359;
        end if; 
    end process;


    ap_phi_mux_digit_histogram_9_V_2_phi_fu_1217_p32_assign_proc : process(ap_CS_fsm_state6, icmp_ln31_fu_6669_p2, digit_histogram_9_V_1_reg_762, trunc_ln321_fu_6681_p1)
    begin
        if (((trunc_ln321_fu_6681_p1 = ap_const_lv4_9) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_digit_histogram_9_V_2_phi_fu_1217_p32 <= ap_const_lv9_0;
        elsif ((((trunc_ln321_fu_6681_p1 = ap_const_lv4_0) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_1) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_2) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_3) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_4) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_5) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_6) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_7) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_8) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_A) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_B) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_C) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_D) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_E) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((trunc_ln321_fu_6681_p1 = ap_const_lv4_F) and (icmp_ln31_fu_6669_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            ap_phi_mux_digit_histogram_9_V_2_phi_fu_1217_p32 <= digit_histogram_9_V_1_reg_762;
        else 
            ap_phi_mux_digit_histogram_9_V_2_phi_fu_1217_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_histogram_9_V_4_phi_fu_2308_p32_assign_proc : process(digit_histogram_9_V_3_reg_1840, digit_histogram_0_V_reg_1950, icmp_ln40_reg_6981_pp2_iter1_reg, ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4, ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2304)
    begin
        if (((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_9) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_digit_histogram_9_V_4_phi_fu_2308_p32 <= digit_histogram_0_V_reg_1950;
        elsif ((((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_0) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_1) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_2) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_3) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_4) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_5) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_6) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_7) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_8) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_A) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_B) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_C) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_D) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_E) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)) or ((ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 = ap_const_lv4_F) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_digit_histogram_9_V_4_phi_fu_2308_p32 <= digit_histogram_9_V_3_reg_1840;
        else 
            ap_phi_mux_digit_histogram_9_V_4_phi_fu_2308_p32 <= ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2304;
        end if; 
    end process;


    ap_phi_mux_digit_location_0_V_phi_fu_4915_p4_assign_proc : process(digit_location_0_V_reg_4912, icmp_ln67_reg_7031_pp4_iter1_reg, re_sort_location_las_1_reg_7071, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_0_V_phi_fu_4915_p4 <= re_sort_location_las_1_reg_7071;
        else 
            ap_phi_mux_digit_location_0_V_phi_fu_4915_p4 <= digit_location_0_V_reg_4912;
        end if; 
    end process;


    ap_phi_mux_digit_location_0_V_s_phi_fu_4905_p4_assign_proc : process(digit_location_0_V_s_reg_4901, digit_location_0_V_1_reg_5760, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_0_V_s_phi_fu_4905_p4 <= digit_location_0_V_1_reg_5760;
        else 
            ap_phi_mux_digit_location_0_V_s_phi_fu_4905_p4 <= digit_location_0_V_s_reg_4901;
        end if; 
    end process;


    ap_phi_mux_digit_location_10_V_2_phi_fu_4219_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_10_V_1_reg_3789, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_10_V_2_phi_fu_4219_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_10_V_2_phi_fu_4219_p30 <= digit_location_10_V_1_reg_3789;
        else 
            ap_phi_mux_digit_location_10_V_2_phi_fu_4219_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_10_V_3_phi_fu_4794_p4_assign_proc : process(digit_location_10_V_3_reg_4791, digit_location_10_V_4_reg_5210, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_10_V_3_phi_fu_4794_p4 <= digit_location_10_V_4_reg_5210;
        else 
            ap_phi_mux_digit_location_10_V_3_phi_fu_4794_p4 <= digit_location_10_V_3_reg_4791;
        end if; 
    end process;


    ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32_assign_proc : process(digit_location_10_V_3_reg_4791, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A))) then 
            ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32 <= digit_location_10_V_3_reg_4791;
        else 
            ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_11_V_2_phi_fu_4168_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_11_V_1_reg_3778, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_11_V_2_phi_fu_4168_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_11_V_2_phi_fu_4168_p30 <= digit_location_11_V_1_reg_3778;
        else 
            ap_phi_mux_digit_location_11_V_2_phi_fu_4168_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_11_V_3_phi_fu_4783_p4_assign_proc : process(digit_location_11_V_3_reg_4780, digit_location_11_V_4_reg_5155, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_11_V_3_phi_fu_4783_p4 <= digit_location_11_V_4_reg_5155;
        else 
            ap_phi_mux_digit_location_11_V_3_phi_fu_4783_p4 <= digit_location_11_V_3_reg_4780;
        end if; 
    end process;


    ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32_assign_proc : process(digit_location_11_V_3_reg_4780, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B))) then 
            ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32 <= digit_location_11_V_3_reg_4780;
        else 
            ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_12_V_2_phi_fu_4117_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_12_V_1_reg_3767, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_12_V_2_phi_fu_4117_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_12_V_2_phi_fu_4117_p30 <= digit_location_12_V_1_reg_3767;
        else 
            ap_phi_mux_digit_location_12_V_2_phi_fu_4117_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_12_V_3_phi_fu_4772_p4_assign_proc : process(digit_location_12_V_3_reg_4769, digit_location_12_V_4_reg_5100, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_12_V_3_phi_fu_4772_p4 <= digit_location_12_V_4_reg_5100;
        else 
            ap_phi_mux_digit_location_12_V_3_phi_fu_4772_p4 <= digit_location_12_V_3_reg_4769;
        end if; 
    end process;


    ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32_assign_proc : process(digit_location_12_V_3_reg_4769, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C))) then 
            ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32 <= digit_location_12_V_3_reg_4769;
        else 
            ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_13_V_2_phi_fu_4066_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_13_V_1_reg_3756, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_13_V_2_phi_fu_4066_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_13_V_2_phi_fu_4066_p30 <= digit_location_13_V_1_reg_3756;
        else 
            ap_phi_mux_digit_location_13_V_2_phi_fu_4066_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_13_V_3_phi_fu_4761_p4_assign_proc : process(digit_location_13_V_3_reg_4758, digit_location_13_V_4_reg_5045, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_13_V_3_phi_fu_4761_p4 <= digit_location_13_V_4_reg_5045;
        else 
            ap_phi_mux_digit_location_13_V_3_phi_fu_4761_p4 <= digit_location_13_V_3_reg_4758;
        end if; 
    end process;


    ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32_assign_proc : process(digit_location_13_V_3_reg_4758, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D))) then 
            ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32 <= digit_location_13_V_3_reg_4758;
        else 
            ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_14_V_3_phi_fu_4015_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_14_V_2_reg_3745, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_14_V_3_phi_fu_4015_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_14_V_3_phi_fu_4015_p30 <= digit_location_14_V_2_reg_3745;
        else 
            ap_phi_mux_digit_location_14_V_3_phi_fu_4015_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_14_V_4_phi_fu_4750_p4_assign_proc : process(digit_location_14_V_4_reg_4747, digit_location_14_V_5_reg_4990, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_14_V_4_phi_fu_4750_p4 <= digit_location_14_V_5_reg_4990;
        else 
            ap_phi_mux_digit_location_14_V_4_phi_fu_4750_p4 <= digit_location_14_V_4_reg_4747;
        end if; 
    end process;


    ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32_assign_proc : process(digit_location_14_V_4_reg_4747, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E))) then 
            ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32 <= digit_location_14_V_4_reg_4747;
        else 
            ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_15_V_1_phi_fu_3964_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, re_sort_location_las_reg_3734, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            ap_phi_mux_digit_location_15_V_1_phi_fu_3964_p30 <= re_sort_location_las_reg_3734;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))))) then 
            ap_phi_mux_digit_location_15_V_1_phi_fu_3964_p30 <= digit_location_1_V_fu_6815_p2;
        else 
            ap_phi_mux_digit_location_15_V_1_phi_fu_3964_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_15_V_2_phi_fu_4739_p4_assign_proc : process(digit_location_15_V_2_reg_4736, digit_location_15_V_3_reg_4935, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_15_V_2_phi_fu_4739_p4 <= digit_location_15_V_3_reg_4935;
        else 
            ap_phi_mux_digit_location_15_V_2_phi_fu_4739_p4 <= digit_location_15_V_2_reg_4736;
        end if; 
    end process;


    ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32_assign_proc : process(digit_location_15_V_2_reg_4736, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)))) then 
            ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32 <= digit_location_15_V_2_reg_4736;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F))) then 
            ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32 <= digit_location_0_V_reg_4912;
        else 
            ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_1_V_2_phi_fu_4678_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_1_V_1_reg_3888, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_1_V_2_phi_fu_4678_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_1_V_2_phi_fu_4678_p30 <= digit_location_1_V_1_reg_3888;
        else 
            ap_phi_mux_digit_location_1_V_2_phi_fu_4678_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_1_V_3_phi_fu_4893_p4_assign_proc : process(digit_location_1_V_3_reg_4890, digit_location_1_V_4_reg_5705, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_1_V_3_phi_fu_4893_p4 <= digit_location_1_V_4_reg_5705;
        else 
            ap_phi_mux_digit_location_1_V_3_phi_fu_4893_p4 <= digit_location_1_V_3_reg_4890;
        end if; 
    end process;


    ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32_assign_proc : process(digit_location_1_V_3_reg_4890, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1))) then 
            ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32 <= digit_location_1_V_3_reg_4890;
        else 
            ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_2_V_2_phi_fu_4627_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_2_V_1_reg_3877, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_2_V_2_phi_fu_4627_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_2_V_2_phi_fu_4627_p30 <= digit_location_2_V_1_reg_3877;
        else 
            ap_phi_mux_digit_location_2_V_2_phi_fu_4627_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_2_V_3_phi_fu_4882_p4_assign_proc : process(digit_location_2_V_3_reg_4879, digit_location_2_V_4_reg_5650, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_2_V_3_phi_fu_4882_p4 <= digit_location_2_V_4_reg_5650;
        else 
            ap_phi_mux_digit_location_2_V_3_phi_fu_4882_p4 <= digit_location_2_V_3_reg_4879;
        end if; 
    end process;


    ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32_assign_proc : process(digit_location_2_V_3_reg_4879, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2))) then 
            ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32 <= digit_location_2_V_3_reg_4879;
        else 
            ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_3_V_2_phi_fu_4576_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_3_V_1_reg_3866, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_3_V_2_phi_fu_4576_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_3_V_2_phi_fu_4576_p30 <= digit_location_3_V_1_reg_3866;
        else 
            ap_phi_mux_digit_location_3_V_2_phi_fu_4576_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_3_V_3_phi_fu_4871_p4_assign_proc : process(digit_location_3_V_3_reg_4868, digit_location_3_V_4_reg_5595, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_3_V_3_phi_fu_4871_p4 <= digit_location_3_V_4_reg_5595;
        else 
            ap_phi_mux_digit_location_3_V_3_phi_fu_4871_p4 <= digit_location_3_V_3_reg_4868;
        end if; 
    end process;


    ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32_assign_proc : process(digit_location_3_V_3_reg_4868, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3))) then 
            ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32 <= digit_location_3_V_3_reg_4868;
        else 
            ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_4_V_2_phi_fu_4525_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_4_V_1_reg_3855, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_4_V_2_phi_fu_4525_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_4_V_2_phi_fu_4525_p30 <= digit_location_4_V_1_reg_3855;
        else 
            ap_phi_mux_digit_location_4_V_2_phi_fu_4525_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_4_V_3_phi_fu_4860_p4_assign_proc : process(digit_location_4_V_3_reg_4857, digit_location_4_V_4_reg_5540, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_4_V_3_phi_fu_4860_p4 <= digit_location_4_V_4_reg_5540;
        else 
            ap_phi_mux_digit_location_4_V_3_phi_fu_4860_p4 <= digit_location_4_V_3_reg_4857;
        end if; 
    end process;


    ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32_assign_proc : process(digit_location_4_V_3_reg_4857, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4))) then 
            ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32 <= digit_location_4_V_3_reg_4857;
        else 
            ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_5_V_2_phi_fu_4474_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_5_V_1_reg_3844, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_5_V_2_phi_fu_4474_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_5_V_2_phi_fu_4474_p30 <= digit_location_5_V_1_reg_3844;
        else 
            ap_phi_mux_digit_location_5_V_2_phi_fu_4474_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_5_V_3_phi_fu_4849_p4_assign_proc : process(digit_location_5_V_3_reg_4846, digit_location_5_V_4_reg_5485, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_5_V_3_phi_fu_4849_p4 <= digit_location_5_V_4_reg_5485;
        else 
            ap_phi_mux_digit_location_5_V_3_phi_fu_4849_p4 <= digit_location_5_V_3_reg_4846;
        end if; 
    end process;


    ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32_assign_proc : process(digit_location_5_V_3_reg_4846, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5))) then 
            ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32 <= digit_location_5_V_3_reg_4846;
        else 
            ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_6_V_2_phi_fu_4423_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_6_V_1_reg_3833, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_6_V_2_phi_fu_4423_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_6_V_2_phi_fu_4423_p30 <= digit_location_6_V_1_reg_3833;
        else 
            ap_phi_mux_digit_location_6_V_2_phi_fu_4423_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_6_V_3_phi_fu_4838_p4_assign_proc : process(digit_location_6_V_3_reg_4835, digit_location_6_V_4_reg_5430, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_6_V_3_phi_fu_4838_p4 <= digit_location_6_V_4_reg_5430;
        else 
            ap_phi_mux_digit_location_6_V_3_phi_fu_4838_p4 <= digit_location_6_V_3_reg_4835;
        end if; 
    end process;


    ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32_assign_proc : process(digit_location_6_V_3_reg_4835, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6))) then 
            ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32 <= digit_location_6_V_3_reg_4835;
        else 
            ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_7_V_2_phi_fu_4372_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_7_V_1_reg_3822, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_7_V_2_phi_fu_4372_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_7_V_2_phi_fu_4372_p30 <= digit_location_7_V_1_reg_3822;
        else 
            ap_phi_mux_digit_location_7_V_2_phi_fu_4372_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_7_V_3_phi_fu_4827_p4_assign_proc : process(digit_location_7_V_3_reg_4824, digit_location_7_V_4_reg_5375, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_7_V_3_phi_fu_4827_p4 <= digit_location_7_V_4_reg_5375;
        else 
            ap_phi_mux_digit_location_7_V_3_phi_fu_4827_p4 <= digit_location_7_V_3_reg_4824;
        end if; 
    end process;


    ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32_assign_proc : process(digit_location_7_V_3_reg_4824, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7))) then 
            ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32 <= digit_location_7_V_3_reg_4824;
        else 
            ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_8_V_2_phi_fu_4321_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_8_V_1_reg_3811, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_8_V_2_phi_fu_4321_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_8_V_2_phi_fu_4321_p30 <= digit_location_8_V_1_reg_3811;
        else 
            ap_phi_mux_digit_location_8_V_2_phi_fu_4321_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_8_V_3_phi_fu_4816_p4_assign_proc : process(digit_location_8_V_3_reg_4813, digit_location_8_V_4_reg_5320, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_8_V_3_phi_fu_4816_p4 <= digit_location_8_V_4_reg_5320;
        else 
            ap_phi_mux_digit_location_8_V_3_phi_fu_4816_p4 <= digit_location_8_V_3_reg_4813;
        end if; 
    end process;


    ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32_assign_proc : process(digit_location_8_V_3_reg_4813, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8))) then 
            ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32 <= digit_location_8_V_3_reg_4813;
        else 
            ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_9_V_2_phi_fu_4270_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_9_V_1_reg_3800, trunc_ln60_fu_6773_p1, digit_location_1_V_fu_6815_p2)
    begin
        if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_digit_location_9_V_2_phi_fu_4270_p30 <= digit_location_1_V_fu_6815_p2;
        elsif ((((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (((trunc_ln60_fu_6773_p1 = ap_const_lv4_0) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)) or ((trunc_ln60_fu_6773_p1 = ap_const_lv4_F) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0)))))) then 
            ap_phi_mux_digit_location_9_V_2_phi_fu_4270_p30 <= digit_location_9_V_1_reg_3800;
        else 
            ap_phi_mux_digit_location_9_V_2_phi_fu_4270_p30 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_digit_location_9_V_3_phi_fu_4805_p4_assign_proc : process(digit_location_9_V_3_reg_4802, digit_location_9_V_4_reg_5265, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_digit_location_9_V_3_phi_fu_4805_p4 <= digit_location_9_V_4_reg_5265;
        else 
            ap_phi_mux_digit_location_9_V_3_phi_fu_4805_p4 <= digit_location_9_V_3_reg_4802;
        end if; 
    end process;


    ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32_assign_proc : process(digit_location_9_V_3_reg_4802, digit_location_0_V_reg_4912, p_0149_0_i_i_reg_4923, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_9))) then 
            ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32 <= digit_location_0_V_reg_4912;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_0)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_1)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_2)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_3)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_4)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_5)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_6)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_7)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_8)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_A)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_B)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_C)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_D)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_E)) or ((ap_const_logic_1 = ap_CS_fsm_state17) and (p_0149_0_i_i_reg_4923 = ap_const_lv4_F)))) then 
            ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32 <= digit_location_9_V_3_reg_4802;
        else 
            ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32 <= "XXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4_assign_proc : process(p_0149_0_i_i_reg_4923, icmp_ln67_reg_7031_pp4_iter1_reg, digit_V_1_reg_7051, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0)
    begin
        if (((icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 <= digit_V_1_reg_7051;
        else 
            ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 <= p_0149_0_i_i_reg_4923;
        end if; 
    end process;

    ap_phi_mux_p_091_0_i_i_phi_fu_1966_p4 <= p_091_0_i_i_reg_1962;

    ap_phi_mux_phi_ln215_phi_fu_3913_p30_assign_proc : process(ap_CS_fsm_state12, icmp_ln58_fu_6767_p2, digit_location_14_V_2_reg_3745, digit_location_13_V_1_reg_3756, digit_location_12_V_1_reg_3767, digit_location_11_V_1_reg_3778, digit_location_10_V_1_reg_3789, digit_location_9_V_1_reg_3800, digit_location_8_V_1_reg_3811, digit_location_7_V_1_reg_3822, digit_location_6_V_1_reg_3833, digit_location_5_V_1_reg_3844, digit_location_4_V_1_reg_3855, digit_location_3_V_1_reg_3866, digit_location_2_V_1_reg_3877, digit_location_1_V_1_reg_3888, trunc_ln60_fu_6773_p1, ap_condition_1473)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
            if (((trunc_ln60_fu_6773_p1 = ap_const_lv4_1) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= ap_const_lv9_0;
            elsif ((ap_const_boolean_1 = ap_condition_1473)) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_14_V_2_reg_3745;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_E) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_13_V_1_reg_3756;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_D) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_12_V_1_reg_3767;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_C) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_11_V_1_reg_3778;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_B) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_10_V_1_reg_3789;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_A) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_9_V_1_reg_3800;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_9) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_8_V_1_reg_3811;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_8) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_7_V_1_reg_3822;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_7) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_6_V_1_reg_3833;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_6) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_5_V_1_reg_3844;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_5) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_4_V_1_reg_3855;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_4) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_3_V_1_reg_3866;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_3) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_2_V_1_reg_3877;
            elsif (((trunc_ln60_fu_6773_p1 = ap_const_lv4_2) and (icmp_ln58_fu_6767_p2 = ap_const_lv1_0))) then 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= digit_location_1_V_1_reg_3888;
            else 
                ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= "XXXXXXXXX";
            end if;
        else 
            ap_phi_mux_phi_ln215_phi_fu_3913_p30 <= "XXXXXXXXX";
        end if; 
    end process;

    ap_phi_reg_pp2_iter2_digit_histogram_0_V_5_reg_2799 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_10_4_reg_2249 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_11_4_reg_2194 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_12_4_reg_2139 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_13_4_reg_2084 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_14_4_reg_2029 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_15_4_reg_1974 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_1_V_4_reg_2744 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_2_V_4_reg_2689 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_3_V_4_reg_2634 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_4_V_4_reg_2579 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_5_V_4_reg_2524 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_6_V_4_reg_2469 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_7_V_4_reg_2414 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_8_V_4_reg_2359 <= "XXXXXXXXX";
    ap_phi_reg_pp2_iter2_digit_histogram_9_V_4_reg_2304 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_0_V_1_reg_5760 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_10_V_4_reg_5210 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_11_V_4_reg_5155 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_12_V_4_reg_5100 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_13_V_4_reg_5045 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_14_V_5_reg_4990 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_15_V_3_reg_4935 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_1_V_4_reg_5705 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_2_V_4_reg_5650 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_3_V_4_reg_5595 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_4_V_4_reg_5540 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_5_V_4_reg_5485 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_6_V_4_reg_5430 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_7_V_4_reg_5375 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_8_V_4_reg_5320 <= "XXXXXXXXX";
    ap_phi_reg_pp4_iter1_digit_location_9_V_4_reg_5265 <= "XXXXXXXXX";

    ap_ready_assign_proc : process(tmp_fu_6657_p3, ap_CS_fsm_state5)
    begin
        if (((tmp_fu_6657_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    compute_histogram_hi_fu_6761_p2 <= std_logic_vector(unsigned(histogram_curr_V_fu_6753_p3) + unsigned(ap_const_lv9_1));

    current_digit_V_address0_assign_proc : process(zext_ln43_reg_6990_pp2_iter1_reg, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, zext_ln69_fu_6853_p1, ap_block_pp4_stage0, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            current_digit_V_address0 <= zext_ln69_fu_6853_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            current_digit_V_address0 <= zext_ln43_reg_6990_pp2_iter1_reg(8 - 1 downto 0);
        else 
            current_digit_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    current_digit_V_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then 
            current_digit_V_ce0 <= ap_const_logic_1;
        else 
            current_digit_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_digit_V_we0_assign_proc : process(ap_block_pp2_stage0_11001, icmp_ln40_reg_6981_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            current_digit_V_we0 <= ap_const_logic_1;
        else 
            current_digit_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    digit_V_fu_6707_p1 <= lshr_ln1503_fu_6702_p2(4 - 1 downto 0);
    digit_location_1_V_fu_6815_p2 <= std_logic_vector(unsigned(phi_ln215_1_i_fu_6777_p18) + unsigned(ap_phi_mux_phi_ln215_phi_fu_3913_p30));
    histogram_curr_V_fu_6753_p3 <= 
        digit_histogram_0_V_reg_1950 when (icmp_ln879_fu_6711_p2(0) = '1') else 
        tmp_i_fu_6716_p18;
    i_3_fu_6836_p2 <= std_logic_vector(unsigned(i6_0_i_i_reg_3899) + unsigned(ap_const_lv5_1));
    i_fu_6675_p2 <= std_logic_vector(unsigned(i_0_i_i_reg_872) + unsigned(ap_const_lv5_1));
    icmp_ln23_fu_6640_p2 <= "1" when (j_0_i_i_reg_301 = extLd8_loc_channel) else "0";
    icmp_ln31_fu_6669_p2 <= "1" when (i_0_i_i_reg_872 = ap_const_lv5_10) else "0";
    icmp_ln40_fu_6685_p2 <= "1" when (j5_0_i_i_reg_1763 = extLd8_loc_channel) else "0";
    icmp_ln58_fu_6767_p2 <= "1" when (i6_0_i_i_reg_3899 = ap_const_lv5_10) else "0";
    icmp_ln67_fu_6842_p2 <= "1" when (j7_0_i_i_reg_4725 = extLd8_loc_channel) else "0";
    icmp_ln879_2_fu_6858_p2 <= "1" when (ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 = current_digit_V_q0) else "0";
    icmp_ln879_fu_6711_p2 <= "1" when (digit_V_reg_7007 = p_091_0_i_i_reg_1962) else "0";
    in_frequency_V_address0 <= zext_ln25_fu_6651_p1(8 - 1 downto 0);

    in_frequency_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_frequency_V_ce0 <= ap_const_logic_1;
        else 
            in_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_value_V_address0 <= zext_ln25_fu_6651_p1(8 - 1 downto 0);

    in_value_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_value_V_ce0 <= ap_const_logic_1;
        else 
            in_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    j_1_fu_6690_p2 <= std_logic_vector(unsigned(j5_0_i_i_reg_1763) + unsigned(ap_const_lv9_1));
    j_2_fu_6847_p2 <= std_logic_vector(unsigned(j7_0_i_i_reg_4725) + unsigned(ap_const_lv9_1));
    j_fu_6645_p2 <= std_logic_vector(unsigned(j_0_i_i_reg_301) + unsigned(ap_const_lv9_1));
    location_curr_V_fu_6902_p3 <= 
        ap_phi_mux_digit_location_0_V_phi_fu_4915_p4 when (icmp_ln879_2_fu_6858_p2(0) = '1') else 
        tmp_1_i_fu_6864_p18;
    lshr_ln1503_fu_6702_p2 <= std_logic_vector(shift_right(unsigned(sorting_frequency_V_q0),to_integer(unsigned('0' & zext_ln29_reg_6965(31-1 downto 0)))));
    out_frequency_V_address0 <= zext_ln544_fu_6916_p1(8 - 1 downto 0);

    out_frequency_V_ce0_assign_proc : process(ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            out_frequency_V_ce0 <= ap_const_logic_1;
        else 
            out_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_frequency_V_d0 <= previous_sorting_fre_q0;

    out_frequency_V_we0_assign_proc : process(ap_block_pp4_stage0_11001, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            out_frequency_V_we0 <= ap_const_logic_1;
        else 
            out_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_value_V_address0 <= zext_ln544_fu_6916_p1(8 - 1 downto 0);

    out_value_V_ce0_assign_proc : process(ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            out_value_V_ce0 <= ap_const_logic_1;
        else 
            out_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_value_V_d0 <= previous_sorting_val_q0;

    out_value_V_we0_assign_proc : process(ap_block_pp4_stage0_11001, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp4_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1))) then 
            out_value_V_we0 <= ap_const_logic_1;
        else 
            out_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    phi_ln215_1_i_fu_6777_p17 <= i6_0_i_i_reg_3899(4 - 1 downto 0);

    previous_sorting_fre_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, zext_ln43_reg_6990, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp4_stage0, zext_ln69_reg_7040, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            previous_sorting_fre_address0 <= zext_ln69_reg_7040(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            previous_sorting_fre_address0 <= zext_ln43_reg_6990(8 - 1 downto 0);
        else 
            previous_sorting_fre_address0 <= "XXXXXXXX";
        end if; 
    end process;


    previous_sorting_fre_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            previous_sorting_fre_ce0 <= ap_const_logic_1;
        else 
            previous_sorting_fre_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    previous_sorting_fre_we0_assign_proc : process(icmp_ln40_reg_6981, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            previous_sorting_fre_we0 <= ap_const_logic_1;
        else 
            previous_sorting_fre_we0 <= ap_const_logic_0;
        end if; 
    end process;


    previous_sorting_val_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, zext_ln43_reg_6990, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp4_stage0, zext_ln69_reg_7040, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            previous_sorting_val_address0 <= zext_ln69_reg_7040(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            previous_sorting_val_address0 <= zext_ln43_reg_6990(8 - 1 downto 0);
        else 
            previous_sorting_val_address0 <= "XXXXXXXX";
        end if; 
    end process;


    previous_sorting_val_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            previous_sorting_val_ce0 <= ap_const_logic_1;
        else 
            previous_sorting_val_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    previous_sorting_val_we0_assign_proc : process(icmp_ln40_reg_6981, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln40_reg_6981 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            previous_sorting_val_we0 <= ap_const_logic_1;
        else 
            previous_sorting_val_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sort_location_las_1_fu_6910_p2 <= std_logic_vector(unsigned(location_curr_V_fu_6902_p3) + unsigned(ap_const_lv9_1));
    shift_fu_6923_p2 <= std_logic_vector(unsigned(op2_assign_i_reg_684) + unsigned(ap_const_lv6_4));

    sorting_frequency_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln25_reg_6945, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, zext_ln43_fu_6696_p1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0, ap_block_pp0_stage0, ap_block_pp2_stage0, zext_ln544_fu_6916_p1)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_frequency_V_address0 <= zext_ln544_fu_6916_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            sorting_frequency_V_address0 <= zext_ln43_fu_6696_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sorting_frequency_V_address0 <= zext_ln25_reg_6945(8 - 1 downto 0);
        else 
            sorting_frequency_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sorting_frequency_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0, ap_block_pp4_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sorting_frequency_V_ce0 <= ap_const_logic_1;
        else 
            sorting_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorting_frequency_V_d0_assign_proc : process(in_frequency_V_q0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2, previous_sorting_fre_q0, ap_block_pp4_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_frequency_V_d0 <= previous_sorting_fre_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sorting_frequency_V_d0 <= in_frequency_V_q0;
        else 
            sorting_frequency_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sorting_frequency_V_we0_assign_proc : process(icmp_ln23_reg_6936, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp4_stage0_11001, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_reg_6936 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sorting_frequency_V_we0 <= ap_const_logic_1;
        else 
            sorting_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sorting_value_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln25_reg_6945, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, zext_ln43_fu_6696_p1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0, ap_block_pp0_stage0, ap_block_pp2_stage0, zext_ln544_fu_6916_p1)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_value_V_address0 <= zext_ln544_fu_6916_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            sorting_value_V_address0 <= zext_ln43_fu_6696_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sorting_value_V_address0 <= zext_ln25_reg_6945(8 - 1 downto 0);
        else 
            sorting_value_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sorting_value_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0, ap_block_pp4_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sorting_value_V_ce0 <= ap_const_logic_1;
        else 
            sorting_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sorting_value_V_d0_assign_proc : process(in_value_V_q0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2, previous_sorting_val_q0, ap_block_pp4_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            sorting_value_V_d0 <= previous_sorting_val_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sorting_value_V_d0 <= in_value_V_q0;
        else 
            sorting_value_V_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    sorting_value_V_we0_assign_proc : process(icmp_ln23_reg_6936, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp4_stage0_11001, icmp_ln67_reg_7031_pp4_iter1_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp4_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln67_reg_7031_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln23_reg_6936 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sorting_value_V_we0 <= ap_const_logic_1;
        else 
            sorting_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_6657_p3 <= op2_assign_i_reg_684(5 downto 5);
    trunc_ln321_fu_6681_p1 <= i_0_i_i_reg_872(4 - 1 downto 0);
    trunc_ln60_fu_6773_p1 <= i6_0_i_i_reg_3899(4 - 1 downto 0);
    zext_ln25_fu_6651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_i_i_reg_301),64));
    zext_ln29_fu_6665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(op2_assign_i_reg_684),32));
    zext_ln43_fu_6696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j5_0_i_i_reg_1763),64));
    zext_ln544_fu_6916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(location_curr_V_reg_7056),64));
    zext_ln69_fu_6853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j7_0_i_i_reg_4725),64));
end behav;
