module dualPort1024x16(w_data, r_data, waddr, raddr, clk, rst_n, we);
input wire [15:0] w_data;
output wire [15:0] r_data;
input clk,rst_n;
input [9:0] waddr, raddr;
input we;


reg [15:0]mem[0:1023];
reg [15:0]w_data_reg, r_data_reg;

always @(posedge clk or negedge rst_n) begin

if (!rst_n) begin
w_data_reg<=10'd0;
r_data_reg<=10'd0;
end

else if (we) begin 
r_data_reg<=mem[raddr];
mem[waddr]<=w_data_reg;
end

else begin
mem[waddr]<=w_data_reg;
end

end

assign w_data=w_data_reg;
assign r_data=r_data_reg;

endmodule

