#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000175822fbe30 .scope module, "full_adder_using_half_adder_tb" "full_adder_using_half_adder_tb" 2 1;
 .timescale 0 0;
v00000175823e2610_0 .var "a", 0 0;
v00000175823e26b0_0 .var "b", 0 0;
v00000175823e2750_0 .var "cin", 0 0;
v00000175823e27f0_0 .net "cout", 0 0, L_00000175822fa310;  1 drivers
v00000175824653f0_0 .net "sum", 0 0, L_00000175822fa690;  1 drivers
S_0000017582405550 .scope module, "uut" "full_adder_using_half_adder" 2 12, 3 1 0, S_00000175822fbe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000175822fa0e0 .functor XOR 1, v00000175823e2610_0, v00000175823e26b0_0, C4<0>, C4<0>;
L_00000175822fa230 .functor AND 1, v00000175823e2610_0, v00000175823e26b0_0, C4<1>, C4<1>;
L_00000175822fa690 .functor XOR 1, L_00000175822fa0e0, v00000175823e2750_0, C4<0>, C4<0>;
L_00000175822fa2a0 .functor AND 1, L_00000175822fa0e0, v00000175823e2750_0, C4<1>, C4<1>;
L_00000175822fa310 .functor OR 1, L_00000175822fa230, L_00000175822fa2a0, C4<0>, C4<0>;
v00000175822f9df0_0 .net "a", 0 0, v00000175823e2610_0;  1 drivers
v00000175822f9360_0 .net "b", 0 0, v00000175823e26b0_0;  1 drivers
v00000175822f90e0_0 .net "c1", 0 0, L_00000175822fa230;  1 drivers
v00000175824056e0_0 .net "c2", 0 0, L_00000175822fa2a0;  1 drivers
v0000017582405780_0 .net "cin", 0 0, v00000175823e2750_0;  1 drivers
v0000017582405820_0 .net "cout", 0 0, L_00000175822fa310;  alias, 1 drivers
v00000175823e24d0_0 .net "s1", 0 0, L_00000175822fa0e0;  1 drivers
v00000175823e2570_0 .net "sum", 0 0, L_00000175822fa690;  alias, 1 drivers
    .scope S_00000175822fbe30;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "full_adder_using_half_adder.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017582405550 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000175822fbe30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e2610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e26b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e2750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e2610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e26b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e2750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e2610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e26b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e2750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e2610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e26b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e2750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e2610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e26b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e2750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e2610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e26b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e2750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e2610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e26b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175823e2750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e2610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e26b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175823e2750_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000175822fbe30;
T_2 ;
    %vpi_call 2 61 "$monitor", "Time=%d | a=%b | b=%b | cin=%b | sum=%b | cout=%b", $time, v00000175823e2610_0, v00000175823e26b0_0, v00000175823e2750_0, v00000175824653f0_0, v00000175823e27f0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_using_half_adder_tb.v";
    "full_adder_using_half_adder.v";
