#-----------------------------------------------------------
# xsim v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Fri Dec 20 18:13:29 2019
# Process ID: 16741
# Current directory: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/network/xsim_script.tcl}
# Log file: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/xsim.log
# Journal file: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/network/xsim_script.tcl
# xsim {network} -autoloadwcfg -tclbatch {network.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source network.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "47415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 47455 ns : File "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.autotb.v" Line 498
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec 20 18:13:38 2019...
