<!DOCTYPE html> <html lang="en"> <head> <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title> Understanding Instruction Set Architecture in Microcontrollers | Sanath Thilakarathna </title> <meta name="author" content="Sanath Thilakarathna"> <meta name="description" content="An in-depth exploration of microcontroller instruction set architecture (ISA), covering RISC vs. CISC, instruction types, execution techniques, memory addressing modes, and advanced optimization methods."> <meta name="keywords" content="jekyll, jekyll-theme, academic-website, portfolio-website"> <link rel="stylesheet" href="/assets/css/bootstrap.min.css?a4b3f509e79c54a512b890d73235ef04"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"> <link defer rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap-table@1.22.4/dist/bootstrap-table.min.css" integrity="sha256-uRX+PiRTR4ysKFRCykT8HLuRCub26LgXJZym3Yeom1c=" crossorigin="anonymous"> <link defer rel="stylesheet" href="/assets/css/academicons.min.css?f0b7046b84e425c55f3463ac249818f5"> <link defer rel="stylesheet" href="/assets/css/scholar-icons.css?62b2ac103a88034e6882a5be5f3e2772"> <link defer rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons&amp;display=swap"> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-github.css?591dab5a4e56573bf4ef7fd332894c99" media="" id="highlight_theme_light"> <link rel="shortcut icon" href="data:image/svg+xml,&lt;svg%20xmlns=%22http://www.w3.org/2000/svg%22%20viewBox=%220%200%20100%20100%22&gt;&lt;text%20y=%22.9em%22%20font-size=%2290%22&gt;%F0%9F%95%B8%EF%B8%8F&lt;/text&gt;&lt;/svg&gt;"> <link rel="stylesheet" href="/assets/css/main.css?d41d8cd98f00b204e9800998ecf8427e"> <link rel="canonical" href="https://sanath-thilakarathna.github.io/blog/2025/MicrocontrollerArchi-post-03/"> <script src="/assets/js/theme.js?a81d82887dd692e91686b43de4542f18"></script> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-native.css?5847e5ed4a4568527aa6cfab446049ca" media="none" id="highlight_theme_dark"> <script>
    initTheme();
  </script> </head> <body class="fixed-top-nav "> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top" role="navigation"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"> <span class="font-weight-bold">Sanath</span> Thilakarathna </a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">About </a> </li> <li class="nav-item active"> <a class="nav-link" href="/blog/">Blog </a> </li> <li class="nav-item "> <a class="nav-link" href="/projects/">Projects </a> </li> <li class="nav-item "> <a class="nav-link" href="/teaching/">Teaching </a> </li> <li class="nav-item "> <a class="nav-link" href="/cv/">CV </a> </li> <li class="nav-item"> <button id="search-toggle" title="Search" onclick="openSearchModal()"> <span class="nav-link"><i class="ti ti-search"></i></span> </button> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="ti ti-sun-moon" id="light-toggle-system"></i> <i class="ti ti-moon-filled" id="light-toggle-dark"></i> <i class="ti ti-sun-filled" id="light-toggle-light"></i> </button> </li> </ul> </div> </div> </nav> <progress id="progress" value="0"> <div class="progress-container"> <span class="progress-bar"></span> </div> </progress> </header> <div class="container mt-5" role="main"> <div class="post"> <header class="post-header"> <h1 class="post-title">Understanding Instruction Set Architecture in Microcontrollers</h1> <p class="post-meta"> Created on February 17, 2025 </p> <p class="post-tags"> <a href="/blog/2025"> <i class="fa-solid fa-calendar fa-sm"></i> 2025 </a>   ·   <a href="/blog/category/programming"> <i class="fa-solid fa-tag fa-sm"></i> Programming</a> </p> </header> <article class="post-content"> <div id="markdown-content"> <p>The <strong>Instruction Set Architecture (ISA)</strong> defines how a microcontroller’s CPU understands and executes commands. It serves as the <strong>interface between software and hardware</strong>, determining how instructions are processed, how the CPU interacts with memory, and how operations are optimized for performance.</p> <p>A comprehensive understanding of ISA is essential for <strong>low-level programming</strong>, <strong>system optimization</strong>, <strong>efficient debugging</strong>, and <strong>choosing the right microcontroller</strong> for specific applications. This post delves into <strong>RISC (Reduced Instruction Set Computing)</strong> and <strong>CISC (Complex Instruction Set Computing)</strong> architectures, common instruction types, execution techniques, memory addressing methods, and advanced optimization strategies.</p> <hr> <h2 id="2-what-is-instruction-set-architecture-isa"><strong>2. What is Instruction Set Architecture (ISA)?</strong></h2> <p>The <strong>ISA</strong> defines:</p> <ul> <li>The <strong>set of instructions</strong> the CPU can execute, including arithmetic, logical, data transfer, and control instructions.</li> <li>The <strong>data types</strong> and <strong>registers</strong> supported by the microcontroller.</li> <li> <strong>Memory addressing modes</strong> and the processes for reading and writing data.</li> <li>The structure of <strong>instruction formats</strong> and the <strong>number of clock cycles</strong> needed for execution.</li> <li>The <strong>interaction between hardware and software</strong>, ensuring compatibility across applications.</li> </ul> <p>An efficient ISA allows developers to write compact, optimized code that maximizes performance while minimizing power consumption.</p> <hr> <h2 id="3-risc-vs-cisc-architectures"><strong>3. RISC vs. CISC Architectures</strong></h2> <h3 id="31-risc-reduced-instruction-set-computing"><strong>3.1 RISC (Reduced Instruction Set Computing)</strong></h3> <ul> <li> <strong>Philosophy:</strong> Simplifies the instruction set so that most operations complete in <strong>one clock cycle</strong>.</li> <li> <strong>Focus:</strong> Speed and efficiency through <strong>simple instructions</strong>.</li> <li> <strong>Design:</strong> Emphasizes <strong>hardware simplicity</strong> and relies on <strong>software (compiler)</strong> to handle complex tasks.</li> </ul> <h4 id="advantages-of-risc"><strong>Advantages of RISC:</strong></h4> <p>✅ <strong>High performance</strong> with fast instruction execution. ✅ <strong>Lower power consumption</strong>, suitable for battery-powered devices. ✅ <strong>Efficient pipelining</strong>, improving CPU throughput. ✅ <strong>Reduced hardware complexity</strong>, lowering manufacturing costs.</p> <h4 id="disadvantages-of-risc"><strong>Disadvantages of RISC:</strong></h4> <p>❌ Requires <strong>more lines of code</strong> to perform complex tasks. ❌ <strong>Relies heavily on compiler optimization</strong> for performance.</p> <p><strong>Examples of RISC Microcontrollers:</strong> ARM Cortex-M, AVR (ATmega328P), RISC-V.</p> <hr> <h3 id="32-cisc-complex-instruction-set-computing"><strong>3.2 CISC (Complex Instruction Set Computing)</strong></h3> <ul> <li> <strong>Philosophy:</strong> Provides <strong>complex instructions</strong> capable of performing multiple operations in <strong>one instruction cycle</strong>.</li> <li> <strong>Focus:</strong> Minimize the number of instructions per program, optimizing for <strong>high-level language compilation</strong>.</li> <li> <strong>Design:</strong> More <strong>hardware-intensive</strong>, performing intricate tasks without additional software overhead.</li> </ul> <h4 id="advantages-of-cisc"><strong>Advantages of CISC:</strong></h4> <p>✅ <strong>Fewer instructions</strong> needed per program, reducing code size. ✅ <strong>Simplified programming</strong>, especially for high-level languages. ✅ Efficient for applications requiring <strong>complex data manipulations</strong>.</p> <h4 id="disadvantages-of-cisc"><strong>Disadvantages of CISC:</strong></h4> <p>❌ <strong>Slower execution</strong> due to complex instruction decoding. ❌ <strong>Increased power consumption</strong> and hardware costs.</p> <p><strong>Examples of CISC Processors:</strong> Intel x86 architecture, PIC microcontrollers.</p> <hr> <h2 id="4-common-instruction-types-in-microcontrollers"><strong>4. Common Instruction Types in Microcontrollers</strong></h2> <h3 id="41-data-transfer-instructions"><strong>4.1 Data Transfer Instructions</strong></h3> <ul> <li> <strong>Purpose:</strong> Move data between memory, registers, and peripherals.</li> <li> <strong>Examples:</strong> <pre><code class="language-assembly">MOV R1, R2            ; Move data from R2 to R1
LDR R0, [0x1000]      ; Load data from memory address 0x1000
STR R1, [0x2000]      ; Store R1 content to memory at 0x2000
</code></pre> </li> </ul> <h3 id="42-arithmetic-and-logical-instructions"><strong>4.2 Arithmetic and Logical Instructions</strong></h3> <ul> <li> <strong>Purpose:</strong> Perform mathematical and logical operations.</li> <li> <strong>Examples:</strong> <pre><code class="language-assembly">ADD R1, R2, R3        ; Add R2 and R3, store result in R1
SUB R1, R1, #1        ; Subtract 1 from R1
MUL R0, R1, R2        ; Multiply R1 and R2, result in R0
AND R0, R1, R2        ; Bitwise AND operation
</code></pre> </li> </ul> <h3 id="43-control-flow-instructions"><strong>4.3 Control Flow Instructions</strong></h3> <ul> <li> <strong>Purpose:</strong> Change the sequence of instruction execution.</li> <li> <strong>Examples:</strong> <pre><code class="language-assembly">JMP LABEL             ; Jump to specified label
BEQ LABEL             ; Branch if equal condition is met
CALL FUNCTION         ; Call subroutine
RET                   ; Return from subroutine
</code></pre> </li> </ul> <h3 id="44-bit-manipulation-instructions"><strong>4.4 Bit Manipulation Instructions</strong></h3> <ul> <li> <strong>Purpose:</strong> Set, clear, toggle, or test bits.</li> <li> <strong>Examples:</strong> <pre><code class="language-assembly">SETB R1, #3           ; Set bit 3 in R1
CLRB R2, #5           ; Clear bit 5 in R2
TST R1, #1            ; Test bit 1 in R1
</code></pre> </li> </ul> <hr> <h2 id="5-instruction-execution-techniques"><strong>5. Instruction Execution Techniques</strong></h2> <h3 id="51-single-cycle-execution"><strong>5.1 Single-Cycle Execution</strong></h3> <ul> <li> <strong>Definition:</strong> Each instruction completes in <strong>one clock cycle</strong>.</li> <li> <strong>Common in:</strong> RISC architectures.</li> <li> <strong>Benefit:</strong> Achieves high performance with minimal latency.</li> </ul> <h3 id="52-multi-cycle-execution"><strong>5.2 Multi-Cycle Execution</strong></h3> <ul> <li> <strong>Definition:</strong> Instructions require <strong>multiple clock cycles</strong> to complete.</li> <li> <strong>Common in:</strong> CISC architectures.</li> <li> <strong>Benefit:</strong> Reduces the number of instructions required, simplifying programming.</li> </ul> <h3 id="53-instruction-pipelining"><strong>5.3 Instruction Pipelining</strong></h3> <ul> <li> <strong>Definition:</strong> Overlaps <strong>fetch, decode, and execute stages</strong> for multiple instructions.</li> <li> <strong>Benefit:</strong> Increases instruction throughput, improving overall CPU performance.</li> <li> <strong>Example:</strong> While one instruction executes, another is decoded, and a third is fetched.</li> </ul> <h3 id="54-superscalar-execution"><strong>5.4 Superscalar Execution</strong></h3> <ul> <li>Executes <strong>multiple instructions simultaneously</strong> using multiple execution units.</li> <li> <strong>Advantage:</strong> Significant performance boost in complex applications.</li> </ul> <h3 id="55-parallel-processing"><strong>5.5 Parallel Processing</strong></h3> <ul> <li>Uses multiple processing cores to execute instructions concurrently.</li> <li> <strong>Common in:</strong> High-performance embedded systems for real-time applications.</li> </ul> <hr> <h2 id="6-memory-and-addressing-modes-in-instruction-execution"><strong>6. Memory and Addressing Modes in Instruction Execution</strong></h2> <h3 id="61-addressing-modes"><strong>6.1 Addressing Modes</strong></h3> <ul> <li> <strong>Immediate Addressing:</strong> Operand is part of the instruction.</li> <li> <strong>Direct Addressing:</strong> Memory address is explicitly stated.</li> <li> <strong>Indirect Addressing:</strong> Address held in a register.</li> <li> <strong>Indexed Addressing:</strong> Address calculated using an index register.</li> <li> <strong>Relative Addressing:</strong> Address relative to the Program Counter (PC).</li> <li> <strong>Extended Addressing:</strong> Access larger memory spaces using extra bytes.</li> <li> <strong>Register Addressing:</strong> Operands are held in CPU registers.</li> <li> <strong>Base-Offset Addressing:</strong> Combines base and offset values to calculate address.</li> </ul> <p><strong>Example:</strong></p> <pre><code class="language-assembly">MOV R1, #0x05           ; Immediate addressing
MOV R2, 0x20            ; Direct addressing
MOV R3, @R0             ; Indirect addressing
MOV A, [R0 + #5]        ; Indexed addressing
</code></pre> <h3 id="62-importance-of-addressing-modes"><strong>6.2 Importance of Addressing Modes</strong></h3> <p>Efficient memory addressing reduces the time taken to access data, thereby improving <strong>instruction execution speed</strong> and <strong>overall system performance</strong>.</p> <hr> <h2 id="7-instruction-set-optimization-techniques"><strong>7. Instruction Set Optimization Techniques</strong></h2> <ul> <li> <strong>Loop Unrolling:</strong> Reduces overhead by decreasing the number of iterations in loops.</li> <li> <strong>Inlining Functions:</strong> Eliminates function call overhead, improving performance.</li> <li> <strong>Optimized Branching:</strong> Minimizes pipeline stalls by reducing branch instructions.</li> <li> <strong>Instruction Pairing:</strong> Utilizes paired instructions that execute concurrently.</li> <li> <strong>Register Allocation:</strong> Minimizes memory access by storing variables in registers.</li> <li> <strong>Using Efficient Addressing Modes:</strong> Reduces execution time by optimizing data access.</li> </ul> <p><strong>Example of Optimization:</strong></p> <div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// Without loop unrolling</span>
<span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
    <span class="n">array</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="c1">// With loop unrolling</span>
<span class="n">array</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
<span class="n">array</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
<span class="n">array</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
<span class="n">array</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
</code></pre></div></div> <hr> <p>Understanding ISA is fundamental for <strong>low-level programming, performance optimization, and robust embedded system design</strong>. In the next post, we will explore <strong>interrupt handling and real-time processing techniques in microcontrollers</strong>.</p> </div> </article> <br> <hr> <br> <ul class="list-disc pl-8"></ul> <h2 class="text-3xl font-semibold mb-4 mt-12">Enjoy Reading This Article?</h2> <p class="mb-2">Here are some more articles you might like to read next:</p> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://blog.google/technology/ai/google-gemini-update-flash-ai-assistant-io-2024/" target="_blank" rel="external nofollow noopener">Google Gemini updates: Flash 1.5, Gemma 2 and Project Astra</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://medium.com/@sanathkt/the-man-who-pulled-bread-from-air-and-gas-from-hell-5a87421aae33?source=rss-cbe0def0a051------2" target="_blank" rel="external nofollow noopener">The Man Who Pulled Bread from Air and Gas from Hell</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://medium.com/@sanathkt/magnetic-cooling-revolutionizing-refrigeration-technology-2fd26189fecb?source=rss-cbe0def0a051------2" target="_blank" rel="external nofollow noopener">Magnetic Cooling: Revolutionizing Refrigeration Technology</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://medium.com/@sanathkt/how-chinas-new-transistors-could-reshape-global-computing-36bbc81724e8?source=rss-cbe0def0a051------2" target="_blank" rel="external nofollow noopener">How China’s New Transistors Could Reshape Global Computing</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> <li class="my-2"> <a class="text-pink-700 underline font-semibold hover:text-pink-800" href="https://medium.com/@sanathkt/thorium-reactors-powering-the-future-with-safer-smarter-nuclear-energy-a6d2a6c16764?source=rss-cbe0def0a051------2" target="_blank" rel="external nofollow noopener">Thorium Reactors: Powering the Future with Safer, Smarter Nuclear Energy</a> <svg width="1rem" height="1rem" viewbox="0 0 30 30" xmlns="http://www.w3.org/2000/svg"> <path d="M17 13.5v6H5v-12h6m3-3h6v6m0-6-9 9" class="icon_svg-stroke" stroke="#999" stroke-width="1.5" fill="none" fill-rule="evenodd" stroke-linecap="round" stroke-linejoin="round"></path> </svg> </li> </div> </div> <footer class="fixed-bottom" role="contentinfo"> <div class="container mt-0"> © Copyright 2025 Sanath Thilakarathna. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="external nofollow noopener">Jekyll</a> with <a href="https://github.com/alshedivat/al-folio" rel="external nofollow noopener" target="_blank">al-folio</a> theme. Hosted by <a href="https://pages.github.com/" target="_blank" rel="external nofollow noopener">GitHub Pages</a>. </div> </footer> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script src="/assets/js/bootstrap.bundle.min.js"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@5.0.0/imagesloaded.pkgd.min.js" integrity="sha256-htrLFfZJ6v5udOG+3kNLINIKh2gvoKqwEhHYfTTMICc=" crossorigin="anonymous"></script> <script defer src="/assets/js/masonry.js?a0db7e5d5c70cc3252b3138b0c91dcaf" type="text/javascript"></script> <script defer src="https://cdn.jsdelivr.net/npm/medium-zoom@1.1.0/dist/medium-zoom.min.js" integrity="sha256-ZgMyDAIYDYGxbcpJcfUnYwNevG/xi9OHKaR/8GK+jWc=" crossorigin="anonymous"></script> <script defer src="/assets/js/zoom.js?85ddb88934d28b74e78031fd54cf8308"></script> <script defer src="https://cdn.jsdelivr.net/npm/bootstrap-table@1.22.4/dist/bootstrap-table.min.js" integrity="sha256-4rppopQE9POKfukn2kEvhJ9Um25Cf6+IDVkARD0xh78=" crossorigin="anonymous"></script> <script src="/assets/js/no_defer.js?2781658a0a2b13ed609542042a859126"></script> <script defer src="/assets/js/common.js?e0514a05c5c95ac1a93a8dfd5249b92e"></script> <script defer src="/assets/js/copy_code.js?c8a01c11a92744d44b093fc3bda915df" type="text/javascript"></script> <script defer src="/assets/js/jupyter_new_tab.js?d9f17b6adc2311cbabd747f4538bb15f"></script> <script async src="https://d1bxh8uas1mnw7.cloudfront.net/assets/embed.js"></script> <script async src="https://badge.dimensions.ai/badge.js"></script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js" integrity="sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI=" crossorigin="anonymous"></script> <script src="/assets/js/mathjax-setup.js?a5bb4e6a542c546dd929b24b8b236dfd"></script> <script defer src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6" crossorigin="anonymous"></script> <script defer src="/assets/js/progress-bar.js?2f30e0e6801ea8f5036fa66e1ab0a71a" type="text/javascript"></script> <script src="/assets/js/vanilla-back-to-top.min.js?f40d453793ff4f64e238e420181a1d17"></script> <script>
    addBackToTop();
  </script> <script type="module" src="/assets/js/search/ninja-keys.min.js?a3446f084dcaecc5f75aa1757d087dcf"></script> <ninja-keys hidebreadcrumbs noautoloadmdicons placeholder="Type to start searching"></ninja-keys> <script src="/assets/js/search-setup.js?6c304f7b1992d4b60f7a07956e52f04a"></script> <script src="/assets/js/search-data.js"></script> <script src="/assets/js/shortcut-key.js?6f508d74becd347268a7f822bca7309d"></script> </body> </html>