

================================================================
== Vitis HLS Report for 'convolve'
================================================================
* Date:           Wed Nov  6 17:37:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_edge_detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.174 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.650 us|  0.650 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_convolve_Pipeline_VITIS_LOOP_21_2_fu_154  |convolve_Pipeline_VITIS_LOOP_21_2  |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       59|       59|        20|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [convolution.cpp:14]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_phi_loc = alloca i64 1"   --->   Operation 11 'alloca' 'p_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 0" [convolution.cpp:32]   --->   Operation 12 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.73ns)   --->   "%kernel_load = load i4 %kernel_addr" [convolution.cpp:32]   --->   Operation 13 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln14 = store i5 1, i5 %i" [convolution.cpp:14]   --->   Operation 14 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr i32 %kernel, i64 0, i64 1" [convolution.cpp:32]   --->   Operation 15 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr i32 %kernel, i64 0, i64 2" [convolution.cpp:32]   --->   Operation 16 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.73ns)   --->   "%kernel_load = load i4 %kernel_addr" [convolution.cpp:32]   --->   Operation 17 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 18 [2/2] (0.73ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_1" [convolution.cpp:32]   --->   Operation 18 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 19 [2/2] (0.73ns)   --->   "%kernel_load_2 = load i4 %kernel_addr_2" [convolution.cpp:32]   --->   Operation 19 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr i32 %kernel, i64 0, i64 3" [convolution.cpp:32]   --->   Operation 20 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr i32 %kernel, i64 0, i64 4" [convolution.cpp:32]   --->   Operation 21 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.73ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_1" [convolution.cpp:32]   --->   Operation 22 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 23 [1/2] (0.73ns)   --->   "%kernel_load_2 = load i4 %kernel_addr_2" [convolution.cpp:32]   --->   Operation 23 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 24 [2/2] (0.73ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_3" [convolution.cpp:32]   --->   Operation 24 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 25 [2/2] (0.73ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_4" [convolution.cpp:32]   --->   Operation 25 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr i32 %kernel, i64 0, i64 5" [convolution.cpp:32]   --->   Operation 26 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr i32 %kernel, i64 0, i64 6" [convolution.cpp:32]   --->   Operation 27 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.73ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_3" [convolution.cpp:32]   --->   Operation 28 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 29 [1/2] (0.73ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_4" [convolution.cpp:32]   --->   Operation 29 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 30 [2/2] (0.73ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_5" [convolution.cpp:32]   --->   Operation 30 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 31 [2/2] (0.73ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_6" [convolution.cpp:32]   --->   Operation 31 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr i32 %kernel, i64 0, i64 7" [convolution.cpp:32]   --->   Operation 32 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr i32 %kernel, i64 0, i64 8" [convolution.cpp:32]   --->   Operation 33 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (0.73ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_5" [convolution.cpp:32]   --->   Operation 34 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 35 [1/2] (0.73ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_6" [convolution.cpp:32]   --->   Operation 35 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 36 [2/2] (0.73ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_7" [convolution.cpp:32]   --->   Operation 36 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 37 [2/2] (0.73ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_8" [convolution.cpp:32]   --->   Operation 37 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [convolution.cpp:6]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (0.73ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_7" [convolution.cpp:32]   --->   Operation 45 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 46 [1/2] (0.73ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_8" [convolution.cpp:32]   --->   Operation 46 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_21_2" [convolution.cpp:18]   --->   Operation 47 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [convolution.cpp:31]   --->   Operation 48 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i5 %i_1" [convolution.cpp:14]   --->   Operation 49 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_2)   --->   "%shl_ln31 = shl i5 %i_1, i5 2" [convolution.cpp:31]   --->   Operation 50 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln31_2 = add i5 %shl_ln31, i5 %i_1" [convolution.cpp:31]   --->   Operation 51 'add' 'add_ln31_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [2/2] (3.09ns)   --->   "%call_ln31 = call void @convolve_Pipeline_VITIS_LOOP_21_2, i5 %add_ln31_2, i32 %x, i32 %output_r, i3 %trunc_ln14, i5 %i_1, i32 %kernel_load_7, i32 %kernel_load_8, i32 %kernel_load_2, i32 %kernel_load_1, i32 %kernel_load_5, i32 %kernel_load_3, i32 %kernel_load_4, i32 %kernel_load_6, i32 %kernel_load, i5 %p_phi_loc" [convolution.cpp:31]   --->   Operation 52 'call' 'call_ln31' <Predicate = true> <Delay = 3.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.17>
ST_8 : Operation 53 [1/2] (1.17ns)   --->   "%call_ln31 = call void @convolve_Pipeline_VITIS_LOOP_21_2, i5 %add_ln31_2, i32 %x, i32 %output_r, i3 %trunc_ln14, i5 %i_1, i32 %kernel_load_7, i32 %kernel_load_8, i32 %kernel_load_2, i32 %kernel_load_1, i32 %kernel_load_5, i32 %kernel_load_3, i32 %kernel_load_4, i32 %kernel_load_6, i32 %kernel_load, i5 %p_phi_loc" [convolution.cpp:31]   --->   Operation 53 'call' 'call_ln31' <Predicate = true> <Delay = 1.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.82>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [convolution.cpp:14]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [convolution.cpp:18]   --->   Operation 55 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_phi_loc_load = load i5 %p_phi_loc"   --->   Operation 56 'load' 'p_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.82ns)   --->   "%icmp_ln18 = icmp_eq  i5 %p_phi_loc_load, i5 4" [convolution.cpp:18]   --->   Operation 57 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln14 = store i5 %p_phi_loc_load, i5 %i" [convolution.cpp:14]   --->   Operation 58 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_21_2, void %for.end32" [convolution.cpp:18]   --->   Operation 59 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [convolution.cpp:39]   --->   Operation 60 'ret' 'ret_ln39' <Predicate = (icmp_ln18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111111111]
p_phi_loc              (alloca           ) [ 0011111111]
kernel_addr            (getelementptr    ) [ 0010000000]
store_ln14             (store            ) [ 0000000000]
kernel_addr_1          (getelementptr    ) [ 0001000000]
kernel_addr_2          (getelementptr    ) [ 0001000000]
kernel_load            (load             ) [ 0001111111]
kernel_addr_3          (getelementptr    ) [ 0000100000]
kernel_addr_4          (getelementptr    ) [ 0000100000]
kernel_load_1          (load             ) [ 0000111111]
kernel_load_2          (load             ) [ 0000111111]
kernel_addr_5          (getelementptr    ) [ 0000010000]
kernel_addr_6          (getelementptr    ) [ 0000010000]
kernel_load_3          (load             ) [ 0000011111]
kernel_load_4          (load             ) [ 0000011111]
kernel_addr_7          (getelementptr    ) [ 0000001000]
kernel_addr_8          (getelementptr    ) [ 0000001000]
kernel_load_5          (load             ) [ 0000001111]
kernel_load_6          (load             ) [ 0000001111]
spectopmodule_ln6      (spectopmodule    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000]
kernel_load_7          (load             ) [ 0000000111]
kernel_load_8          (load             ) [ 0000000111]
br_ln18                (br               ) [ 0000000000]
i_1                    (load             ) [ 0000000010]
trunc_ln14             (trunc            ) [ 0000000010]
shl_ln31               (shl              ) [ 0000000000]
add_ln31_2             (add              ) [ 0000000010]
call_ln31              (call             ) [ 0000000000]
speclooptripcount_ln14 (speclooptripcount) [ 0000000000]
specloopname_ln18      (specloopname     ) [ 0000000000]
p_phi_loc_load         (load             ) [ 0000000000]
icmp_ln18              (icmp             ) [ 0000000111]
store_ln14             (store            ) [ 0000000000]
br_ln18                (br               ) [ 0000000000]
ret_ln39               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolve_Pipeline_VITIS_LOOP_21_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_phi_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_phi_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="kernel_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
<pin id="97" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/1 kernel_load_1/2 kernel_load_2/2 kernel_load_3/3 kernel_load_4/3 kernel_load_5/4 kernel_load_6/4 kernel_load_7/5 kernel_load_8/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_addr_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="kernel_addr_3_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_addr_4_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_addr_5_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_addr_6_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="kernel_addr_7_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="kernel_addr_8_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_convolve_Pipeline_VITIS_LOOP_21_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="0" index="3" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="3" slack="0"/>
<pin id="160" dir="0" index="5" bw="5" slack="0"/>
<pin id="161" dir="0" index="6" bw="32" slack="1"/>
<pin id="162" dir="0" index="7" bw="32" slack="1"/>
<pin id="163" dir="0" index="8" bw="32" slack="4"/>
<pin id="164" dir="0" index="9" bw="32" slack="4"/>
<pin id="165" dir="0" index="10" bw="32" slack="2"/>
<pin id="166" dir="0" index="11" bw="32" slack="3"/>
<pin id="167" dir="0" index="12" bw="32" slack="3"/>
<pin id="168" dir="0" index="13" bw="32" slack="2"/>
<pin id="169" dir="0" index="14" bw="32" slack="5"/>
<pin id="170" dir="0" index="15" bw="5" slack="6"/>
<pin id="171" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln14_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_1_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="6"/>
<pin id="182" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln14_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln31_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="3" slack="0"/>
<pin id="192" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln31_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_phi_loc_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="8"/>
<pin id="204" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_phi_loc_load/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln18_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln14_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="8"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/9 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="223" class="1005" name="p_phi_loc_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="6"/>
<pin id="225" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="p_phi_loc "/>
</bind>
</comp>

<comp id="229" class="1005" name="kernel_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="234" class="1005" name="kernel_addr_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="kernel_addr_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="kernel_load_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="5"/>
<pin id="246" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="249" class="1005" name="kernel_addr_3_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="kernel_addr_4_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="1"/>
<pin id="256" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="kernel_load_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="4"/>
<pin id="261" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="kernel_load_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="4"/>
<pin id="266" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load_2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="kernel_addr_5_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="kernel_addr_6_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="kernel_load_3_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="3"/>
<pin id="281" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="kernel_load_4_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="3"/>
<pin id="286" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_4 "/>
</bind>
</comp>

<comp id="289" class="1005" name="kernel_addr_7_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="294" class="1005" name="kernel_addr_8_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="299" class="1005" name="kernel_load_5_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2"/>
<pin id="301" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_5 "/>
</bind>
</comp>

<comp id="304" class="1005" name="kernel_load_6_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2"/>
<pin id="306" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="kernel_load_7_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_7 "/>
</bind>
</comp>

<comp id="314" class="1005" name="kernel_load_8_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_8 "/>
</bind>
</comp>

<comp id="322" class="1005" name="trunc_ln14_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="327" class="1005" name="add_ln31_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="1"/>
<pin id="329" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="78" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="116"><net_src comp="100" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="117"><net_src comp="108" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="118" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="135"><net_src comp="126" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="152"><net_src comp="136" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="153"><net_src comp="144" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="180" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="56" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="226"><net_src comp="60" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="154" pin=15"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="232"><net_src comp="64" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="237"><net_src comp="78" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="242"><net_src comp="86" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="247"><net_src comp="72" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="154" pin=14"/></net>

<net id="252"><net_src comp="100" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="257"><net_src comp="108" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="262"><net_src comp="72" pin="7"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="267"><net_src comp="72" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="272"><net_src comp="118" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="277"><net_src comp="126" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="282"><net_src comp="72" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="287"><net_src comp="72" pin="7"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="292"><net_src comp="136" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="297"><net_src comp="144" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="302"><net_src comp="72" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="307"><net_src comp="72" pin="7"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="154" pin=13"/></net>

<net id="312"><net_src comp="72" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="317"><net_src comp="72" pin="7"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="154" pin=7"/></net>

<net id="325"><net_src comp="184" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="330"><net_src comp="195" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 8 }
 - Input state : 
	Port: convolve : x | {7 8 }
	Port: convolve : kernel | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		kernel_load : 1
		store_ln14 : 1
	State 2
		kernel_load_1 : 1
		kernel_load_2 : 1
	State 3
		kernel_load_3 : 1
		kernel_load_4 : 1
	State 4
		kernel_load_5 : 1
		kernel_load_6 : 1
	State 5
		kernel_load_7 : 1
		kernel_load_8 : 1
	State 6
	State 7
		trunc_ln14 : 1
		shl_ln31 : 1
		add_ln31_2 : 1
		call_ln31 : 2
	State 8
	State 9
		icmp_ln18 : 1
		store_ln14 : 1
		br_ln18 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_convolve_Pipeline_VITIS_LOOP_21_2_fu_154 |    6    | 3.51857 |   614   |   615   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln31_2_fu_195              |    0    |    0    |    0    |    12   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln18_fu_205               |    0    |    0    |    0    |    12   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln14_fu_184              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    shl   |                shl_ln31_fu_189               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    6    | 3.51857 |   614   |   639   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln31_2_reg_327 |    5   |
|      i_reg_216      |    5   |
|kernel_addr_1_reg_234|    4   |
|kernel_addr_2_reg_239|    4   |
|kernel_addr_3_reg_249|    4   |
|kernel_addr_4_reg_254|    4   |
|kernel_addr_5_reg_269|    4   |
|kernel_addr_6_reg_274|    4   |
|kernel_addr_7_reg_289|    4   |
|kernel_addr_8_reg_294|    4   |
| kernel_addr_reg_229 |    4   |
|kernel_load_1_reg_259|   32   |
|kernel_load_2_reg_264|   32   |
|kernel_load_3_reg_279|   32   |
|kernel_load_4_reg_284|   32   |
|kernel_load_5_reg_299|   32   |
|kernel_load_6_reg_304|   32   |
|kernel_load_7_reg_309|   32   |
|kernel_load_8_reg_314|   32   |
| kernel_load_reg_244 |   32   |
|  p_phi_loc_reg_223  |    5   |
|  trunc_ln14_reg_322 |    3   |
+---------------------+--------+
|        Total        |   342  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_72               |  p0  |  10  |   4  |   40   ||    54   |
|               grp_access_fu_72               |  p2  |   8  |   0  |    0   ||    43   |
| grp_convolve_Pipeline_VITIS_LOOP_21_2_fu_154 |  p1  |   2  |   5  |   10   ||    9    |
| grp_convolve_Pipeline_VITIS_LOOP_21_2_fu_154 |  p4  |   2  |   3  |    6   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   56   || 2.38786 ||   115   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    3   |   614  |   639  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   115  |
|  Register |    -   |    -   |   342  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   956  |   754  |
+-----------+--------+--------+--------+--------+
