;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 700, <722
	SPL 700, <722
	SPL 700, <722
	CMP -207, <-120
	JMN 12, #10
	SUB @121, 106
	CMP -702, -10
	SUB @3, 6
	CMP #-3, 0
	SPL 0, <792
	JMZ -1, @-20
	SPL 0, <792
	ADD #-435, 19
	SUB -207, <-120
	MOV -7, <-20
	SUB @-127, 100
	CMP <23, <56
	SLT 30, 9
	SUB @-127, 100
	SUB @-127, 900
	SPL 0, <2
	JMP 3, 220
	SPL 0, <792
	MOV -1, <-20
	SPL 0, #2
	MOV -7, <-20
	SLT 12, @10
	SUB 3, 220
	SUB @3, 6
	SLT 12, @10
	ADD 210, 30
	ADD 210, 30
	SLT 12, @10
	ADD 210, 30
	ADD 210, 30
	SPL <121, 106
	SLT 12, @10
	MOV 0, 795
	SUB @121, 106
	MOV -1, <-20
	ADD 270, 60
	JMP @12, #202
	ADD 210, 30
	ADD @-30, -66
	DJN -1, @-20
