Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec  8 17:23:46 2021
| Host         : Aorus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gps_design_wrapper_control_sets_placed.rpt
| Design       : gps_design_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   175 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             234 |           80 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             152 |           58 |
| Yes          | No                    | No                     |             462 |          100 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             209 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                          | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                          |                1 |              4 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                      | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                1 |              4 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                    |                1 |              4 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                1 |              4 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                         |                2 |              4 |         2.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                 |                2 |              4 |         2.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                            | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                1 |              4 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                            | gps_design_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                1 |              4 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                               |                                                                                                                                                         |                1 |              4 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                              | gps_design_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              4 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                  | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                1 |              4 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                       | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                2 |              4 |         2.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                      | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                2 |              5 |         2.50 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                            |                2 |              6 |         3.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | gps_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                2 |              6 |         3.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                      |                3 |              6 |         2.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                           | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                        |                5 |              7 |         1.40 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                      | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                2 |              8 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                      | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                3 |              8 |         2.67 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                1 |              8 |         8.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                          | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                3 |              8 |         2.67 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                4 |              8 |         2.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                      | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                2 |              8 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                      | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                4 |              8 |         2.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                  | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                2 |              8 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                         | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                1 |              8 |         8.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i           |                                                                                                                                                         |                1 |              8 |         8.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                      | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |                2 |              8 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                     | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                  |                3 |             10 |         3.33 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                 |                                                                                                                                                         |                2 |             11 |         5.50 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             11 |         2.20 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                3 |             12 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                2 |             12 |         6.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/tx16550_1/clk1x1                                                                | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                5 |             12 |         2.40 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                5 |             12 |         2.40 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                3 |             12 |         4.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |         3.25 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                2 |             14 |         7.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                2 |             14 |         7.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                           | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |               11 |             14 |         1.27 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                         |                3 |             16 |         5.33 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                6 |             18 |         3.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                         |                8 |             21 |         2.62 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                         |                8 |             24 |         3.00 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | gps_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             24 |         2.40 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                7 |             25 |         3.57 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             34 |         3.78 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                         |                6 |             35 |         5.83 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                9 |             47 |         5.22 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                9 |             47 |         5.22 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | gps_design_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                 |               17 |             48 |         2.82 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               12 |             52 |         4.33 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |               10 |             52 |         5.20 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |               10 |             52 |         5.20 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 | gps_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               10 |             52 |         5.20 |
|  gps_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |               81 |            235 |         2.90 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


