[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ControlUnit|ControlUnit>io_output3",
    "sources":[
      "~ControlUnit|ControlUnit>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ControlUnit|ControlUnit>io_output1",
    "sources":[
      "~ControlUnit|ControlUnit>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ControlUnit|ControlUnit>io_output0",
    "sources":[
      "~ControlUnit|ControlUnit>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ControlUnit|ControlUnit>io_output2",
    "sources":[
      "~ControlUnit|ControlUnit>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ControlUnit|ControlUnit>io_output4",
    "sources":[
      "~ControlUnit|ControlUnit>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ControlUnit|ControlUnit>io_output5",
    "sources":[
      "~ControlUnit|ControlUnit>io_opcode"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated"
  },
  {
    "class":"firrtl.stage.phases.DriverCompatibility$TopNameAnnotation",
    "topName":"ControlUnit"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"ControlUnit"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]