{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620939161174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620939161187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 21:52:41 2021 " "Processing started: Thu May 13 21:52:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620939161187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939161187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939161187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620939161949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620939161949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background/bg_3_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background/bg_3_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_3_rom " "Found entity 1: bg_3_rom" {  } { { "sprites/background/bg_3_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background/bg_3_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background/bg_2_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background/bg_2_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_2_rom " "Found entity 1: bg_2_rom" {  } { { "sprites/background/bg_2_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background/bg_2_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background/bg_1_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background/bg_1_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_1_rom " "Found entity 1: bg_1_rom" {  } { { "sprites/background/bg_1_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background/bg_1_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_stop_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_stop_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_stop_rom " "Found entity 1: sonic_stop_rom" {  } { { "sprites/sonic_sprite/sonic_stop_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_stop_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_stand_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_stand_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_stand_rom " "Found entity 1: sonic_stand_rom" {  } { { "sprites/sonic_sprite/sonic_stand_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_stand_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_6_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_6_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_6_rom " "Found entity 1: sonic_run_6_rom" {  } { { "sprites/sonic_sprite/sonic_run_6_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_6_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_5_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_5_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_5_rom " "Found entity 1: sonic_run_5_rom" {  } { { "sprites/sonic_sprite/sonic_run_5_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_5_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_4_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_4_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_4_rom " "Found entity 1: sonic_run_4_rom" {  } { { "sprites/sonic_sprite/sonic_run_4_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_4_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_3_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_3_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_3_rom " "Found entity 1: sonic_run_3_rom" {  } { { "sprites/sonic_sprite/sonic_run_3_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_3_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_2_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_2_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_2_rom " "Found entity 1: sonic_run_2_rom" {  } { { "sprites/sonic_sprite/sonic_run_2_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_2_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_1_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_1_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_1_rom " "Found entity 1: sonic_run_1_rom" {  } { { "sprites/sonic_sprite/sonic_run_1_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_1_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_jump_3_rom " "Found entity 1: sonic_jump_3_rom" {  } { { "sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_jump_2_rom " "Found entity 1: sonic_jump_2_rom" {  } { { "sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_jump_1_rom " "Found entity 1: sonic_jump_1_rom" {  } { { "sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_fall_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_fall_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_fall_rom " "Found entity 1: sonic_fall_rom" {  } { { "sprites/sonic_sprite/sonic_fall_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_fall_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga main.v(50) " "Verilog HDL Declaration information at main.v(50): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620939170554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170562 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620939170567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file character_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 character_physics " "Found entity 1: character_physics" {  } { { "character_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/character_physics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620939170592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939170592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620939171078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(47) " "Verilog HDL assignment warning at main.v(47): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171078 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_vel_min main.v(88) " "Verilog HDL or VHDL warning at main.v(88): object \"Y_vel_min\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620939171079 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(96) " "Verilog HDL assignment warning at main.v(96): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171080 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(97) " "Verilog HDL assignment warning at main.v(97): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171080 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(100) " "Verilog HDL assignment warning at main.v(100): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171080 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(102) " "Verilog HDL assignment warning at main.v(102): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171080 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(104) " "Verilog HDL assignment warning at main.v(104): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171080 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(109) " "Verilog HDL assignment warning at main.v(109): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171080 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(113) " "Verilog HDL assignment warning at main.v(113): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171080 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "main.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620939171102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:GAME " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:GAME\"" {  } { { "main.v" "GAME" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620939171105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "main.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620939171108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(35) " "Verilog HDL assignment warning at vga_gen.v(35): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171109 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(48) " "Verilog HDL assignment warning at vga_gen.v(48): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171110 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(60) " "Verilog HDL assignment warning at vga_gen.v(60): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171110 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(61) " "Verilog HDL assignment warning at vga_gen.v(61): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171110 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(62) " "Verilog HDL assignment warning at vga_gen.v(62): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620939171110 "|main|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "main.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620939171112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastCode keyboard_input.v(7) " "Verilog HDL or VHDL warning at keyboard_input.v(7): object \"lastCode\" assigned a value but never read" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620939171114 "|main|keyboard_input:kb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pause keyboard_input.v(46) " "Verilog HDL Always Construct warning at keyboard_input.v(46): variable \"pause\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620939171114 "|main|keyboard_input:kb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction keyboard_input.v(32) " "Verilog HDL Always Construct warning at keyboard_input.v(32): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620939171114 "|main|keyboard_input:kb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pause keyboard_input.v(32) " "Verilog HDL Always Construct warning at keyboard_input.v(32): inferring latch(es) for variable \"pause\", which holds its previous value in one or more paths through the always construct" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620939171114 "|main|keyboard_input:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pause keyboard_input.v(32) " "Inferred latch for \"pause\" at keyboard_input.v(32)" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939171114 "|main|keyboard_input:kb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction keyboard_input.v(32) " "Inferred latch for \"direction\" at keyboard_input.v(32)" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939171114 "|main|keyboard_input:kb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_renderer image_renderer:disp " "Elaborating entity \"image_renderer\" for hierarchy \"image_renderer:disp\"" {  } { { "main.v" "disp" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620939171116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic_stand_rom image_renderer:disp\|sonic_stand_rom:sonic_stand " "Elaborating entity \"sonic_stand_rom\" for hierarchy \"image_renderer:disp\|sonic_stand_rom:sonic_stand\"" {  } { { "image_renderer.v" "sonic_stand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620939171120 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1620939171366 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1620939171366 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620939172886 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620939176253 "|main|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620939176253 "|main|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620939176253 "|main|B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620939176253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620939176349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620939178520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939178577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620939178719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620939178719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1052 " "Implemented 1052 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620939178803 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620939178803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1015 " "Implemented 1015 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620939178803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620939178803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620939178826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 21:52:58 2021 " "Processing ended: Thu May 13 21:52:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620939178826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620939178826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620939178826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620939178826 ""}
