
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_uart><h1 id="entity-neorv32_uart">Entity: neorv32_uart</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 995 210"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="345,0 360,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="290" height="30" fill="black" x="360" y="0"></rect><rect id="SvgjsRect1007" width="286" height="25" fill="#bdecb6" x="362" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="340" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="375" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   UART_PRIMARY </tspan></text><line id="SvgjsLine1012" x1="345" y1="15" x2="360" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1013" width="290" height="170" fill="black" x="360" y="35"></rect><rect id="SvgjsRect1014" width="286" height="165" fill="#fdfd96" x="362" y="37"></rect><text id="SvgjsText1015" font-family="Helvetica" x="340" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1017" font-family="Helvetica" x="375" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1018" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1019" x1="345" y1="50" x2="360" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1020" font-family="Helvetica" x="340" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1022" font-family="Helvetica" x="375" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1023" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   addr_i </tspan></text><line id="SvgjsLine1024" x1="345" y1="70" x2="360" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1025" font-family="Helvetica" x="340" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="375" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   rden_i </tspan></text><line id="SvgjsLine1029" x1="345" y1="90" x2="360" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="340" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="375" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   wren_i </tspan></text><line id="SvgjsLine1034" x1="345" y1="110" x2="360" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1035" font-family="Helvetica" x="340" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="375" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   data_i </tspan></text><line id="SvgjsLine1039" x1="345" y1="130" x2="360" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="340" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(07 downto 0) </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="375" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   clkgen_i </tspan></text><line id="SvgjsLine1044" x1="345" y1="150" x2="360" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="340" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="375" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   uart_rxd_i </tspan></text><line id="SvgjsLine1049" x1="345" y1="170" x2="360" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="340" y="169.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="375" y="169.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   uart_cts_i </tspan></text><line id="SvgjsLine1054" x1="345" y1="190" x2="360" y2="190" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="670" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="670" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="635" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="635" svgjs:data="{&quot;newLined&quot;:true}">   data_o </tspan></text><line id="SvgjsLine1059" x1="650" y1="50" x2="665" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="670" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="670" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="635" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="635" svgjs:data="{&quot;newLined&quot;:true}">   ack_o </tspan></text><line id="SvgjsLine1064" x1="650" y1="70" x2="665" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1065" font-family="Helvetica" x="670" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1066" dy="26" x="670" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1067" font-family="Helvetica" x="635" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1068" dy="26" x="635" svgjs:data="{&quot;newLined&quot;:true}">   clkgen_en_o </tspan></text><line id="SvgjsLine1069" x1="650" y1="90" x2="665" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1070" font-family="Helvetica" x="670" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1071" dy="26" x="670" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1072" font-family="Helvetica" x="635" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1073" dy="26" x="635" svgjs:data="{&quot;newLined&quot;:true}">   uart_txd_o </tspan></text><line id="SvgjsLine1074" x1="650" y1="110" x2="665" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1075" font-family="Helvetica" x="670" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1076" dy="26" x="670" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1077" font-family="Helvetica" x="635" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1078" dy="26" x="635" svgjs:data="{&quot;newLined&quot;:true}">   uart_rts_o </tspan></text><line id="SvgjsLine1079" x1="650" y1="130" x2="665" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1080" font-family="Helvetica" x="670" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1081" dy="26" x="670" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1082" font-family="Helvetica" x="635" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1083" dy="26" x="635" svgjs:data="{&quot;newLined&quot;:true}">   irq_rxd_o </tspan></text><line id="SvgjsLine1084" x1="650" y1="150" x2="665" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1085" font-family="Helvetica" x="670" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1086" dy="26" x="670" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1087" font-family="Helvetica" x="635" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1088" dy="26" x="635" svgjs:data="{&quot;newLined&quot;:true}">   irq_txd_o </tspan></text><line id="SvgjsLine1089" x1="650" y1="170" x2="665" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - Universal Asynchronous Receiver and Transmitter (UART0/1) >&gt;                     # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # Frame configuration: 1 start bit, 8 bit data, parity bit (none/even/odd), 1 stop bit,         # # programmable BAUD rate via clock pre-scaler and 12-bit BAUD value config register. RX engine  # # a simple 2-entry data buffer (for double-buffering).                                          # # Interrupts: UART_RX_available, UART_TX_done                                                   # #                                                                                               # # Support for RTS("RTR")/CTS hardware flow control:                                             # # * uart_rts_o = 0: RX is ready to receive a new char, enabled via CTRL.ctrl_uart_rts_en_c      # # * uart_cts_i = 0: TX is allowed to send a new char, enabled via CTRL.ctrl_uart_cts_en_c       # #                                                                                               # # UART0 / UART1:                                                                                # # This module is used for implementing UART0 and UART1. The UART_PRIMARY generic configures the # # interface register addresses and simulation output setting for UART0 (UART_PRIMARY = true)    # # or UART1 (UART_PRIMARY = false).                                                              # #                                                                                               # # SIMULATION MODE:                                                                              # # When the simulation mode is enabled (setting the ctrl.ctrl_uart_sim_en_c bit) any write       # # access to the TX register will not trigger any UART activity. Instead, the written data is    # # output to the simulation environment. The lowest 8 bits of the written data are printed as    # # ASCII char to the simulator console.                                                          # # This char is also stored to the file "neorv32.uartX.sim_mode.text.out" (where X = 0 for UART0 # # and X = 1 for UART1). The full 32-bit write data is also stored as 8-digit hexadecimal value  # # to the file "neorv32.uartX.sim_mode.data.out" (where X = 0 for UART0 and X = 1 for UART1).    # # No interrupts are triggered when in SIMULATION MODE.                                          # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # ################################################################################################# obviously only for simulation</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>UART_PRIMARY</td>
<td>boolean</td>
<td>true</td>
<td>true = primary UART (UART0), false = secondary UART (UART1)</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock line</td>
</tr>
<tr>
<td>addr_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>address</td>
</tr>
<tr>
<td>rden_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>wren_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>write enable</td>
</tr>
<tr>
<td>data_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data in</td>
</tr>
<tr>
<td>data_o</td>
<td>out</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data out</td>
</tr>
<tr>
<td>ack_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>transfer acknowledge</td>
</tr>
<tr>
<td>clkgen_en_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>enable clock generator</td>
</tr>
<tr>
<td>clkgen_i</td>
<td>in</td>
<td>std_ulogic_vector(07 downto 0)</td>
<td></td>
</tr>
<tr>
<td>uart_txd_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>com lines --</td>
</tr>
<tr>
<td>uart_rxd_i</td>
<td>in</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>uart_rts_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>UART.RX ready to receive ("RTR"), low-active, optional</td>
</tr>
<tr>
<td>uart_cts_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>UART.TX allowed to transmit, low-active, optional</td>
</tr>
<tr>
<td>irq_rxd_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>uart data received interrupt</td>
</tr>
<tr>
<td>irq_txd_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>uart transmission done interrupt</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ctrl</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>control register --</td>
</tr>
<tr>
<td>acc_en</td>
<td>std_ulogic</td>
<td>module access enable</td>
</tr>
<tr>
<td>addr</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>access address</td>
</tr>
<tr>
<td>wr_en</td>
<td>std_ulogic</td>
<td>word write enable</td>
</tr>
<tr>
<td>rd_en</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>uart_clk</td>
<td>std_ulogic</td>
<td>clock generator --</td>
</tr>
<tr>
<td>num_bits</td>
<td>std_ulogic_vector(03 downto 0)</td>
<td>numbers of bits in transmission frame --</td>
</tr>
<tr>
<td>uart_cts_ff</td>
<td>std_ulogic_vector(1 downto 0)</td>
<td>hardware flow-control IO buffer --</td>
</tr>
<tr>
<td>uart_rts</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>uart_tx</td>
<td>uart_tx_t</td>
<td></td>
</tr>
<tr>
<td>uart_rx</td>
<td>uart_rx_t</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>uart_id_base_c</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>cond_sel_stdulogicvector_f(UART_PRIMARY, uart0_base_c,      uart1_base_c)</td>
<td></td>
</tr>
<tr>
<td>uart_id_size_c</td>
<td>natural</td>
<td>cond_sel_natural_f(        UART_PRIMARY, uart0_size_c,      uart1_size_c)</td>
<td></td>
</tr>
<tr>
<td>uart_id_ctrl_addr_c</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>cond_sel_stdulogicvector_f(UART_PRIMARY, uart0_ctrl_addr_c, uart1_ctrl_addr_c)</td>
<td></td>
</tr>
<tr>
<td>uart_id_rtx_addr_c</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>cond_sel_stdulogicvector_f(UART_PRIMARY, uart0_rtx_addr_c,  uart1_rtx_addr_c)</td>
<td></td>
</tr>
<tr>
<td>hi_abb_c</td>
<td>natural</td>
<td>index_size_f(io_size_c)-1</td>
<td>high address boundary bit</td>
</tr>
<tr>
<td>lo_abb_c</td>
<td>natural</td>
<td>index_size_f(uart_id_size_c)</td>
<td>low address boundary bit</td>
</tr>
<tr>
<td>sim_screen_output_en_c</td>
<td>boolean</td>
<td>true</td>
<td>output lowest byte as char to simulator console when enabled</td>
</tr>
<tr>
<td>sim_text_output_en_c</td>
<td>boolean</td>
<td>true</td>
<td>output lowest byte as char to text file when enabled</td>
</tr>
<tr>
<td>sim_data_output_en_c</td>
<td>boolean</td>
<td>true</td>
<td>dump 32-word to file when enabled</td>
</tr>
<tr>
<td>sim_uart_text_file_c</td>
<td>string</td>
<td>cond_sel_string_f(UART_PRIMARY, "neorv32.uart0.sim_mode.text.out", "neorv32.uart1.sim_mode.text.out")</td>
<td>simulation output file configuration --</td>
</tr>
<tr>
<td>sim_uart_data_file_c</td>
<td>string</td>
<td>cond_sel_string_f(UART_PRIMARY, "neorv32.uart0.sim_mode.data.out", "neorv32.uart1.sim_mode.data.out")</td>
<td></td>
</tr>
<tr>
<td>ctrl_uart_baud00_c</td>
<td>natural</td>
<td>0</td>
<td>r/w: UART baud config bit 0</td>
</tr>
<tr>
<td>ctrl_uart_baud01_c</td>
<td>natural</td>
<td>1</td>
<td>r/w: UART baud config bit 1</td>
</tr>
<tr>
<td>ctrl_uart_baud02_c</td>
<td>natural</td>
<td>2</td>
<td>r/w: UART baud config bit 2</td>
</tr>
<tr>
<td>ctrl_uart_baud03_c</td>
<td>natural</td>
<td>3</td>
<td>r/w: UART baud config bit 3</td>
</tr>
<tr>
<td>ctrl_uart_baud04_c</td>
<td>natural</td>
<td>4</td>
<td>r/w: UART baud config bit 4</td>
</tr>
<tr>
<td>ctrl_uart_baud05_c</td>
<td>natural</td>
<td>5</td>
<td>r/w: UART baud config bit 5</td>
</tr>
<tr>
<td>ctrl_uart_baud06_c</td>
<td>natural</td>
<td>6</td>
<td>r/w: UART baud config bit 6</td>
</tr>
<tr>
<td>ctrl_uart_baud07_c</td>
<td>natural</td>
<td>7</td>
<td>r/w: UART baud config bit 7</td>
</tr>
<tr>
<td>ctrl_uart_baud08_c</td>
<td>natural</td>
<td>8</td>
<td>r/w: UART baud config bit 8</td>
</tr>
<tr>
<td>ctrl_uart_baud09_c</td>
<td>natural</td>
<td>9</td>
<td>r/w: UART baud config bit 9</td>
</tr>
<tr>
<td>ctrl_uart_baud10_c</td>
<td>natural</td>
<td>10</td>
<td>r/w: UART baud config bit 10</td>
</tr>
<tr>
<td>ctrl_uart_baud11_c</td>
<td>natural</td>
<td>11</td>
<td>r/w: UART baud config bit 11</td>
</tr>
<tr>
<td>ctrl_uart_sim_en_c</td>
<td>natural</td>
<td>12</td>
<td>r/w: UART <<SIMULATION MODE>&gt; enable</td>
</tr>
<tr>
<td>ctrl_uart_rts_en_c</td>
<td>natural</td>
<td>20</td>
<td>r/w: enable hardware flow control: assert rts_o if ready to receive</td>
</tr>
<tr>
<td>ctrl_uart_cts_en_c</td>
<td>natural</td>
<td>21</td>
<td>r/w: enable hardware flow control: send only if cts_i is asserted</td>
</tr>
<tr>
<td>ctrl_uart_pmode0_c</td>
<td>natural</td>
<td>22</td>
<td>r/w: Parity config (0=even; 1=odd)</td>
</tr>
<tr>
<td>ctrl_uart_pmode1_c</td>
<td>natural</td>
<td>23</td>
<td>r/w: Enable parity bit</td>
</tr>
<tr>
<td>ctrl_uart_prsc0_c</td>
<td>natural</td>
<td>24</td>
<td>r/w: UART baud prsc bit 0</td>
</tr>
<tr>
<td>ctrl_uart_prsc1_c</td>
<td>natural</td>
<td>25</td>
<td>r/w: UART baud prsc bit 1</td>
</tr>
<tr>
<td>ctrl_uart_prsc2_c</td>
<td>natural</td>
<td>26</td>
<td>r/w: UART baud prsc bit 2</td>
</tr>
<tr>
<td>ctrl_uart_cts_c</td>
<td>natural</td>
<td>27</td>
<td>r/-: current state of CTS input</td>
</tr>
<tr>
<td>ctrl_uart_en_c</td>
<td>natural</td>
<td>28</td>
<td>r/w: UART enable</td>
</tr>
<tr>
<td>ctrl_uart_tx_busy_c</td>
<td>natural</td>
<td>31</td>
<td>r/-: UART transmitter is busy</td>
</tr>
<tr>
<td>data_rx_perr_c</td>
<td>natural</td>
<td>28</td>
<td>r/-: Rx parity error</td>
</tr>
<tr>
<td>data_rx_ferr_c</td>
<td>natural</td>
<td>29</td>
<td>r/-: Rx frame error</td>
</tr>
<tr>
<td>data_rx_overr_c</td>
<td>natural</td>
<td>30</td>
<td>r/-: Rx data overrun</td>
</tr>
<tr>
<td>data_rx_avail_c</td>
<td>natural</td>
<td>31</td>
<td>r/-: Rx data available</td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>uart_tx_t</td>
<td></td>
<td>uart tx unit --</td>
</tr>
<tr>
<td>ry_data_buf_t</td>
<td></td>
<td>uart rx unit --</td>
</tr>
<tr>
<td>uart_rx_t</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>rw_access: ( clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="readwrite-access-----------------------------------------------------------------------">Read/Write Access ----------------------------------------------------------------------</h2></div><ul>
<li>uart_tx_unit: ( clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="uart-transmitter------------------------------------------------------------------------">UART Transmitter -----------------------------------------------------------------------</h2></div><ul>
<li>uart_rx_unit: ( clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="uart-receiver---------------------------------------------------------------------------">UART Receiver --------------------------------------------------------------------------</h2></div><ul>
<li>flow_control_buffer: ( clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
output is low-active<br />
flow-control input/output synchronizer --</p></div><ul>
<li>sim_output: ( clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="simulation-output-----------------------------------------------------------------------">SIMULATION Output ----------------------------------------------------------------------</h2>
<p>pragma translate_off<br />
synthesis translate_off<br />
RTL_SYNTHESIS OFF</p></div><br><br><br><br><br><br>