# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../AXI4_Lite_IP_Project.gen/sources_1/bd/axi4_Lite_ER_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../AXI4_Lite_IP_Project.srcs/sim_1/imports/axi4_Lite_ER_v1_0_bfm_1" --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ipshared/bad3/hdl/axi4_Lite_ER_v1_0_S00_AXI.v" \
"../../../../AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ipshared/bad3/hdl/axi4_Lite_ER_v1_0.v" \
"../../../../AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ip/axi4_Lite_ER_v1_0_bfm_1_axi4_Lite_ER_0_0/sim/axi4_Lite_ER_v1_0_bfm_1_axi4_Lite_ER_0_0.v" \

sv xil_defaultlib  --include "../../../../AXI4_Lite_IP_Project.gen/sources_1/bd/axi4_Lite_ER_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../AXI4_Lite_IP_Project.srcs/sim_1/imports/axi4_Lite_ER_v1_0_bfm_1" --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ip/axi4_Lite_ER_v1_0_bfm_1_master_0_0/sim/axi4_Lite_ER_v1_0_bfm_1_master_0_0_pkg.sv" \
"../../../../AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ip/axi4_Lite_ER_v1_0_bfm_1_master_0_0/sim/axi4_Lite_ER_v1_0_bfm_1_master_0_0.sv" \

verilog xil_defaultlib  --include "../../../../AXI4_Lite_IP_Project.gen/sources_1/bd/axi4_Lite_ER_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../AXI4_Lite_IP_Project.srcs/sim_1/imports/axi4_Lite_ER_v1_0_bfm_1" --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/sim/axi4_Lite_ER_v1_0_bfm_1.v" \
"../../../../AXI4_Lite_IP_Project.srcs/sources_1/imports/hdl/axi4_Lite_ER_v1_0_bfm_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../AXI4_Lite_IP_Project.gen/sources_1/bd/axi4_Lite_ER_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../AXI4_Lite_IP_Project.srcs/sim_1/imports/axi4_Lite_ER_v1_0_bfm_1" --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../AXI4_Lite_IP_Project.srcs/sim_1/imports/bfm_design/axi4_Lite_ER_v1_0_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
