0000 | 38460 | 00111000010001100000 | ADD R1 R3 #0 ; only because of test bench 
0001 | 98020 | 10011000000000100000 | CHKH R1 ; R1 zp 
0002 | 10003 | 00010000000000000011 | BRzp LBL_MOD 
0003 | A0840 | 10100000100001000000 | TCS R2 
0004 | A8420 | 10101000010000100000 | TCDH R1 
0005 | 59001 | 01011001000000000001 | CONST R4 #1 ; need to set flag to invert at the end only one was neg 
0006 | 60841 | 01100000100001000001 | SLL R2 R2 #1 
0007 | 68841 | 01101000100001000001 | SRL R2 R2 #1 ; ^ and this clear out top bit 
0008 | 60024 | 01100000000000100100 | SLL R0 R1 #4 ; R5 <- p << 4 
0009 | 61821 | 01100001100000100001 | SLL R6 R1 #1 ; R6 <- p << 1 
000a | 28006 | 00101000000000000110 | ADD R0 R0 R6 ; R0 <- p << 4 + p << 1 
000b | 38C20 | 00111000110000100000 | ADD R3 R1 #0 ; R3 <- R1 
000c | 28003 | 00101000000000000011 | ADD R0 R0 R3 ; R5 <- p << 4 + p << 1 + p 
000d | 28002 | 00101000000000000010 | ADD R0 R0 R2 ; R5 <- p << 4 + p << 1 + p + r 
000e | 80080 | 10000000000010000000 | CHKL R4 ; is R0 0 or 1 
000f | 08003 | 00001000000000000011 | BRz LBL_END_MOD 
0010 | 38800 | 00111000100000000000 | ADD R2 R0 #0 
0011 | 38600 | 00111000011000000000 | ADD R1 R16 #0 
0012 | 30022 | 00110000000000100010 | SUB R0 R1 R2 
0013 | 88000 | 10001000000000000000 | DONE ; Result placed in R0 TODO need to add signed and 255 bit split 
