<profile>

<section name = "Vitis HLS Report for 'mulmod'" level="0">
<item name = "Date">Mon Aug 23 09:44:14 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">refactor-fpga</item>
<item name = "Solution">refactor (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.832 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_udivrem_512u_s_fu_296">udivrem_512u_s, ?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">7, 7, 1, -, -, 8, no</column>
<column name="- Loop 2">20, 20, 5, 5, 1, 4, yes</column>
<column name="- Loop 3">7, 7, 1, 1, 1, 8, yes</column>
<column name="- Loop 4">4, 4, 2, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2059, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">3, 205, 8703, 18804, -</column>
<column name="Memory">0, -, 384, 24, -</column>
<column name="Multiplexer">-, -, -, 387, -</column>
<column name="Register">-, -, 1155, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 6, 1, 4, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_64ns_64ns_128_1_1_U269">mul_64ns_64ns_128_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64ns_64ns_128_1_1_U270">mul_64ns_64ns_128_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64ns_64ns_128_1_1_U271">mul_64ns_64ns_128_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64ns_64ns_128_1_1_U272">mul_64ns_64ns_128_1_1, 0, 8, 0, 45, 0</column>
<column name="mux_42_64_1_1_U268">mux_42_64_1_1, 0, 0, 0, 20, 0</column>
<column name="grp_udivrem_512u_s_fu_296">udivrem_512u_s, 3, 173, 8703, 18604, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ref_tmp_1_i_i_U">mulmod_ref_tmp_1_i_i, 0, 128, 8, 0, 8, 64, 1, 512</column>
<column name="p_word_num_bits_U">udivrem_512u_s_na_divisor_word_num_bits, 0, 128, 8, 0, 8, 64, 1, 512</column>
<column name="y_word_num_bits_assign_U">udivrem_512u_s_r_word_num_bits, 0, 128, 8, 0, 8, 64, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln175_10_fu_518_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln175_11_fu_523_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln175_12_fu_533_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln175_13_fu_570_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln175_14_fu_598_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln175_15_fu_583_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln175_16_fu_588_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln175_6_fu_456_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln175_7_fu_466_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln175_8_fu_472_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln175_9_fu_508_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln175_fu_397_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln177_7_fu_615_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln177_fu_625_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln29_16_fu_635_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln29_fu_309_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln383_1_fu_425_p2">+, 0, 0, 10, 3, 2</column>
<column name="add_ln383_2_fu_436_p2">+, 0, 0, 10, 3, 2</column>
<column name="add_ln39_fu_703_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln50_fu_683_p2">+, 0, 0, 26, 19, 19</column>
<column name="i_68_fu_655_p2">+, 0, 0, 10, 3, 1</column>
<column name="j_3_fu_338_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln176_3_fu_461_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln176_4_fu_478_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln176_5_fu_513_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln176_6_fu_540_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln176_7_fu_574_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln176_8_fu_605_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln176_fu_402_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln29_26_fu_646_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln29_fu_320_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln378_fu_344_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln38_fu_661_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="lshr_ln39_fu_724_p2">lshr, 0, 0, 950, 256, 256</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln387_fu_447_p2">xor, 0, 0, 4, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_enable_reg_pp2_iter1">14, 3, 1, 3</column>
<column name="ap_phi_mux_i_phi_fu_288_p4">9, 2, 3, 6</column>
<column name="ap_return">9, 2, 64, 128</column>
<column name="i_reg_284">9, 2, 3, 6</column>
<column name="idx11_reg_273">9, 2, 3, 6</column>
<column name="idx_reg_250">9, 2, 3, 6</column>
<column name="j_reg_261">9, 2, 3, 6</column>
<column name="p_word_num_bits_address0">37, 7, 3, 21</column>
<column name="p_word_num_bits_address1">37, 7, 3, 21</column>
<column name="p_word_num_bits_ce0">14, 3, 1, 3</column>
<column name="p_word_num_bits_ce1">14, 3, 1, 3</column>
<column name="p_word_num_bits_d0">20, 4, 64, 256</column>
<column name="p_word_num_bits_d1">20, 4, 64, 256</column>
<column name="ref_tmp_1_i_i_address0">14, 3, 3, 9</column>
<column name="ref_tmp_1_i_i_ce0">14, 3, 1, 3</column>
<column name="ref_tmp_1_i_i_ce1">9, 2, 1, 2</column>
<column name="ref_tmp_1_i_i_we0">9, 2, 1, 2</column>
<column name="ref_tmp_1_i_i_we1">9, 2, 1, 2</column>
<column name="y_word_num_bits_assign_address0">20, 4, 3, 12</column>
<column name="y_word_num_bits_assign_ce0">14, 3, 1, 3</column>
<column name="y_word_num_bits_assign_ce1">9, 2, 1, 2</column>
<column name="y_word_num_bits_assign_d0">14, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln175_reg_848">64, 0, 64, 0</column>
<column name="add_ln39_reg_959">5, 0, 5, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_return_preg">64, 0, 64, 0</column>
<column name="grp_udivrem_512u_s_fu_296_ap_start_reg">1, 0, 1, 0</column>
<column name="i_68_reg_945">3, 0, 3, 0</column>
<column name="i_reg_284">3, 0, 3, 0</column>
<column name="icmp_ln176_3_reg_885">1, 0, 1, 0</column>
<column name="icmp_ln176_4_reg_890">1, 0, 1, 0</column>
<column name="icmp_ln176_5_reg_911">1, 0, 1, 0</column>
<column name="icmp_ln176_6_reg_916">1, 0, 1, 0</column>
<column name="icmp_ln176_reg_853">1, 0, 1, 0</column>
<column name="icmp_ln38_reg_950">1, 0, 1, 0</column>
<column name="idx11_reg_273">3, 0, 3, 0</column>
<column name="idx_reg_250">3, 0, 3, 0</column>
<column name="j_3_reg_810">3, 0, 3, 0</column>
<column name="j_reg_261">3, 0, 3, 0</column>
<column name="p_word_num_bits_addr_1_reg_836">3, 0, 3, 0</column>
<column name="p_word_num_bits_addr_2_reg_842">3, 0, 3, 0</column>
<column name="p_word_num_bits_addr_3_reg_869">3, 0, 3, 0</column>
<column name="p_word_num_bits_addr_4_reg_875">3, 0, 3, 0</column>
<column name="p_word_num_bits_load_3_reg_906">64, 0, 64, 0</column>
<column name="reg_305">64, 0, 64, 0</column>
<column name="trunc_ln107_1_reg_858">64, 0, 64, 0</column>
<column name="trunc_ln107_2_reg_895">64, 0, 64, 0</column>
<column name="trunc_ln107_3_reg_831">64, 0, 64, 0</column>
<column name="trunc_ln107_4_reg_921">64, 0, 64, 0</column>
<column name="trunc_ln107_5_reg_864">64, 0, 64, 0</column>
<column name="trunc_ln107_7_reg_901">64, 0, 64, 0</column>
<column name="trunc_ln107_9_reg_927">64, 0, 64, 0</column>
<column name="trunc_ln107_reg_825">64, 0, 64, 0</column>
<column name="trunc_ln50_reg_940">5, 0, 5, 0</column>
<column name="xor_ln387_reg_880">3, 0, 3, 0</column>
<column name="zext_ln397_10_reg_795">64, 0, 128, 64</column>
<column name="zext_ln397_11_reg_800">64, 0, 128, 64</column>
<column name="zext_ln397_12_reg_805">64, 0, 128, 64</column>
<column name="zext_ln397_9_reg_790">64, 0, 128, 64</column>
<column name="zext_ln397_reg_818">64, 0, 128, 64</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mulmod, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mulmod, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mulmod, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mulmod, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mulmod, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mulmod, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, mulmod, return value</column>
<column name="state_address0">out, 14, ap_memory, state, array</column>
<column name="state_ce0">out, 1, ap_memory, state, array</column>
<column name="state_q0">in, 256, ap_memory, state, array</column>
<column name="p_read4">in, 64, ap_none, p_read4, scalar</column>
<column name="p_read11">in, 64, ap_none, p_read11, scalar</column>
<column name="p_read12">in, 64, ap_none, p_read12, scalar</column>
<column name="p_read13">in, 64, ap_none, p_read13, scalar</column>
<column name="p_read">in, 64, ap_none, p_read, scalar</column>
<column name="p_read1">in, 64, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 64, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 64, ap_none, p_read3, scalar</column>
<column name="mod_r">in, 19, ap_none, mod_r, scalar</column>
</table>
</item>
</section>
</profile>
