Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul 31 14:03:00 2024
| Host         : BF-202404122023 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eth_udp_loop_timing_summary_routed.rpt -pb eth_udp_loop_timing_summary_routed.pb -rpx eth_udp_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_udp_loop
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                   1000        
TIMING-18  Warning   Missing input or output delay                           11          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.690    -7210.001                   3118                 3436        0.035        0.000                      0                 3436       -1.170       -8.142                      14                  1740  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
eth_rxc               {0.000 0.500}        1.000           1000.000        
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rxc                    -4.690    -7191.075                   3043                 3361        0.035        0.000                      0                 3361       -1.170       -8.142                      14                  1733  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  eth_rxc            eth_rxc                 -0.460      -18.926                     75                   75        0.359        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :         3043  Failing Endpoints,  Worst Slack       -4.690ns,  Total Violation    -7191.074ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :           14  Failing Endpoints,  Worst Slack       -1.170ns,  Total Violation       -8.142ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.399ns (43.972%)  route 3.057ns (56.028%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 5.874 - 1.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.672     5.323    u_udp/u_udp_tx/rgmii_txc
    SLICE_X100Y112       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDCE (Prop_fdce_C_Q)         0.433     5.756 r  u_udp/u_udp_tx/tx_data_num_reg[2]/Q
                         net (fo=7, routed)           0.440     6.195    u_udp/u_udp_tx/tx_data_num[2]
    SLICE_X100Y112       LUT4 (Prop_lut4_I0_O)        0.105     6.300 f  u_udp/u_udp_tx/i__carry_i_11__1/O
                         net (fo=1, routed)           0.361     6.661    u_udp/u_udp_tx/i__carry_i_11__1_n_0
    SLICE_X100Y112       LUT6 (Prop_lut6_I0_O)        0.105     6.766 f  u_udp/u_udp_tx/i__carry_i_10__1/O
                         net (fo=10, routed)          0.277     7.044    u_udp/u_udp_tx/i__carry_i_10__1_n_0
    SLICE_X101Y112       LUT2 (Prop_lut2_I1_O)        0.105     7.149 r  u_udp/u_udp_tx/i__carry_i_1__5/O
                         net (fo=1, routed)           0.252     7.400    u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X100Y113       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.894 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X100Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.994 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0_n_0
    SLICE_X100Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.256 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.397     8.653    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1_n_4
    SLICE_X101Y116       LUT2 (Prop_lut2_I1_O)        0.250     8.903 r  u_udp/u_udp_tx/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     8.903    u_udp/u_udp_tx/i__carry__2_i_5__0_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.343 r  u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.759    10.102    u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I1_O)        0.105    10.207 r  u_udp/u_udp_tx/data_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.572    10.779    u_udp/u_udp_tx/data_cnt0
    SLICE_X99Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.496     5.874    u_udp/u_udp_tx/rgmii_txc
    SLICE_X99Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[12]/C
                         clock pessimism              0.418     6.292    
                         clock uncertainty           -0.035     6.256    
    SLICE_X99Y117        FDCE (Setup_fdce_C_CE)      -0.168     6.088    u_udp/u_udp_tx/data_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.399ns (43.972%)  route 3.057ns (56.028%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 5.874 - 1.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.672     5.323    u_udp/u_udp_tx/rgmii_txc
    SLICE_X100Y112       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDCE (Prop_fdce_C_Q)         0.433     5.756 r  u_udp/u_udp_tx/tx_data_num_reg[2]/Q
                         net (fo=7, routed)           0.440     6.195    u_udp/u_udp_tx/tx_data_num[2]
    SLICE_X100Y112       LUT4 (Prop_lut4_I0_O)        0.105     6.300 f  u_udp/u_udp_tx/i__carry_i_11__1/O
                         net (fo=1, routed)           0.361     6.661    u_udp/u_udp_tx/i__carry_i_11__1_n_0
    SLICE_X100Y112       LUT6 (Prop_lut6_I0_O)        0.105     6.766 f  u_udp/u_udp_tx/i__carry_i_10__1/O
                         net (fo=10, routed)          0.277     7.044    u_udp/u_udp_tx/i__carry_i_10__1_n_0
    SLICE_X101Y112       LUT2 (Prop_lut2_I1_O)        0.105     7.149 r  u_udp/u_udp_tx/i__carry_i_1__5/O
                         net (fo=1, routed)           0.252     7.400    u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X100Y113       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.894 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X100Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.994 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0_n_0
    SLICE_X100Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.256 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.397     8.653    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1_n_4
    SLICE_X101Y116       LUT2 (Prop_lut2_I1_O)        0.250     8.903 r  u_udp/u_udp_tx/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     8.903    u_udp/u_udp_tx/i__carry__2_i_5__0_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.343 r  u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.759    10.102    u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I1_O)        0.105    10.207 r  u_udp/u_udp_tx/data_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.572    10.779    u_udp/u_udp_tx/data_cnt0
    SLICE_X99Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.496     5.874    u_udp/u_udp_tx/rgmii_txc
    SLICE_X99Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[13]/C
                         clock pessimism              0.418     6.292    
                         clock uncertainty           -0.035     6.256    
    SLICE_X99Y117        FDCE (Setup_fdce_C_CE)      -0.168     6.088    u_udp/u_udp_tx/data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.399ns (43.972%)  route 3.057ns (56.028%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 5.874 - 1.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.672     5.323    u_udp/u_udp_tx/rgmii_txc
    SLICE_X100Y112       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDCE (Prop_fdce_C_Q)         0.433     5.756 r  u_udp/u_udp_tx/tx_data_num_reg[2]/Q
                         net (fo=7, routed)           0.440     6.195    u_udp/u_udp_tx/tx_data_num[2]
    SLICE_X100Y112       LUT4 (Prop_lut4_I0_O)        0.105     6.300 f  u_udp/u_udp_tx/i__carry_i_11__1/O
                         net (fo=1, routed)           0.361     6.661    u_udp/u_udp_tx/i__carry_i_11__1_n_0
    SLICE_X100Y112       LUT6 (Prop_lut6_I0_O)        0.105     6.766 f  u_udp/u_udp_tx/i__carry_i_10__1/O
                         net (fo=10, routed)          0.277     7.044    u_udp/u_udp_tx/i__carry_i_10__1_n_0
    SLICE_X101Y112       LUT2 (Prop_lut2_I1_O)        0.105     7.149 r  u_udp/u_udp_tx/i__carry_i_1__5/O
                         net (fo=1, routed)           0.252     7.400    u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X100Y113       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.894 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X100Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.994 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0_n_0
    SLICE_X100Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.256 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.397     8.653    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1_n_4
    SLICE_X101Y116       LUT2 (Prop_lut2_I1_O)        0.250     8.903 r  u_udp/u_udp_tx/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     8.903    u_udp/u_udp_tx/i__carry__2_i_5__0_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.343 r  u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.759    10.102    u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I1_O)        0.105    10.207 r  u_udp/u_udp_tx/data_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.572    10.779    u_udp/u_udp_tx/data_cnt0
    SLICE_X99Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.496     5.874    u_udp/u_udp_tx/rgmii_txc
    SLICE_X99Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[14]/C
                         clock pessimism              0.418     6.292    
                         clock uncertainty           -0.035     6.256    
    SLICE_X99Y117        FDCE (Setup_fdce_C_CE)      -0.168     6.088    u_udp/u_udp_tx/data_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.399ns (43.972%)  route 3.057ns (56.028%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 5.874 - 1.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.672     5.323    u_udp/u_udp_tx/rgmii_txc
    SLICE_X100Y112       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDCE (Prop_fdce_C_Q)         0.433     5.756 r  u_udp/u_udp_tx/tx_data_num_reg[2]/Q
                         net (fo=7, routed)           0.440     6.195    u_udp/u_udp_tx/tx_data_num[2]
    SLICE_X100Y112       LUT4 (Prop_lut4_I0_O)        0.105     6.300 f  u_udp/u_udp_tx/i__carry_i_11__1/O
                         net (fo=1, routed)           0.361     6.661    u_udp/u_udp_tx/i__carry_i_11__1_n_0
    SLICE_X100Y112       LUT6 (Prop_lut6_I0_O)        0.105     6.766 f  u_udp/u_udp_tx/i__carry_i_10__1/O
                         net (fo=10, routed)          0.277     7.044    u_udp/u_udp_tx/i__carry_i_10__1_n_0
    SLICE_X101Y112       LUT2 (Prop_lut2_I1_O)        0.105     7.149 r  u_udp/u_udp_tx/i__carry_i_1__5/O
                         net (fo=1, routed)           0.252     7.400    u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X100Y113       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.894 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X100Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.994 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0_n_0
    SLICE_X100Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.256 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.397     8.653    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1_n_4
    SLICE_X101Y116       LUT2 (Prop_lut2_I1_O)        0.250     8.903 r  u_udp/u_udp_tx/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     8.903    u_udp/u_udp_tx/i__carry__2_i_5__0_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.343 r  u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.759    10.102    u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I1_O)        0.105    10.207 r  u_udp/u_udp_tx/data_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.572    10.779    u_udp/u_udp_tx/data_cnt0
    SLICE_X99Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.496     5.874    u_udp/u_udp_tx/rgmii_txc
    SLICE_X99Y117        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[15]/C
                         clock pessimism              0.418     6.292    
                         clock uncertainty           -0.035     6.256    
    SLICE_X99Y117        FDCE (Setup_fdce_C_CE)      -0.168     6.088    u_udp/u_udp_tx/data_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.406ns (44.684%)  route 2.978ns (55.316%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 5.863 - 1.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.654     5.305    u_icmp/u_icmp_tx/rgmii_txc
    SLICE_X90Y124        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDCE (Prop_fdce_C_Q)         0.433     5.738 r  u_icmp/u_icmp_tx/tx_data_num_reg[7]/Q
                         net (fo=7, routed)           0.744     6.482    u_icmp/u_icmp_tx/tx_data_num[7]
    SLICE_X90Y124        LUT4 (Prop_lut4_I1_O)        0.105     6.587 r  u_icmp/u_icmp_tx/i__carry_i_13/O
                         net (fo=1, routed)           0.125     6.712    u_icmp/u_icmp_tx/i__carry_i_13_n_0
    SLICE_X90Y124        LUT6 (Prop_lut6_I2_O)        0.105     6.817 f  u_icmp/u_icmp_tx/i__carry_i_10/O
                         net (fo=10, routed)          0.277     7.094    u_icmp/u_icmp_tx/i__carry_i_10_n_0
    SLICE_X90Y123        LUT2 (Prop_lut2_I1_O)        0.105     7.199 r  u_icmp/u_icmp_tx/i__carry_i_1__0/O
                         net (fo=1, routed)           0.252     7.451    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X91Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.931 r  u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.008     7.939    u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X91Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.119 r  u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.374     8.493    u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry__0_n_7
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.249     8.742 r  u_icmp/u_icmp_tx/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     8.742    u_icmp/u_icmp_tx/i__carry__0_i_4__3_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.186 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.286 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.286    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__1_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.667    10.053    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X92Y128        LUT6 (Prop_lut6_I1_O)        0.105    10.158 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.531    10.689    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X93Y124        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.485     5.863    u_icmp/u_icmp_tx/rgmii_txc
    SLICE_X93Y124        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[0]/C
                         clock pessimism              0.384     6.247    
                         clock uncertainty           -0.035     6.211    
    SLICE_X93Y124        FDCE (Setup_fdce_C_CE)      -0.168     6.043    u_icmp/u_icmp_tx/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.406ns (44.684%)  route 2.978ns (55.316%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 5.863 - 1.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.654     5.305    u_icmp/u_icmp_tx/rgmii_txc
    SLICE_X90Y124        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDCE (Prop_fdce_C_Q)         0.433     5.738 r  u_icmp/u_icmp_tx/tx_data_num_reg[7]/Q
                         net (fo=7, routed)           0.744     6.482    u_icmp/u_icmp_tx/tx_data_num[7]
    SLICE_X90Y124        LUT4 (Prop_lut4_I1_O)        0.105     6.587 r  u_icmp/u_icmp_tx/i__carry_i_13/O
                         net (fo=1, routed)           0.125     6.712    u_icmp/u_icmp_tx/i__carry_i_13_n_0
    SLICE_X90Y124        LUT6 (Prop_lut6_I2_O)        0.105     6.817 f  u_icmp/u_icmp_tx/i__carry_i_10/O
                         net (fo=10, routed)          0.277     7.094    u_icmp/u_icmp_tx/i__carry_i_10_n_0
    SLICE_X90Y123        LUT2 (Prop_lut2_I1_O)        0.105     7.199 r  u_icmp/u_icmp_tx/i__carry_i_1__0/O
                         net (fo=1, routed)           0.252     7.451    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X91Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.931 r  u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.008     7.939    u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X91Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.119 r  u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.374     8.493    u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry__0_n_7
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.249     8.742 r  u_icmp/u_icmp_tx/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     8.742    u_icmp/u_icmp_tx/i__carry__0_i_4__3_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.186 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.286 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.286    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__1_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.667    10.053    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X92Y128        LUT6 (Prop_lut6_I1_O)        0.105    10.158 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.531    10.689    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X93Y124        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.485     5.863    u_icmp/u_icmp_tx/rgmii_txc
    SLICE_X93Y124        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[1]/C
                         clock pessimism              0.384     6.247    
                         clock uncertainty           -0.035     6.211    
    SLICE_X93Y124        FDCE (Setup_fdce_C_CE)      -0.168     6.043    u_icmp/u_icmp_tx/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.406ns (44.684%)  route 2.978ns (55.316%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 5.863 - 1.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.654     5.305    u_icmp/u_icmp_tx/rgmii_txc
    SLICE_X90Y124        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDCE (Prop_fdce_C_Q)         0.433     5.738 r  u_icmp/u_icmp_tx/tx_data_num_reg[7]/Q
                         net (fo=7, routed)           0.744     6.482    u_icmp/u_icmp_tx/tx_data_num[7]
    SLICE_X90Y124        LUT4 (Prop_lut4_I1_O)        0.105     6.587 r  u_icmp/u_icmp_tx/i__carry_i_13/O
                         net (fo=1, routed)           0.125     6.712    u_icmp/u_icmp_tx/i__carry_i_13_n_0
    SLICE_X90Y124        LUT6 (Prop_lut6_I2_O)        0.105     6.817 f  u_icmp/u_icmp_tx/i__carry_i_10/O
                         net (fo=10, routed)          0.277     7.094    u_icmp/u_icmp_tx/i__carry_i_10_n_0
    SLICE_X90Y123        LUT2 (Prop_lut2_I1_O)        0.105     7.199 r  u_icmp/u_icmp_tx/i__carry_i_1__0/O
                         net (fo=1, routed)           0.252     7.451    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X91Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.931 r  u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.008     7.939    u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X91Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.119 r  u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.374     8.493    u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry__0_n_7
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.249     8.742 r  u_icmp/u_icmp_tx/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     8.742    u_icmp/u_icmp_tx/i__carry__0_i_4__3_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.186 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.286 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.286    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__1_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.667    10.053    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X92Y128        LUT6 (Prop_lut6_I1_O)        0.105    10.158 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.531    10.689    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X93Y124        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.485     5.863    u_icmp/u_icmp_tx/rgmii_txc
    SLICE_X93Y124        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[2]/C
                         clock pessimism              0.384     6.247    
                         clock uncertainty           -0.035     6.211    
    SLICE_X93Y124        FDCE (Setup_fdce_C_CE)      -0.168     6.043    u_icmp/u_icmp_tx/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 u_icmp/u_icmp_tx/tx_data_num_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_icmp/u_icmp_tx/data_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.406ns (44.684%)  route 2.978ns (55.316%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 5.863 - 1.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.654     5.305    u_icmp/u_icmp_tx/rgmii_txc
    SLICE_X90Y124        FDCE                                         r  u_icmp/u_icmp_tx/tx_data_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124        FDCE (Prop_fdce_C_Q)         0.433     5.738 r  u_icmp/u_icmp_tx/tx_data_num_reg[7]/Q
                         net (fo=7, routed)           0.744     6.482    u_icmp/u_icmp_tx/tx_data_num[7]
    SLICE_X90Y124        LUT4 (Prop_lut4_I1_O)        0.105     6.587 r  u_icmp/u_icmp_tx/i__carry_i_13/O
                         net (fo=1, routed)           0.125     6.712    u_icmp/u_icmp_tx/i__carry_i_13_n_0
    SLICE_X90Y124        LUT6 (Prop_lut6_I2_O)        0.105     6.817 f  u_icmp/u_icmp_tx/i__carry_i_10/O
                         net (fo=10, routed)          0.277     7.094    u_icmp/u_icmp_tx/i__carry_i_10_n_0
    SLICE_X90Y123        LUT2 (Prop_lut2_I1_O)        0.105     7.199 r  u_icmp/u_icmp_tx/i__carry_i_1__0/O
                         net (fo=1, routed)           0.252     7.451    u_icmp/u_icmp_tx/real_tx_data_num[0]
    SLICE_X91Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.931 r  u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.008     7.939    u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X91Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.119 r  u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.374     8.493    u_icmp/u_icmp_tx/skip_en2_inferred__0/i__carry__0_n_7
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.249     8.742 r  u_icmp/u_icmp_tx/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     8.742    u_icmp/u_icmp_tx/i__carry__0_i_4__3_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.186 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__0_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.286 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.286    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__1_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.667    10.053    u_icmp/u_icmp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X92Y128        LUT6 (Prop_lut6_I1_O)        0.105    10.158 r  u_icmp/u_icmp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.531    10.689    u_icmp/u_icmp_tx/data_cnt0
    SLICE_X93Y124        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.485     5.863    u_icmp/u_icmp_tx/rgmii_txc
    SLICE_X93Y124        FDCE                                         r  u_icmp/u_icmp_tx/data_cnt_reg[3]/C
                         clock pessimism              0.384     6.247    
                         clock uncertainty           -0.035     6.211    
    SLICE_X93Y124        FDCE (Setup_fdce_C_CE)      -0.168     6.043    u_icmp/u_icmp_tx/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.578ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.399ns (44.884%)  route 2.946ns (55.116%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 5.875 - 1.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.672     5.323    u_udp/u_udp_tx/rgmii_txc
    SLICE_X100Y112       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDCE (Prop_fdce_C_Q)         0.433     5.756 r  u_udp/u_udp_tx/tx_data_num_reg[2]/Q
                         net (fo=7, routed)           0.440     6.195    u_udp/u_udp_tx/tx_data_num[2]
    SLICE_X100Y112       LUT4 (Prop_lut4_I0_O)        0.105     6.300 f  u_udp/u_udp_tx/i__carry_i_11__1/O
                         net (fo=1, routed)           0.361     6.661    u_udp/u_udp_tx/i__carry_i_11__1_n_0
    SLICE_X100Y112       LUT6 (Prop_lut6_I0_O)        0.105     6.766 f  u_udp/u_udp_tx/i__carry_i_10__1/O
                         net (fo=10, routed)          0.277     7.044    u_udp/u_udp_tx/i__carry_i_10__1_n_0
    SLICE_X101Y112       LUT2 (Prop_lut2_I1_O)        0.105     7.149 r  u_udp/u_udp_tx/i__carry_i_1__5/O
                         net (fo=1, routed)           0.252     7.400    u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X100Y113       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.894 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X100Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.994 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0_n_0
    SLICE_X100Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.256 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.397     8.653    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1_n_4
    SLICE_X101Y116       LUT2 (Prop_lut2_I1_O)        0.250     8.903 r  u_udp/u_udp_tx/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     8.903    u_udp/u_udp_tx/i__carry__2_i_5__0_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.343 r  u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.759    10.102    u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I1_O)        0.105    10.207 r  u_udp/u_udp_tx/data_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.461    10.668    u_udp/u_udp_tx/data_cnt0
    SLICE_X99Y116        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.497     5.875    u_udp/u_udp_tx/rgmii_txc
    SLICE_X99Y116        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[10]/C
                         clock pessimism              0.418     6.293    
                         clock uncertainty           -0.035     6.257    
    SLICE_X99Y116        FDCE (Setup_fdce_C_CE)      -0.168     6.089    u_udp/u_udp_tx/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.089    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                 -4.578    

Slack (VIOLATED) :        -4.578ns  (required time - arrival time)
  Source:                 u_udp/u_udp_tx/tx_data_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_udp/u_udp_tx/data_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.399ns (44.884%)  route 2.946ns (55.116%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 5.875 - 1.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.672     5.323    u_udp/u_udp_tx/rgmii_txc
    SLICE_X100Y112       FDCE                                         r  u_udp/u_udp_tx/tx_data_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDCE (Prop_fdce_C_Q)         0.433     5.756 r  u_udp/u_udp_tx/tx_data_num_reg[2]/Q
                         net (fo=7, routed)           0.440     6.195    u_udp/u_udp_tx/tx_data_num[2]
    SLICE_X100Y112       LUT4 (Prop_lut4_I0_O)        0.105     6.300 f  u_udp/u_udp_tx/i__carry_i_11__1/O
                         net (fo=1, routed)           0.361     6.661    u_udp/u_udp_tx/i__carry_i_11__1_n_0
    SLICE_X100Y112       LUT6 (Prop_lut6_I0_O)        0.105     6.766 f  u_udp/u_udp_tx/i__carry_i_10__1/O
                         net (fo=10, routed)          0.277     7.044    u_udp/u_udp_tx/i__carry_i_10__1_n_0
    SLICE_X101Y112       LUT2 (Prop_lut2_I1_O)        0.105     7.149 r  u_udp/u_udp_tx/i__carry_i_1__5/O
                         net (fo=1, routed)           0.252     7.400    u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X100Y113       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.894 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry_n_0
    SLICE_X100Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.994 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__0_n_0
    SLICE_X100Y115       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.256 r  u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.397     8.653    u_udp/u_udp_tx/skip_en2_inferred__0/i__carry__1_n_4
    SLICE_X101Y116       LUT2 (Prop_lut2_I1_O)        0.250     8.903 r  u_udp/u_udp_tx/i__carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     8.903    u_udp/u_udp_tx/i__carry__2_i_5__0_n_0
    SLICE_X101Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.343 r  u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.759    10.102    u_udp/u_udp_tx/p_1_out_inferred__1/i__carry__2_n_0
    SLICE_X103Y116       LUT4 (Prop_lut4_I1_O)        0.105    10.207 r  u_udp/u_udp_tx/data_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.461    10.668    u_udp/u_udp_tx/data_cnt0
    SLICE_X99Y116        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.497     5.875    u_udp/u_udp_tx/rgmii_txc
    SLICE_X99Y116        FDCE                                         r  u_udp/u_udp_tx/data_cnt_reg[11]/C
                         clock pessimism              0.418     6.293    
                         clock uncertainty           -0.035     6.257    
    SLICE_X99Y116        FDCE (Setup_fdce_C_CE)      -0.168     6.089    u_udp/u_udp_tx/data_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.089    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                 -4.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_icmp/u_icmp_rx/des_ip_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.389ns (16.525%)  route 1.965ns (83.475%))
  Logic Levels:           0  
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.378ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.247     3.151    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y146        IDDR                                         r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        IDDR (Prop_iddr_C_Q2)        0.389     3.540 r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/Q2
                         net (fo=38, routed)          1.965     5.505    u_icmp/u_icmp_rx/gmii_rxd[4]
    SLICE_X112Y124       FDCE                                         r  u_icmp/u_icmp_rx/des_ip_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.727     5.378    u_icmp/u_icmp_rx/rgmii_txc
    SLICE_X112Y124       FDCE                                         r  u_icmp/u_icmp_rx/des_ip_reg[4]/C
                         clock pessimism             -0.066     5.312    
    SLICE_X112Y124       FDCE (Hold_fdce_C_D)         0.158     5.470    u_icmp/u_icmp_rx/des_ip_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.470    
                         arrival time                           5.505    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_eth_ctrl/rec_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.217%)  route 0.283ns (66.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_eth_ctrl/gmii_rx_clk
    SLICE_X95Y108        FDCE                                         r  u_eth_ctrl/rec_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y108        FDCE (Prop_fdce_C_Q)         0.141     1.939 r  u_eth_ctrl/rec_data_reg[3]/Q
                         net (fo=1, routed)           0.283     2.223    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.000     2.366    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.494     1.872    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.168    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_eth_ctrl/rec_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.425%)  route 0.267ns (67.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_eth_ctrl/gmii_rx_clk
    SLICE_X95Y109        FDCE                                         r  u_eth_ctrl/rec_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y109        FDCE (Prop_fdce_C_Q)         0.128     1.926 r  u_eth_ctrl/rec_data_reg[2]/Q
                         net (fo=1, routed)           0.267     2.193    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.000     2.366    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.494     1.872    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.242     2.114    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_eth_ctrl/rec_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.478%)  route 0.286ns (63.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_eth_ctrl/gmii_rx_clk
    SLICE_X94Y109        FDCE                                         r  u_eth_ctrl/rec_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y109        FDCE (Prop_fdce_C_Q)         0.164     1.962 r  u_eth_ctrl/rec_data_reg[7]/Q
                         net (fo=1, routed)           0.286     2.248    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.000     2.366    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.494     1.872    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.168    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_eth_ctrl/rec_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.099%)  route 0.312ns (68.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_eth_ctrl/gmii_rx_clk
    SLICE_X95Y109        FDCE                                         r  u_eth_ctrl/rec_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y109        FDCE (Prop_fdce_C_Q)         0.141     1.939 r  u_eth_ctrl/rec_data_reg[1]/Q
                         net (fo=1, routed)           0.312     2.252    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.000     2.366    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.494     1.872    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.168    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_udp/u_udp_rx/des_ip_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.389ns (16.395%)  route 1.984ns (83.605%))
  Logic Levels:           0  
  Clock Path Skew:        2.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.396ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.247     3.151    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y146        IDDR                                         r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        IDDR (Prop_iddr_C_Q1)        0.389     3.540 r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/Q1
                         net (fo=39, routed)          1.984     5.523    u_udp/u_udp_rx/gmii_rxd[0]
    SLICE_X111Y107       FDCE                                         r  u_udp/u_udp_rx/des_ip_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.745     5.396    u_udp/u_udp_rx/rgmii_txc
    SLICE_X111Y107       FDCE                                         r  u_udp/u_udp_rx/des_ip_reg[0]/C
                         clock pessimism             -0.066     5.330    
    SLICE_X111Y107       FDCE (Hold_fdce_C_D)         0.102     5.432    u_udp/u_udp_rx/des_ip_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.432    
                         arrival time                           5.523    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_eth_ctrl/rec_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.148ns (35.357%)  route 0.271ns (64.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_eth_ctrl/gmii_rx_clk
    SLICE_X94Y109        FDCE                                         r  u_eth_ctrl/rec_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y109        FDCE (Prop_fdce_C_Q)         0.148     1.946 r  u_eth_ctrl/rec_data_reg[6]/Q
                         net (fo=1, routed)           0.271     2.217    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.000     2.366    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.494     1.872    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.242     2.114    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_eth_ctrl/rec_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.658%)  route 0.309ns (65.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_eth_ctrl/gmii_rx_clk
    SLICE_X94Y109        FDCE                                         r  u_eth_ctrl/rec_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y109        FDCE (Prop_fdce_C_Q)         0.164     1.962 r  u_eth_ctrl/rec_data_reg[5]/Q
                         net (fo=1, routed)           0.309     2.272    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.000     2.366    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.494     1.872    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.168    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_eth_ctrl/rec_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.496%)  route 0.292ns (69.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_eth_ctrl/gmii_rx_clk
    SLICE_X95Y108        FDCE                                         r  u_eth_ctrl/rec_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y108        FDCE (Prop_fdce_C_Q)         0.128     1.926 r  u_eth_ctrl/rec_data_reg[4]/Q
                         net (fo=1, routed)           0.292     2.218    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.000     2.366    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y42         RAMB18E1                                     r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.494     1.872    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.242     2.114    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_icmp/u_icmp_rx/icmp_id_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.389ns (16.526%)  route 1.965ns (83.474%))
  Logic Levels:           0  
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.341     1.681    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.223     2.904 r  u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/O
                         net (fo=5, routed)           0.247     3.151    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc_bufio
    ILOGIC_X1Y145        IDDR                                         r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        IDDR (Prop_iddr_C_Q1)        0.389     3.540 r  u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/Q1
                         net (fo=40, routed)          1.965     5.505    u_icmp/u_icmp_rx/gmii_rxd[1]
    SLICE_X104Y124       FDCE                                         r  u_icmp/u_icmp_rx/icmp_id_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.658     5.309    u_icmp/u_icmp_rx/rgmii_txc
    SLICE_X104Y124       FDCE                                         r  u_icmp/u_icmp_rx/icmp_id_reg[9]/C
                         clock pessimism             -0.066     5.243    
    SLICE_X104Y124       FDCE (Hold_fdce_C_D)         0.154     5.397    u_icmp/u_icmp_rx/icmp_id_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.397    
                         arrival time                           5.505    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { eth_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1.000       -1.170     RAMB18_X4Y42    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         1.000       -1.170     RAMB18_X4Y42    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         1.000       -0.592     BUFGCTRL_X0Y16  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.474         1.000       -0.474     ILOGIC_X1Y146   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         1.000       -0.474     ILOGIC_X1Y145   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         1.000       -0.474     ILOGIC_X1Y123   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[2].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         1.000       -0.474     ILOGIC_X1Y124   u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         1.000       -0.474     ILOGIC_X1Y144   u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C
Min Period        n/a     ODDR/C              n/a            1.474         1.000       -0.474     OLOGIC_X1Y125   u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         1.000       -0.474     OLOGIC_X1Y143   u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].ODDR_inst/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X112Y117  u_arp/u_arp_rx/arp_rx_done_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X112Y117  u_arp/u_arp_rx/arp_rx_done_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X111Y116  u_arp/u_arp_rx/arp_rx_type_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X111Y116  u_arp/u_arp_rx/arp_rx_type_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X109Y110  u_arp/u_arp_rx/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X109Y110  u_arp/u_arp_rx/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X108Y110  u_arp/u_arp_rx/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X108Y110  u_arp/u_arp_rx/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X109Y109  u_arp/u_arp_rx/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X109Y109  u_arp/u_arp_rx/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X112Y117  u_arp/u_arp_rx/arp_rx_done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X112Y117  u_arp/u_arp_rx/arp_rx_done_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X111Y116  u_arp/u_arp_rx/arp_rx_type_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X111Y116  u_arp/u_arp_rx/arp_rx_type_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X109Y110  u_arp/u_arp_rx/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X109Y110  u_arp/u_arp_rx/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X108Y110  u_arp/u_arp_rx/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X108Y110  u_arp/u_arp_rx/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X109Y109  u_arp/u_arp_rx/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         0.500       0.000      SLICE_X109Y109  u_arp/u_arp_rx/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :           75  Failing Endpoints,  Worst Slack       -0.460ns,  Total Violation      -18.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.433ns (40.643%)  route 0.632ns (59.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 5.827 - 1.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.622     5.273    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDPE (Prop_fdpe_C_Q)         0.433     5.706 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/Q
                         net (fo=17, routed)          0.632     6.338    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_alias
    SLICE_X87Y102        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.449     5.827    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y102        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.418     6.245    
                         clock uncertainty           -0.035     6.209    
    SLICE_X87Y102        FDCE (Recov_fdce_C_CLR)     -0.331     5.878    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.433ns (40.643%)  route 0.632ns (59.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 5.827 - 1.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.622     5.273    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDPE (Prop_fdpe_C_Q)         0.433     5.706 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/Q
                         net (fo=17, routed)          0.632     6.338    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_alias
    SLICE_X87Y102        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.449     5.827    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y102        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.418     6.245    
                         clock uncertainty           -0.035     6.209    
    SLICE_X87Y102        FDCE (Recov_fdce_C_CLR)     -0.331     5.878    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.433ns (40.643%)  route 0.632ns (59.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 5.827 - 1.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.622     5.273    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDPE (Prop_fdpe_C_Q)         0.433     5.706 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/Q
                         net (fo=17, routed)          0.632     6.338    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_alias
    SLICE_X87Y102        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.449     5.827    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y102        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.418     6.245    
                         clock uncertainty           -0.035     6.209    
    SLICE_X87Y102        FDCE (Recov_fdce_C_CLR)     -0.331     5.878    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.433ns (40.643%)  route 0.632ns (59.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 5.827 - 1.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.622     5.273    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDPE (Prop_fdpe_C_Q)         0.433     5.706 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica/Q
                         net (fo=17, routed)          0.632     6.338    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_alias
    SLICE_X87Y102        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.449     5.827    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y102        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.418     6.245    
                         clock uncertainty           -0.035     6.209    
    SLICE_X87Y102        FDCE (Recov_fdce_C_CLR)     -0.331     5.878    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.379ns (35.527%)  route 0.688ns (64.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 5.879 - 1.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.674     5.325    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDPE (Prop_fdpe_C_Q)         0.379     5.704 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/Q
                         net (fo=26, routed)          0.688     6.392    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]_repN_alias
    SLICE_X94Y103        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.501     5.879    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y103        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.384     6.263    
                         clock uncertainty           -0.035     6.227    
    SLICE_X94Y103        FDCE (Recov_fdce_C_CLR)     -0.258     5.969    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.969    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.379ns (35.527%)  route 0.688ns (64.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 5.879 - 1.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.674     5.325    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDPE (Prop_fdpe_C_Q)         0.379     5.704 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/Q
                         net (fo=26, routed)          0.688     6.392    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]_repN_alias
    SLICE_X94Y103        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.501     5.879    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y103        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.384     6.263    
                         clock uncertainty           -0.035     6.227    
    SLICE_X94Y103        FDCE (Recov_fdce_C_CLR)     -0.258     5.969    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.969    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.379ns (35.527%)  route 0.688ns (64.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 5.879 - 1.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.674     5.325    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDPE (Prop_fdpe_C_Q)         0.379     5.704 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/Q
                         net (fo=26, routed)          0.688     6.392    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]_repN_alias
    SLICE_X94Y103        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.501     5.879    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y103        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.384     6.263    
                         clock uncertainty           -0.035     6.227    
    SLICE_X94Y103        FDCE (Recov_fdce_C_CLR)     -0.258     5.969    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.969    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.348ns (37.881%)  route 0.571ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 5.827 - 1.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.621     5.272    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.571     6.190    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y105        FDPE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.449     5.827    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.418     6.245    
                         clock uncertainty           -0.035     6.209    
    SLICE_X88Y105        FDPE (Recov_fdpe_C_PRE)     -0.429     5.780    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.348ns (37.881%)  route 0.571ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 5.827 - 1.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.621     5.272    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDPE (Prop_fdpe_C_Q)         0.348     5.620 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.571     6.190    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y105        FDPE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.449     5.827    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.418     6.245    
                         clock uncertainty           -0.035     6.209    
    SLICE_X88Y105        FDPE (Recov_fdpe_C_PRE)     -0.429     5.780    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@1.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.379ns (36.156%)  route 0.669ns (63.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 5.878 - 1.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.566    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.674     5.325    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDPE (Prop_fdpe_C_Q)         0.379     5.704 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/Q
                         net (fo=26, routed)          0.669     6.373    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]_repN_alias
    SLICE_X92Y101        FDPE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    1.000     1.000 r  
    K17                                               0.000     1.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     1.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     2.340 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.961     4.301    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.378 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        1.500     5.878    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X92Y101        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.420     6.298    
                         clock uncertainty           -0.035     6.262    
    SLICE_X92Y101        FDPE (Recov_fdpe_C_PRE)     -0.292     5.970    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.970    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                 -0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.826%)  route 0.142ns (50.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.665     1.775    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/Q
                         net (fo=16, routed)          0.142     2.058    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_2_alias
    SLICE_X88Y104        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.939     2.306    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y104        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.514     1.791    
    SLICE_X88Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.699    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.826%)  route 0.142ns (50.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.665     1.775    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/Q
                         net (fo=16, routed)          0.142     2.058    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_2_alias
    SLICE_X88Y104        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.939     2.306    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y104        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.514     1.791    
    SLICE_X88Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.699    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.826%)  route 0.142ns (50.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.665     1.775    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/Q
                         net (fo=16, routed)          0.142     2.058    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_2_alias
    SLICE_X88Y104        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.939     2.306    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y104        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.514     1.791    
    SLICE_X88Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.699    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.826%)  route 0.142ns (50.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.665     1.775    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/Q
                         net (fo=16, routed)          0.142     2.058    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_2_alias
    SLICE_X88Y104        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.939     2.306    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X88Y104        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.514     1.791    
    SLICE_X88Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.699    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.639%)  route 0.182ns (56.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.665     1.775    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/Q
                         net (fo=16, routed)          0.182     2.099    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_2_alias
    SLICE_X87Y104        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.939     2.306    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y104        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism             -0.514     1.791    
    SLICE_X87Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.699    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.639%)  route 0.182ns (56.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.665     1.775    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y105        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.916 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_replica_2/Q
                         net (fo=16, routed)          0.182     2.099    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]_repN_2_alias
    SLICE_X87Y104        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.939     2.306    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y104        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.514     1.791    
    SLICE_X87Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.699    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.939 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/Q
                         net (fo=26, routed)          0.205     2.145    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]_repN_alias
    SLICE_X92Y106        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.962     2.329    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X92Y106        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism             -0.517     1.811    
    SLICE_X92Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.744    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.939 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/Q
                         net (fo=26, routed)          0.205     2.145    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]_repN_alias
    SLICE_X92Y106        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.962     2.329    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X92Y106        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.517     1.811    
    SLICE_X92Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.744    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.939 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/Q
                         net (fo=26, routed)          0.205     2.145    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]_repN_alias
    SLICE_X92Y106        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.962     2.329    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X92Y106        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.517     1.811    
    SLICE_X92Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.744    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.743%)  route 0.205ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.084    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.688     1.798    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X93Y106        FDPE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.939 f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_replica/Q
                         net (fo=26, routed)          0.205     2.145    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]_repN_alias
    SLICE_X92Y106        FDCE                                         f  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.338    u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxc
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1727, routed)        0.962     2.329    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X92Y106        FDCE                                         r  u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.517     1.811    
    SLICE_X92Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.744    u_async_fifo_2048x8b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.400    





