Classic Timing Analyzer report for Processor
Tue Dec 15 15:56:01 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                             ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 7.811 ns                         ; init                                                             ; DataPath:DP1|ROM:romA|Q[3]       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.952 ns                        ; DataPath:DP1|ROM:romA|Q[2]                                       ; RAMout[2]                        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.873 ns                        ; init                                                             ; DataPath:DP1|ROM:romA|Q[1]       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 59.77 MHz ( period = 16.730 ns ) ; DataPath:DP1|ROM:romA|rom[12][3]                                 ; DataPath:DP1|ROM:romA|Q[3]       ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[19][4] ; clk        ; clk      ; 2059         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                  ;                                  ;            ;          ; 2059         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; init            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 59.77 MHz ( period = 16.730 ns )                    ; DataPath:DP1|ROM:romA|rom[12][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 60.17 MHz ( period = 16.620 ns )                    ; DataPath:DP1|ROM:romA|rom[12][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.010 ns                ;
; N/A                                     ; 60.86 MHz ( period = 16.432 ns )                    ; DataPath:DP1|ROM:romA|rom[12][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 61.78 MHz ( period = 16.186 ns )                    ; DataPath:DP1|ROM:romA|rom[12][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.837 ns                ;
; N/A                                     ; 62.15 MHz ( period = 16.090 ns )                    ; DataPath:DP1|ROM:romA|rom[12][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 62.55 MHz ( period = 15.988 ns )                    ; DataPath:DP1|ROM:romA|rom[13][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 62.66 MHz ( period = 15.960 ns )                    ; DataPath:DP1|ROM:romA|rom[21][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 62.93 MHz ( period = 15.890 ns )                    ; DataPath:DP1|ROM:romA|rom[21][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.756 ns                ;
; N/A                                     ; 63.19 MHz ( period = 15.826 ns )                    ; DataPath:DP1|ROM:romA|rom[17][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.774 ns                ;
; N/A                                     ; 63.44 MHz ( period = 15.764 ns )                    ; DataPath:DP1|ROM:romA|rom[21][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 63.46 MHz ( period = 15.758 ns )                    ; DataPath:DP1|ROM:romA|rom[21][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 63.47 MHz ( period = 15.756 ns )                    ; DataPath:DP1|ROM:romA|rom[19][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; 63.67 MHz ( period = 15.706 ns )                    ; DataPath:DP1|ROM:romA|rom[13][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 63.89 MHz ( period = 15.652 ns )                    ; DataPath:DP1|ROM:romA|rom[12][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 63.95 MHz ( period = 15.636 ns )                    ; DataPath:DP1|ROM:romA|rom[13][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.910 ns                ;
; N/A                                     ; 64.06 MHz ( period = 15.610 ns )                    ; DataPath:DP1|ROM:romA|rom[4][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.265 ns                ;
; N/A                                     ; 64.14 MHz ( period = 15.590 ns )                    ; DataPath:DP1|ROM:romA|rom[19][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 64.18 MHz ( period = 15.580 ns )                    ; DataPath:DP1|ROM:romA|rom[13][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.723 ns                ;
; N/A                                     ; 64.23 MHz ( period = 15.568 ns )                    ; DataPath:DP1|ROM:romA|rom[1][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; 64.39 MHz ( period = 15.530 ns )                    ; DataPath:DP1|ROM:romA|rom[12][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 64.40 MHz ( period = 15.528 ns )                    ; DataPath:DP1|ROM:romA|rom[17][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 64.41 MHz ( period = 15.526 ns )                    ; DataPath:DP1|ROM:romA|rom[15][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; 64.48 MHz ( period = 15.508 ns )                    ; DataPath:DP1|ROM:romA|rom[13][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.810 ns                ;
; N/A                                     ; 64.53 MHz ( period = 15.496 ns )                    ; DataPath:DP1|ROM:romA|rom[21][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 64.67 MHz ( period = 15.464 ns )                    ; DataPath:DP1|ROM:romA|rom[17][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 64.79 MHz ( period = 15.434 ns )                    ; DataPath:DP1|ROM:romA|rom[15][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 64.80 MHz ( period = 15.432 ns )                    ; DataPath:DP1|ROM:romA|rom[12][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 64.94 MHz ( period = 15.398 ns )                    ; DataPath:DP1|ROM:romA|rom[4][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 65.01 MHz ( period = 15.382 ns )                    ; DataPath:DP1|ROM:romA|rom[4][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 65.04 MHz ( period = 15.374 ns )                    ; DataPath:DP1|ROM:romA|rom[4][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.179 ns                ;
; N/A                                     ; 65.15 MHz ( period = 15.350 ns )                    ; DataPath:DP1|ROM:romA|rom[9][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 65.34 MHz ( period = 15.304 ns )                    ; DataPath:DP1|ROM:romA|rom[0][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 65.47 MHz ( period = 15.274 ns )                    ; DataPath:DP1|ROM:romA|rom[4][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.083 ns                ;
; N/A                                     ; 65.52 MHz ( period = 15.262 ns )                    ; DataPath:DP1|ROM:romA|rom[17][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 65.76 MHz ( period = 15.206 ns )                    ; DataPath:DP1|ROM:romA|rom[17][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.579 ns                ;
; N/A                                     ; 65.79 MHz ( period = 15.200 ns )                    ; DataPath:DP1|ROM:romA|rom[30][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 65.88 MHz ( period = 15.180 ns )                    ; DataPath:DP1|ROM:romA|rom[0][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 65.91 MHz ( period = 15.172 ns )                    ; DataPath:DP1|ROM:romA|rom[10][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 66.04 MHz ( period = 15.142 ns )                    ; DataPath:DP1|ROM:romA|rom[19][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 66.21 MHz ( period = 15.104 ns )                    ; DataPath:DP1|ROM:romA|rom[1][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 66.22 MHz ( period = 15.102 ns )                    ; DataPath:DP1|ROM:romA|rom[11][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; 66.27 MHz ( period = 15.090 ns )                    ; DataPath:DP1|ROM:romA|rom[0][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 66.30 MHz ( period = 15.084 ns )                    ; DataPath:DP1|ROM:romA|rom[0][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; 66.32 MHz ( period = 15.078 ns )                    ; DataPath:DP1|ROM:romA|rom[0][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 66.38 MHz ( period = 15.064 ns )                    ; DataPath:DP1|ROM:romA|rom[4][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 66.43 MHz ( period = 15.054 ns )                    ; DataPath:DP1|ROM:romA|rom[10][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; DataPath:DP1|ROM:romA|rom[10][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 66.57 MHz ( period = 15.022 ns )                    ; DataPath:DP1|ROM:romA|rom[1][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 66.59 MHz ( period = 15.018 ns )                    ; DataPath:DP1|ROM:romA|rom[17][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.727 ns                ;
; N/A                                     ; 66.68 MHz ( period = 14.996 ns )                    ; DataPath:DP1|ROM:romA|rom[1][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.072 ns                ;
; N/A                                     ; 66.74 MHz ( period = 14.984 ns )                    ; DataPath:DP1|ROM:romA|rom[0][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; DataPath:DP1|ROM:romA|rom[9][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 66.80 MHz ( period = 14.970 ns )                    ; DataPath:DP1|ROM:romA|rom[6][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 66.89 MHz ( period = 14.950 ns )                    ; DataPath:DP1|ROM:romA|rom[1][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 66.92 MHz ( period = 14.944 ns )                    ; DataPath:DP1|ROM:romA|rom[19][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.391 ns                ;
; N/A                                     ; 66.93 MHz ( period = 14.940 ns )                    ; DataPath:DP1|ROM:romA|rom[19][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; DataPath:DP1|ROM:romA|rom[17][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 66.97 MHz ( period = 14.932 ns )                    ; DataPath:DP1|ROM:romA|rom[4][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 66.97 MHz ( period = 14.932 ns )                    ; DataPath:DP1|ROM:romA|rom[21][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 66.98 MHz ( period = 14.930 ns )                    ; DataPath:DP1|ROM:romA|rom[9][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 67.02 MHz ( period = 14.920 ns )                    ; DataPath:DP1|ROM:romA|rom[11][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 67.03 MHz ( period = 14.918 ns )                    ; DataPath:DP1|ROM:romA|rom[6][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.742 ns                ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; DataPath:DP1|ROM:romA|rom[13][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 67.08 MHz ( period = 14.908 ns )                    ; DataPath:DP1|ROM:romA|rom[17][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 67.13 MHz ( period = 14.896 ns )                    ; DataPath:DP1|ROM:romA|rom[30][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.487 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.882 ns )                    ; DataPath:DP1|ROM:romA|rom[18][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.346 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.862 ns )                    ; DataPath:DP1|ROM:romA|rom[31][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.860 ns )                    ; DataPath:DP1|ROM:romA|rom[10][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 67.37 MHz ( period = 14.844 ns )                    ; DataPath:DP1|ROM:romA|rom[19][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; DataPath:DP1|ROM:romA|rom[21][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.279 ns                ;
; N/A                                     ; 67.46 MHz ( period = 14.824 ns )                    ; DataPath:DP1|ROM:romA|rom[7][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.422 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; DataPath:DP1|ROM:romA|rom[1][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.816 ns )                    ; DataPath:DP1|ROM:romA|rom[9][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 67.56 MHz ( period = 14.802 ns )                    ; DataPath:DP1|ROM:romA|rom[9][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.050 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; DataPath:DP1|ROM:romA|rom[1][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 67.60 MHz ( period = 14.792 ns )                    ; DataPath:DP1|ROM:romA|rom[15][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.549 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; DataPath:DP1|ROM:romA|rom[10][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.717 ns                ;
; N/A                                     ; 67.72 MHz ( period = 14.766 ns )                    ; DataPath:DP1|ROM:romA|rom[6][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 5.137 ns                ;
; N/A                                     ; 67.76 MHz ( period = 14.758 ns )                    ; DataPath:DP1|ROM:romA|rom[7][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 67.77 MHz ( period = 14.756 ns )                    ; DataPath:DP1|ROM:romA|rom[0][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 67.78 MHz ( period = 14.754 ns )                    ; DataPath:DP1|ROM:romA|rom[30][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 67.84 MHz ( period = 14.740 ns )                    ; DataPath:DP1|ROM:romA|rom[11][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 67.85 MHz ( period = 14.738 ns )                    ; DataPath:DP1|ROM:romA|rom[15][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; DataPath:DP1|ROM:romA|rom[4][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; 67.90 MHz ( period = 14.728 ns )                    ; DataPath:DP1|ROM:romA|rom[19][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 68.05 MHz ( period = 14.696 ns )                    ; DataPath:DP1|ROM:romA|rom[11][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.675 ns                ;
; N/A                                     ; 68.12 MHz ( period = 14.680 ns )                    ; DataPath:DP1|ROM:romA|rom[1][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 68.14 MHz ( period = 14.676 ns )                    ; DataPath:DP1|ROM:romA|rom[11][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 68.15 MHz ( period = 14.674 ns )                    ; DataPath:DP1|ROM:romA|rom[13][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 68.32 MHz ( period = 14.636 ns )                    ; DataPath:DP1|ROM:romA|rom[14][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; 68.41 MHz ( period = 14.618 ns )                    ; DataPath:DP1|ROM:romA|rom[30][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 68.58 MHz ( period = 14.582 ns )                    ; DataPath:DP1|ROM:romA|rom[15][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 68.71 MHz ( period = 14.554 ns )                    ; DataPath:DP1|ROM:romA|rom[3][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; 68.72 MHz ( period = 14.552 ns )                    ; DataPath:DP1|ROM:romA|rom[15][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 68.86 MHz ( period = 14.522 ns )                    ; DataPath:DP1|ROM:romA|rom[16][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.774 ns                ;
; N/A                                     ; 68.94 MHz ( period = 14.506 ns )                    ; DataPath:DP1|ROM:romA|rom[30][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 69.05 MHz ( period = 14.482 ns )                    ; DataPath:DP1|ROM:romA|rom[15][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 69.42 MHz ( period = 14.406 ns )                    ; DataPath:DP1|ROM:romA|rom[30][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.896 ns                ;
; N/A                                     ; 69.43 MHz ( period = 14.404 ns )                    ; DataPath:DP1|ROM:romA|rom[11][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.539 ns                ;
; N/A                                     ; 69.48 MHz ( period = 14.392 ns )                    ; DataPath:DP1|ROM:romA|rom[7][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.511 ns                ;
; N/A                                     ; 69.61 MHz ( period = 14.366 ns )                    ; DataPath:DP1|ROM:romA|rom[31][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.695 ns                ;
; N/A                                     ; 69.70 MHz ( period = 14.348 ns )                    ; DataPath:DP1|ROM:romA|rom[10][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.542 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; DataPath:DP1|ROM:romA|rom[16][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 69.82 MHz ( period = 14.322 ns )                    ; DataPath:DP1|ROM:romA|rom[2][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 69.82 MHz ( period = 14.322 ns )                    ; DataPath:DP1|ROM:romA|rom[2][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.772 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; DataPath:DP1|ROM:romA|rom[7][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.497 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; DataPath:DP1|ROM:romA|rom[9][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 69.88 MHz ( period = 14.310 ns )                    ; DataPath:DP1|ROM:romA|rom[11][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 69.96 MHz ( period = 14.294 ns )                    ; DataPath:DP1|ROM:romA|rom[7][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.647 ns                ;
; N/A                                     ; 69.97 MHz ( period = 14.292 ns )                    ; DataPath:DP1|ROM:romA|rom[10][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 70.12 MHz ( period = 14.262 ns )                    ; DataPath:DP1|ROM:romA|rom[0][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 70.13 MHz ( period = 14.260 ns )                    ; DataPath:DP1|ROM:romA|rom[3][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 70.27 MHz ( period = 14.230 ns )                    ; DataPath:DP1|ROM:romA|rom[16][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 70.38 MHz ( period = 14.208 ns )                    ; DataPath:DP1|ROM:romA|rom[20][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 70.38 MHz ( period = 14.208 ns )                    ; DataPath:DP1|ROM:romA|rom[20][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.634 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; DataPath:DP1|ROM:romA|rom[14][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.463 ns                ;
; N/A                                     ; 70.47 MHz ( period = 14.190 ns )                    ; DataPath:DP1|ROM:romA|rom[19][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 70.50 MHz ( period = 14.184 ns )                    ; DataPath:DP1|ROM:romA|rom[5][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 70.62 MHz ( period = 14.160 ns )                    ; DataPath:DP1|ROM:romA|rom[2][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 70.62 MHz ( period = 14.160 ns )                    ; DataPath:DP1|ROM:romA|rom[3][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.130 ns                ;
; N/A                                     ; 70.69 MHz ( period = 14.146 ns )                    ; DataPath:DP1|ROM:romA|rom[15][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.571 ns                ;
; N/A                                     ; 70.75 MHz ( period = 14.134 ns )                    ; DataPath:DP1|ROM:romA|rom[7][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 70.76 MHz ( period = 14.132 ns )                    ; DataPath:DP1|ROM:romA|rom[9][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 70.81 MHz ( period = 14.122 ns )                    ; DataPath:DP1|ROM:romA|rom[16][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 70.82 MHz ( period = 14.120 ns )                    ; DataPath:DP1|ROM:romA|rom[9][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.933 ns                ;
; N/A                                     ; 70.93 MHz ( period = 14.098 ns )                    ; DataPath:DP1|ROM:romA|rom[6][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 70.96 MHz ( period = 14.092 ns )                    ; DataPath:DP1|ROM:romA|rom[2][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.539 ns                ;
; N/A                                     ; 71.05 MHz ( period = 14.074 ns )                    ; DataPath:DP1|ROM:romA|rom[16][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 71.15 MHz ( period = 14.054 ns )                    ; DataPath:DP1|ROM:romA|rom[20][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; 71.41 MHz ( period = 14.004 ns )                    ; DataPath:DP1|ROM:romA|rom[20][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 71.45 MHz ( period = 13.996 ns )                    ; DataPath:DP1|ROM:romA|rom[30][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.146 ns                ;
; N/A                                     ; 71.51 MHz ( period = 13.984 ns )                    ; DataPath:DP1|ROM:romA|rom[21][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 71.52 MHz ( period = 13.982 ns )                    ; DataPath:DP1|ROM:romA|rom[8][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 71.53 MHz ( period = 13.980 ns )                    ; DataPath:DP1|ROM:romA|rom[11][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 71.61 MHz ( period = 13.964 ns )                    ; DataPath:DP1|ROM:romA|rom[23][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 71.61 MHz ( period = 13.964 ns )                    ; DataPath:DP1|ROM:romA|rom[6][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 71.67 MHz ( period = 13.952 ns )                    ; DataPath:DP1|ROM:romA|rom[3][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.069 ns                ;
; N/A                                     ; 71.71 MHz ( period = 13.946 ns )                    ; DataPath:DP1|ROM:romA|rom[23][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 71.90 MHz ( period = 13.908 ns )                    ; DataPath:DP1|ROM:romA|rom[10][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 71.92 MHz ( period = 13.904 ns )                    ; DataPath:DP1|ROM:romA|rom[8][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.286 ns                ;
; N/A                                     ; 72.10 MHz ( period = 13.870 ns )                    ; DataPath:DP1|ROM:romA|rom[8][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.061 ns                ;
; N/A                                     ; 72.19 MHz ( period = 13.852 ns )                    ; DataPath:DP1|ROM:romA|rom[2][4]  ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 72.24 MHz ( period = 13.842 ns )                    ; DataPath:DP1|ROM:romA|rom[31][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 72.25 MHz ( period = 13.840 ns )                    ; DataPath:DP1|ROM:romA|rom[2][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.092 ns                ;
; N/A                                     ; 72.29 MHz ( period = 13.834 ns )                    ; DataPath:DP1|ROM:romA|rom[20][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 72.35 MHz ( period = 13.822 ns )                    ; DataPath:DP1|ROM:romA|rom[6][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.498 ns                ;
; N/A                                     ; 72.35 MHz ( period = 13.822 ns )                    ; DataPath:DP1|ROM:romA|rom[8][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.169 ns                ;
; N/A                                     ; 72.42 MHz ( period = 13.808 ns )                    ; DataPath:DP1|ROM:romA|rom[3][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 72.54 MHz ( period = 13.786 ns )                    ; DataPath:DP1|ROM:romA|rom[16][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 72.57 MHz ( period = 13.780 ns )                    ; DataPath:DP1|ROM:romA|rom[20][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 72.61 MHz ( period = 13.772 ns )                    ; DataPath:DP1|ROM:romA|rom[7][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.549 ns                ;
; N/A                                     ; 72.68 MHz ( period = 13.758 ns )                    ; DataPath:DP1|ROM:romA|rom[3][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.051 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; DataPath:DP1|ROM:romA|rom[6][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.090 ns                ;
; N/A                                     ; 72.78 MHz ( period = 13.740 ns )                    ; DataPath:DP1|ROM:romA|rom[31][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; 72.79 MHz ( period = 13.738 ns )                    ; DataPath:DP1|ROM:romA|rom[16][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.732 ns )                    ; DataPath:DP1|ROM:romA|rom[23][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.849 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; DataPath:DP1|ROM:romA|rom[28][1] ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.449 ns                ;
; N/A                                     ; 72.96 MHz ( period = 13.706 ns )                    ; DataPath:DP1|ROM:romA|rom[5][5]  ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 73.06 MHz ( period = 13.688 ns )                    ; DataPath:DP1|ROM:romA|rom[31][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 73.10 MHz ( period = 13.680 ns )                    ; DataPath:DP1|ROM:romA|rom[18][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 73.22 MHz ( period = 13.658 ns )                    ; DataPath:DP1|ROM:romA|rom[2][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.072 ns                ;
; N/A                                     ; 73.29 MHz ( period = 13.644 ns )                    ; DataPath:DP1|ROM:romA|rom[28][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.381 ns                ;
; N/A                                     ; 73.46 MHz ( period = 13.612 ns )                    ; DataPath:DP1|ROM:romA|rom[22][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 5.522 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; DataPath:DP1|ROM:romA|rom[5][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; DataPath:DP1|ROM:romA|rom[8][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 74.02 MHz ( period = 13.510 ns )                    ; DataPath:DP1|ROM:romA|rom[3][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 74.02 MHz ( period = 13.510 ns )                    ; DataPath:DP1|ROM:romA|rom[13][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 74.26 MHz ( period = 13.466 ns )                    ; DataPath:DP1|ROM:romA|rom[31][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.323 ns                ;
; N/A                                     ; 74.29 MHz ( period = 13.460 ns )                    ; DataPath:DP1|ROM:romA|rom[18][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; DataPath:DP1|ROM:romA|rom[30][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.446 ns )                    ; DataPath:DP1|ROM:romA|rom[18][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 74.43 MHz ( period = 13.436 ns )                    ; DataPath:DP1|ROM:romA|rom[7][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.861 ns                ;
; N/A                                     ; 74.45 MHz ( period = 13.432 ns )                    ; DataPath:DP1|ROM:romA|rom[3][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.527 ns                ;
; N/A                                     ; 74.60 MHz ( period = 13.404 ns )                    ; DataPath:DP1|ROM:romA|rom[23][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 74.86 MHz ( period = 13.358 ns )                    ; DataPath:DP1|ROM:romA|rom[28][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 4.225 ns                ;
; N/A                                     ; 74.87 MHz ( period = 13.356 ns )                    ; DataPath:DP1|ROM:romA|rom[20][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 75.01 MHz ( period = 13.332 ns )                    ; DataPath:DP1|ROM:romA|rom[18][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; 75.03 MHz ( period = 13.328 ns )                    ; DataPath:DP1|ROM:romA|rom[16][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.609 ns                ;
; N/A                                     ; 75.14 MHz ( period = 13.308 ns )                    ; DataPath:DP1|ROM:romA|rom[20][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 75.18 MHz ( period = 13.302 ns )                    ; DataPath:DP1|ROM:romA|rom[28][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.093 ns                ;
; N/A                                     ; 75.27 MHz ( period = 13.286 ns )                    ; DataPath:DP1|ROM:romA|rom[28][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 75.43 MHz ( period = 13.258 ns )                    ; DataPath:DP1|ROM:romA|rom[23][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.740 ns                ;
; N/A                                     ; 75.70 MHz ( period = 13.210 ns )                    ; DataPath:DP1|ROM:romA|rom[8][3]  ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; DataPath:DP1|ROM:romA|rom[5][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 75.78 MHz ( period = 13.196 ns )                    ; DataPath:DP1|ROM:romA|rom[14][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 75.92 MHz ( period = 13.172 ns )                    ; DataPath:DP1|ROM:romA|rom[14][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 75.96 MHz ( period = 13.164 ns )                    ; DataPath:DP1|ROM:romA|rom[28][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 75.99 MHz ( period = 13.160 ns )                    ; DataPath:DP1|ROM:romA|rom[5][1]  ; DataPath:DP1|ROM:romA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 76.01 MHz ( period = 13.156 ns )                    ; DataPath:DP1|ROM:romA|rom[8][0]  ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 76.23 MHz ( period = 13.118 ns )                    ; DataPath:DP1|ROM:romA|rom[18][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; DataPath:DP1|ROM:romA|rom[31][0] ; DataPath:DP1|ROM:romA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; 76.48 MHz ( period = 13.076 ns )                    ; DataPath:DP1|ROM:romA|rom[8][6]  ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 76.60 MHz ( period = 13.054 ns )                    ; DataPath:DP1|ROM:romA|rom[22][3] ; DataPath:DP1|ROM:romA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 76.71 MHz ( period = 13.036 ns )                    ; DataPath:DP1|ROM:romA|rom[28][7] ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 76.77 MHz ( period = 13.026 ns )                    ; DataPath:DP1|ROM:romA|rom[18][5] ; DataPath:DP1|ROM:romA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.356 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; DataPath:DP1|ROM:romA|rom[2][7]  ; DataPath:DP1|ROM:romA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; DataPath:DP1|ROM:romA|rom[6][2]  ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.554 ns                ;
; N/A                                     ; 77.27 MHz ( period = 12.942 ns )                    ; DataPath:DP1|ROM:romA|rom[14][6] ; DataPath:DP1|ROM:romA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 77.44 MHz ( period = 12.914 ns )                    ; DataPath:DP1|ROM:romA|rom[23][4] ; DataPath:DP1|ROM:romA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.371 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; DataPath:DP1|ROM:romA|rom[23][2] ; DataPath:DP1|ROM:romA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.025 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                             ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[19][4] ; clk        ; clk      ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[21][2] ; clk        ; clk      ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[21][4] ; clk        ; clk      ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[19][3] ; clk        ; clk      ; None                       ; None                       ; 1.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[21][6] ; clk        ; clk      ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[21][0] ; clk        ; clk      ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[21][7] ; clk        ; clk      ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[19][7] ; clk        ; clk      ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[19][0] ; clk        ; clk      ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[12][3] ; clk        ; clk      ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[13][2] ; clk        ; clk      ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][4] ; clk        ; clk      ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[13][4] ; clk        ; clk      ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[19][6] ; clk        ; clk      ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[21][1] ; clk        ; clk      ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[21][3] ; clk        ; clk      ; None                       ; None                       ; 2.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[11][1] ; clk        ; clk      ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[19][5] ; clk        ; clk      ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[13][1] ; clk        ; clk      ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[21][5] ; clk        ; clk      ; None                       ; None                       ; 2.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[12][0] ; clk        ; clk      ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[20][1] ; clk        ; clk      ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[20][6] ; clk        ; clk      ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[20][3] ; clk        ; clk      ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[12][6] ; clk        ; clk      ; None                       ; None                       ; 2.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[12][7] ; clk        ; clk      ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[12][1] ; clk        ; clk      ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[19][2] ; clk        ; clk      ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[12][2] ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[20][7] ; clk        ; clk      ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[11][5] ; clk        ; clk      ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[10][1] ; clk        ; clk      ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[4][4]  ; clk        ; clk      ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[19][1] ; clk        ; clk      ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[10][6] ; clk        ; clk      ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[0][2]  ; clk        ; clk      ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[12][5] ; clk        ; clk      ; None                       ; None                       ; 2.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[0][7]  ; clk        ; clk      ; None                       ; None                       ; 2.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[18][6] ; clk        ; clk      ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[13][3] ; clk        ; clk      ; None                       ; None                       ; 2.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[13][0] ; clk        ; clk      ; None                       ; None                       ; 2.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[11][4] ; clk        ; clk      ; None                       ; None                       ; 2.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[4][6]  ; clk        ; clk      ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[20][4] ; clk        ; clk      ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[15][3] ; clk        ; clk      ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[1][7]  ; clk        ; clk      ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[0][0]  ; clk        ; clk      ; None                       ; None                       ; 2.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[18][1] ; clk        ; clk      ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[18][4] ; clk        ; clk      ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[20][5] ; clk        ; clk      ; None                       ; None                       ; 2.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[0][1]  ; clk        ; clk      ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[13][5] ; clk        ; clk      ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][5] ; clk        ; clk      ; None                       ; None                       ; 2.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[13][6] ; clk        ; clk      ; None                       ; None                       ; 2.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[17][7] ; clk        ; clk      ; None                       ; None                       ; 2.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[11][0] ; clk        ; clk      ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][6] ; clk        ; clk      ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[15][2] ; clk        ; clk      ; None                       ; None                       ; 2.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[18][5] ; clk        ; clk      ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[13][7] ; clk        ; clk      ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[15][0] ; clk        ; clk      ; None                       ; None                       ; 2.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[5][2]  ; clk        ; clk      ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[17][3] ; clk        ; clk      ; None                       ; None                       ; 2.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[10][4] ; clk        ; clk      ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[4][5]  ; clk        ; clk      ; None                       ; None                       ; 2.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[11][7] ; clk        ; clk      ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[10][5] ; clk        ; clk      ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[11][2] ; clk        ; clk      ; None                       ; None                       ; 2.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[3][1]  ; clk        ; clk      ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[28][4] ; clk        ; clk      ; None                       ; None                       ; 1.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[20][0] ; clk        ; clk      ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[17][6] ; clk        ; clk      ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[20][2] ; clk        ; clk      ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[4][0]  ; clk        ; clk      ; None                       ; None                       ; 2.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[1][0]  ; clk        ; clk      ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[10][2] ; clk        ; clk      ; None                       ; None                       ; 2.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[13][7] ; clk        ; clk      ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[18][7] ; clk        ; clk      ; None                       ; None                       ; 2.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[11][3] ; clk        ; clk      ; None                       ; None                       ; 2.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[15][4] ; clk        ; clk      ; None                       ; None                       ; 2.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[1][2]  ; clk        ; clk      ; None                       ; None                       ; 2.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[13][4] ; clk        ; clk      ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[28][2] ; clk        ; clk      ; None                       ; None                       ; 1.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][2] ; clk        ; clk      ; None                       ; None                       ; 2.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[10][3] ; clk        ; clk      ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][4] ; clk        ; clk      ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[15][7] ; clk        ; clk      ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[4][7]  ; clk        ; clk      ; None                       ; None                       ; 2.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[30][7] ; clk        ; clk      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][7] ; clk        ; clk      ; None                       ; None                       ; 3.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[14][6] ; clk        ; clk      ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[14][7] ; clk        ; clk      ; None                       ; None                       ; 2.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[10][7] ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[18][3] ; clk        ; clk      ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][4] ; clk        ; clk      ; None                       ; None                       ; 2.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][2] ; clk        ; clk      ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[3][0]  ; clk        ; clk      ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[28][0] ; clk        ; clk      ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[17][2] ; clk        ; clk      ; None                       ; None                       ; 3.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[18][2] ; clk        ; clk      ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][0] ; clk        ; clk      ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[14][1] ; clk        ; clk      ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[14][1] ; clk        ; clk      ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[10][0] ; clk        ; clk      ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[10][5] ; clk        ; clk      ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[25][0] ; clk        ; clk      ; None                       ; None                       ; 0.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][0] ; clk        ; clk      ; None                       ; None                       ; 3.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[1][5]  ; clk        ; clk      ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[5][3]  ; clk        ; clk      ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][3] ; clk        ; clk      ; None                       ; None                       ; 3.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[28][7] ; clk        ; clk      ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[28][3] ; clk        ; clk      ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[15][1] ; clk        ; clk      ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][5] ; clk        ; clk      ; None                       ; None                       ; 3.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][3] ; clk        ; clk      ; None                       ; None                       ; 2.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][6] ; clk        ; clk      ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[18][0] ; clk        ; clk      ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[1][1]  ; clk        ; clk      ; None                       ; None                       ; 3.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[3][4]  ; clk        ; clk      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[17][5] ; clk        ; clk      ; None                       ; None                       ; 3.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][1] ; clk        ; clk      ; None                       ; None                       ; 2.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[30][4] ; clk        ; clk      ; None                       ; None                       ; 2.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[15][6] ; clk        ; clk      ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[15][5] ; clk        ; clk      ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][7] ; clk        ; clk      ; None                       ; None                       ; 2.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[0][2]  ; clk        ; clk      ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[4][3]  ; clk        ; clk      ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][2] ; clk        ; clk      ; None                       ; None                       ; 2.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[9][2]  ; clk        ; clk      ; None                       ; None                       ; 2.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[25][5] ; clk        ; clk      ; None                       ; None                       ; 0.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[15][0] ; clk        ; clk      ; None                       ; None                       ; 3.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[0][3]  ; clk        ; clk      ; None                       ; None                       ; 3.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[3][7]  ; clk        ; clk      ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][6] ; clk        ; clk      ; None                       ; None                       ; 2.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[6][6]  ; clk        ; clk      ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[5][3]  ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[10][7] ; clk        ; clk      ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[28][6] ; clk        ; clk      ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[25][4] ; clk        ; clk      ; None                       ; None                       ; 0.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[28][5] ; clk        ; clk      ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[12][0] ; clk        ; clk      ; None                       ; None                       ; 3.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[12][1] ; clk        ; clk      ; None                       ; None                       ; 3.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[9][3]  ; clk        ; clk      ; None                       ; None                       ; 2.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][4] ; clk        ; clk      ; None                       ; None                       ; 3.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[4][1]  ; clk        ; clk      ; None                       ; None                       ; 2.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[1][0]  ; clk        ; clk      ; None                       ; None                       ; 3.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[1][3]  ; clk        ; clk      ; None                       ; None                       ; 3.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[27][1] ; clk        ; clk      ; None                       ; None                       ; 0.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[10][0] ; clk        ; clk      ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[30][3] ; clk        ; clk      ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[23][5] ; clk        ; clk      ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[12][1] ; clk        ; clk      ; None                       ; None                       ; 3.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[14][3] ; clk        ; clk      ; None                       ; None                       ; 3.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[12][3] ; clk        ; clk      ; None                       ; None                       ; 3.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[23][4] ; clk        ; clk      ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[25][1] ; clk        ; clk      ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; DataPath:DP1|ROM:romA|rom[3][3]  ; clk        ; clk      ; None                       ; None                       ; 2.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][0] ; clk        ; clk      ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[1][7]  ; clk        ; clk      ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[17][1] ; clk        ; clk      ; None                       ; None                       ; 3.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[5][7]  ; clk        ; clk      ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[6][0]  ; clk        ; clk      ; None                       ; None                       ; 2.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[0][0]  ; clk        ; clk      ; None                       ; None                       ; 2.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[16][6] ; clk        ; clk      ; None                       ; None                       ; 2.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; DataPath:DP1|ROM:romA|rom[28][1] ; clk        ; clk      ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[0][1]  ; clk        ; clk      ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[5][6]  ; clk        ; clk      ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[1][0]  ; clk        ; clk      ; None                       ; None                       ; 2.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[12][3] ; clk        ; clk      ; None                       ; None                       ; 3.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[6][5]  ; clk        ; clk      ; None                       ; None                       ; 2.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[30][0] ; clk        ; clk      ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[7][2]  ; clk        ; clk      ; None                       ; None                       ; 2.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[15][4] ; clk        ; clk      ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[14][0] ; clk        ; clk      ; None                       ; None                       ; 3.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][1] ; clk        ; clk      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[14][3] ; clk        ; clk      ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[31][2] ; clk        ; clk      ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[5][7]  ; clk        ; clk      ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][5] ; clk        ; clk      ; None                       ; None                       ; 2.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[12][7] ; clk        ; clk      ; None                       ; None                       ; 3.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[16][7] ; clk        ; clk      ; None                       ; None                       ; 3.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[12][5] ; clk        ; clk      ; None                       ; None                       ; 3.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[26][5] ; clk        ; clk      ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[12][6] ; clk        ; clk      ; None                       ; None                       ; 3.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[9][2]  ; clk        ; clk      ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[9][3]  ; clk        ; clk      ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][0] ; clk        ; clk      ; None                       ; None                       ; 3.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; DataPath:DP1|ROM:romA|rom[17][0] ; clk        ; clk      ; None                       ; None                       ; 3.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[9][4]  ; clk        ; clk      ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; DataPath:DP1|ROM:romA|rom[25][7] ; clk        ; clk      ; None                       ; None                       ; 0.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[13][3] ; clk        ; clk      ; None                       ; None                       ; 3.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[25][2] ; clk        ; clk      ; None                       ; None                       ; 0.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.decode                                          ; DataPath:DP1|ROM:romA|rom[1][2]  ; clk        ; clk      ; None                       ; None                       ; 3.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; DataPath:DP1|ROM:romA|rom[4][2]  ; clk        ; clk      ; None                       ; None                       ; 3.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; DataPath:DP1|ROM:romA|rom[3][5]  ; clk        ; clk      ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[22][6] ; clk        ; clk      ; None                       ; None                       ; 1.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[3][6]  ; clk        ; clk      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; DataPath:DP1|ROM:romA|rom[14][4] ; clk        ; clk      ; None                       ; None                       ; 3.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:CU1|CurrState.store                                           ; DataPath:DP1|ROM:romA|rom[11][7] ; clk        ; clk      ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; DataPath:DP1|ROM:romA|rom[25][6] ; clk        ; clk      ; None                       ; None                       ; 0.936 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)              ;                                  ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 7.811 ns   ; init ; DataPath:DP1|ROM:romA|Q[3] ; clk      ;
; N/A   ; None         ; 7.654 ns   ; init ; DataPath:DP1|ROM:romA|Q[5] ; clk      ;
; N/A   ; None         ; 7.485 ns   ; init ; DataPath:DP1|ROM:romA|Q[2] ; clk      ;
; N/A   ; None         ; 7.422 ns   ; init ; DataPath:DP1|ROM:romA|Q[7] ; clk      ;
; N/A   ; None         ; 7.354 ns   ; init ; DataPath:DP1|ROM:romA|Q[0] ; clk      ;
; N/A   ; None         ; 7.338 ns   ; init ; DataPath:DP1|ROM:romA|Q[1] ; clk      ;
; N/A   ; None         ; 7.254 ns   ; init ; DataPath:DP1|ROM:romA|Q[6] ; clk      ;
; N/A   ; None         ; 7.210 ns   ; init ; DataPath:DP1|ROM:romA|Q[4] ; clk      ;
+-------+--------------+------------+------+----------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                               ;
+-------+--------------+------------+------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                             ; To            ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 13.952 ns  ; DataPath:DP1|ROM:romA|Q[2]                                       ; RAMout[2]     ; clk        ;
; N/A   ; None         ; 13.688 ns  ; DataPath:DP1|ROM:romA|Q[6]                                       ; RAMout[6]     ; clk        ;
; N/A   ; None         ; 13.238 ns  ; DataPath:DP1|ROM:romA|Q[3]                                       ; RAMout[3]     ; clk        ;
; N/A   ; None         ; 12.956 ns  ; DataPath:DP1|ROM:romA|Q[5]                                       ; RAMout[5]     ; clk        ;
; N/A   ; None         ; 12.848 ns  ; DataPath:DP1|ROM:romA|Q[7]                                       ; RAMout[7]     ; clk        ;
; N/A   ; None         ; 12.843 ns  ; DataPath:DP1|ROM:romA|Q[1]                                       ; RAMout[1]     ; clk        ;
; N/A   ; None         ; 12.833 ns  ; DataPath:DP1|ROM:romA|Q[0]                                       ; RAMout[0]     ; clk        ;
; N/A   ; None         ; 12.774 ns  ; DataPath:DP1|ROM:romA|Q[4]                                       ; RAMout[4]     ; clk        ;
; N/A   ; None         ; 11.777 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 11.298 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 11.080 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[0] ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 10.871 ns  ; CU:CU1|CurrState.store                                           ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 10.849 ns  ; CU:CU1|CurrState.store                                           ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 10.718 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0] ; IR40[0]       ; clk        ;
; N/A   ; None         ; 10.673 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; IR40[4]       ; clk        ;
; N/A   ; None         ; 10.437 ns  ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; out[2]        ; clk        ;
; N/A   ; None         ; 10.336 ns  ; CU:CU1|CurrState.decode                                          ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 10.183 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[2] ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 10.169 ns  ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[2] ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 9.998 ns   ; CU:CU1|CurrState.store                                           ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 9.956 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] ; IR40[3]       ; clk        ;
; N/A   ; None         ; 9.911 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3] ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 9.909 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; regAOut[2]    ; clk        ;
; N/A   ; None         ; 9.844 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[3] ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 9.843 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; out[0]        ; clk        ;
; N/A   ; None         ; 9.763 ns   ; CU:CU1|CurrState.store                                           ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 9.762 ns   ; CU:CU1|CurrState.decode                                          ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 9.514 ns   ; CU:CU1|CurrState.decode                                          ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 9.435 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; regAOut[4]    ; clk        ;
; N/A   ; None         ; 9.415 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; out[4]        ; clk        ;
; N/A   ; None         ; 9.317 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; regAOut[6]    ; clk        ;
; N/A   ; None         ; 9.296 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[4] ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 9.281 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; regAOut[0]    ; clk        ;
; N/A   ; None         ; 9.245 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[1] ; IR40[1]       ; clk        ;
; N/A   ; None         ; 9.208 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[1] ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 9.059 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[2] ; IR40[2]       ; clk        ;
; N/A   ; None         ; 9.001 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; regAOut[3]    ; clk        ;
; N/A   ; None         ; 9.001 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; out[3]        ; clk        ;
; N/A   ; None         ; 8.885 ns   ; DataPath:DP1|InstructionCycleOperations:ICO|Register:PC|A_Reg[1] ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 8.879 ns   ; CU:CU1|CurrState.store                                           ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 8.772 ns   ; CU:CU1|CurrState.decode                                          ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 8.751 ns   ; CU:CU1|CurrState.decode                                          ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 8.707 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; regAOut[1]    ; clk        ;
; N/A   ; None         ; 8.698 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; out[1]        ; clk        ;
; N/A   ; None         ; 8.633 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; regAOut[5]    ; clk        ;
; N/A   ; None         ; 8.459 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; out[6]        ; clk        ;
; N/A   ; None         ; 8.417 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; regAOut[7]    ; clk        ;
; N/A   ; None         ; 8.417 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; out[7]        ; clk        ;
; N/A   ; None         ; 8.324 ns   ; DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; out[5]        ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; -1.873 ns ; init ; DataPath:DP1|ROM:romA|Q[1] ; clk      ;
; N/A           ; None        ; -1.966 ns ; init ; DataPath:DP1|ROM:romA|Q[7] ; clk      ;
; N/A           ; None        ; -2.293 ns ; init ; DataPath:DP1|ROM:romA|Q[4] ; clk      ;
; N/A           ; None        ; -2.302 ns ; init ; DataPath:DP1|ROM:romA|Q[2] ; clk      ;
; N/A           ; None        ; -2.438 ns ; init ; DataPath:DP1|ROM:romA|Q[6] ; clk      ;
; N/A           ; None        ; -2.478 ns ; init ; DataPath:DP1|ROM:romA|Q[3] ; clk      ;
; N/A           ; None        ; -2.580 ns ; init ; DataPath:DP1|ROM:romA|Q[5] ; clk      ;
; N/A           ; None        ; -2.657 ns ; init ; DataPath:DP1|ROM:romA|Q[0] ; clk      ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 15 15:56:00 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "DataPath:DP1|ROM:romA|Q[0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][0]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][5]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][2]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][1]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][3]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][4]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][6]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|Q[7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[14][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[26][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[31][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[15][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[29][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[6][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[22][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[30][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[10][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[2][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[18][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[20][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[24][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[23][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[7][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[25][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[5][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[21][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[13][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[28][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[4][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[12][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[8][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[0][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[3][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[11][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[27][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[19][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[9][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[1][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[16][7]" is a latch
    Warning: Node "DataPath:DP1|ROM:romA|rom[17][7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "init" is a latch enable. Will not compute fmax for this pin.
Warning: Found 57 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[16][0]~473" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[16][0]~475" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[17][0]~463" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[11][0]~347" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[0][0]~474" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[12][0]~469" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[10][0]~392" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[22][0]~466" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[1][0]~462" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[11][0]~458" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[19][0]~481" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[3][0]~362" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[11][0]~647" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[8][0]~471" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[23][0]~646" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[20][0]~495" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[4][0]~470" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[28][0]~468" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[10][0]~650" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[18][0]~494" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[2][0]~407" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[22][0]~467" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[14][0]~422" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[9][0]~460" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[27][0]~482" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[3][0]~648" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[7][0]~645" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[1][0]~450" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[21][0]~457" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[13][0]~452" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[7][0]~449" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[13][0]~451" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[7][0]~377" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[23][0]~456" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[24][0]~472" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[2][0]~651" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[30][0]~465" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[19][0]~459" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[14][0]~652" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[6][0]~476" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[22][0]~503" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[30][0]~653" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[25][0]~461" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[5][0]~455" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[31][0]~453" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[31][0]~490" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[15][0]~464" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4]" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[7][0]~649" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[23][0]~488" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[26][0]~492" as buffer
    Info: Detected gated clock "DataPath:DP1|ROM:romA|rom[29][0]~454" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[3]" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[1]" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[2]" as buffer
    Info: Detected ripple clock "DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[0]" as buffer
    Info: Detected ripple clock "CU:CU1|CurrState.store" as buffer
Info: Clock "clk" has Internal fmax of 59.77 MHz between source register "DataPath:DP1|ROM:romA|rom[12][3]" and destination register "DataPath:DP1|ROM:romA|Q[3]" (period= 16.73 ns)
    Info: + Longest register to register delay is 4.067 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'DataPath:DP1|ROM:romA|rom[12][3]'
        Info: 2: + IC(0.321 ns) + CELL(0.544 ns) = 0.865 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~19'
        Info: 3: + IC(0.828 ns) + CELL(0.178 ns) = 1.871 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~20'
        Info: 4: + IC(0.309 ns) + CELL(0.322 ns) = 2.502 ns; Loc. = LCCOMB_X30_Y18_N2; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~25'
        Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 2.975 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~29'
        Info: 6: + IC(0.301 ns) + CELL(0.319 ns) = 3.595 ns; Loc. = LCCOMB_X30_Y18_N6; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~30'
        Info: 7: + IC(0.294 ns) + CELL(0.178 ns) = 4.067 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[3]'
        Info: Total cell delay = 1.719 ns ( 42.27 % )
        Info: Total interconnect delay = 2.348 ns ( 57.73 % )
    Info: - Smallest clock skew is -3.107 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.730 ns
            Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1|CurrState.store'
            Info: 3: + IC(2.318 ns) + CELL(0.000 ns) = 5.890 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'CU:CU1|CurrState.store~clkctrl'
            Info: 4: + IC(1.518 ns) + CELL(0.322 ns) = 7.730 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[3]'
            Info: Total cell delay = 2.217 ns ( 28.68 % )
            Info: Total interconnect delay = 5.513 ns ( 71.32 % )
        Info: - Longest clock path from clock "clk" to source register is 10.837 ns
            Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1|CurrState.store'
            Info: 3: + IC(1.570 ns) + CELL(0.521 ns) = 5.663 ns; Loc. = LCCOMB_X30_Y19_N30; Fanout = 8; COMB Node = 'DataPath:DP1|ROM:romA|rom[1][0]~450'
            Info: 4: + IC(0.886 ns) + CELL(0.544 ns) = 7.093 ns; Loc. = LCCOMB_X30_Y19_N28; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|rom[12][0]~469'
            Info: 5: + IC(2.075 ns) + CELL(0.000 ns) = 9.168 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'DataPath:DP1|ROM:romA|rom[12][0]~469clkctrl'
            Info: 6: + IC(1.491 ns) + CELL(0.178 ns) = 10.837 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'DataPath:DP1|ROM:romA|rom[12][3]'
            Info: Total cell delay = 3.138 ns ( 28.96 % )
            Info: Total interconnect delay = 7.699 ns ( 71.04 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.191 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4]" and destination pin or register "DataPath:DP1|ROM:romA|rom[19][4]" for clock "clk" (Hold time is 6.079 ns)
    Info: + Largest clock skew is 7.889 ns
        Info: + Longest clock path from clock "clk" to destination register is 10.780 ns
            Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(2.026 ns) + CELL(0.879 ns) = 3.921 ns; Loc. = LCFF_X30_Y23_N13; Fanout = 179; REG Node = 'DataPath:DP1|InstructionCycleOperations:ICO|Register:IR|A_Reg[4]'
            Info: 3: + IC(1.335 ns) + CELL(0.485 ns) = 5.741 ns; Loc. = LCCOMB_X29_Y20_N6; Fanout = 4; COMB Node = 'DataPath:DP1|ROM:romA|rom[23][0]~456'
            Info: 4: + IC(0.848 ns) + CELL(0.178 ns) = 6.767 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|rom[19][0]~481'
            Info: 5: + IC(2.156 ns) + CELL(0.000 ns) = 8.923 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'DataPath:DP1|ROM:romA|rom[19][0]~481clkctrl'
            Info: 6: + IC(1.535 ns) + CELL(0.322 ns) = 10.780 ns; Loc. = LCCOMB_X31_Y19_N2; Fanout = 1; REG Node = 'DataPath:DP1|ROM:romA|rom[19][4]'
            Info: Total cell delay = 2.880 ns ( 26.72 % )
            Info: Total interconnect delay = 7.900 ns ( 73.28 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.891 ns
            Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.094 ns) + CELL(0.602 ns) = 2.891 ns; Loc. = LCFF_X35_Y19_N13; Fanout = 36; REG Node = 'DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4]'
            Info: Total cell delay = 1.618 ns ( 55.97 % )
            Info: Total interconnect delay = 1.273 ns ( 44.03 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.533 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N13; Fanout = 36; REG Node = 'DataPath:DP1|InstructionSetOperations:ISO|Register:regA|A_Reg[4]'
        Info: 2: + IC(0.988 ns) + CELL(0.545 ns) = 1.533 ns; Loc. = LCCOMB_X31_Y19_N2; Fanout = 1; REG Node = 'DataPath:DP1|ROM:romA|rom[19][4]'
        Info: Total cell delay = 0.545 ns ( 35.55 % )
        Info: Total interconnect delay = 0.988 ns ( 64.45 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "DataPath:DP1|ROM:romA|Q[3]" (data pin = "init", clock pin = "clk") is 7.811 ns
    Info: + Longest pin to register delay is 14.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_E11; Fanout = 97; CLK Node = 'init'
        Info: 2: + IC(6.957 ns) + CELL(0.507 ns) = 8.307 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 48; COMB Node = 'DataPath:DP1|ROM:romA|Mux7~1'
        Info: 3: + IC(1.560 ns) + CELL(0.322 ns) = 10.189 ns; Loc. = LCCOMB_X28_Y19_N30; Fanout = 2; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~11'
        Info: 4: + IC(0.292 ns) + CELL(0.178 ns) = 10.659 ns; Loc. = LCCOMB_X28_Y19_N26; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~12'
        Info: 5: + IC(0.869 ns) + CELL(0.178 ns) = 11.706 ns; Loc. = LCCOMB_X28_Y17_N4; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~13'
        Info: 6: + IC(1.149 ns) + CELL(0.545 ns) = 13.400 ns; Loc. = LCCOMB_X30_Y18_N26; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~14'
        Info: 7: + IC(0.300 ns) + CELL(0.178 ns) = 13.878 ns; Loc. = LCCOMB_X30_Y18_N6; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux4~30'
        Info: 8: + IC(0.294 ns) + CELL(0.178 ns) = 14.350 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[3]'
        Info: Total cell delay = 2.929 ns ( 20.41 % )
        Info: Total interconnect delay = 11.421 ns ( 79.59 % )
    Info: + Micro setup delay of destination is 1.191 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.730 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1|CurrState.store'
        Info: 3: + IC(2.318 ns) + CELL(0.000 ns) = 5.890 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'CU:CU1|CurrState.store~clkctrl'
        Info: 4: + IC(1.518 ns) + CELL(0.322 ns) = 7.730 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[3]'
        Info: Total cell delay = 2.217 ns ( 28.68 % )
        Info: Total interconnect delay = 5.513 ns ( 71.32 % )
Info: tco from clock "clk" to destination pin "RAMout[2]" through register "DataPath:DP1|ROM:romA|Q[2]" is 13.952 ns
    Info: + Longest clock path from clock "clk" to source register is 7.721 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1|CurrState.store'
        Info: 3: + IC(2.318 ns) + CELL(0.000 ns) = 5.890 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'CU:CU1|CurrState.store~clkctrl'
        Info: 4: + IC(1.509 ns) + CELL(0.322 ns) = 7.721 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[2]'
        Info: Total cell delay = 2.217 ns ( 28.71 % )
        Info: Total interconnect delay = 5.504 ns ( 71.29 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.231 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[2]'
        Info: 2: + IC(3.235 ns) + CELL(2.996 ns) = 6.231 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'RAMout[2]'
        Info: Total cell delay = 2.996 ns ( 48.08 % )
        Info: Total interconnect delay = 3.235 ns ( 51.92 % )
Info: th for register "DataPath:DP1|ROM:romA|Q[1]" (data pin = "init", clock pin = "clk") is -1.873 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.689 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.572 ns; Loc. = LCFF_X30_Y20_N1; Fanout = 182; REG Node = 'CU:CU1|CurrState.store'
        Info: 3: + IC(2.318 ns) + CELL(0.000 ns) = 5.890 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'CU:CU1|CurrState.store~clkctrl'
        Info: 4: + IC(1.477 ns) + CELL(0.322 ns) = 7.689 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[1]'
        Info: Total cell delay = 2.217 ns ( 28.83 % )
        Info: Total interconnect delay = 5.472 ns ( 71.17 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 9.562 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_E11; Fanout = 97; CLK Node = 'init'
        Info: 2: + IC(6.148 ns) + CELL(0.521 ns) = 7.512 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux6~28'
        Info: 3: + IC(0.918 ns) + CELL(0.178 ns) = 8.608 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux6~29'
        Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 9.084 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'DataPath:DP1|ROM:romA|Mux6~30'
        Info: 5: + IC(0.300 ns) + CELL(0.178 ns) = 9.562 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 4; REG Node = 'DataPath:DP1|ROM:romA|Q[1]'
        Info: Total cell delay = 1.898 ns ( 19.85 % )
        Info: Total interconnect delay = 7.664 ns ( 80.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 269 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Tue Dec 15 15:56:01 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


