

================================================================
== Vitis HLS Report for 'VMixHlsDataFlowFunction'
================================================================
* Date:           Tue Sep  6 19:47:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.469 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |                                 |                              |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |             Instance            |            Module            |   min   |   max   |    min    |    max    | min |   max  |   Type  |
        +---------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |entry_proc_U0                    |entry_proc                    |        0|        0|       0 ns|       0 ns|    0|       0|       no|
        |AXIvideo2MultiPixStream_U0       |AXIvideo2MultiPixStream       |        2|   648006|  40.000 ns|  12.960 ms|    2|  648006|       no|
        |AXIvideoAlpha2MultiPixStream_U0  |AXIvideoAlpha2MultiPixStream  |        2|   648006|  40.000 ns|  12.960 ms|    2|  648006|       no|
        |v_mix_420_to_422_false_U0        |v_mix_420_to_422_false_s      |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_420_to_422_false_1_U0      |v_mix_420_to_422_false_1      |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_upsample_alpha_false_U0    |v_mix_upsample_alpha_false_s  |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_422_to_444_false_U0        |v_mix_422_to_444_false_s      |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_422_to_444_false_2_U0      |v_mix_422_to_444_false_2      |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_yuv2rgb_false_U0           |v_mix_yuv2rgb_false_s         |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_yuv2rgb_false_3_U0         |v_mix_yuv2rgb_false_3         |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_upsample_false_U0          |v_mix_upsample_false_s        |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_core_alpha_true_true_U0    |v_mix_core_alpha_true_true_s  |        ?|        ?|          ?|          ?|    ?|       ?|       no|
        |v_mix_rgb2yuv_false_U0           |v_mix_rgb2yuv_false_s         |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_444_to_422_false_U0        |v_mix_444_to_422_false_s      |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |v_mix_422_to_420_false_U0        |v_mix_422_to_420_false_s      |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
        |MultiPixStream2AXIvideo_U0       |MultiPixStream2AXIvideo       |        2|   644002|  40.000 ns|  12.880 ms|    2|  644002|       no|
        +---------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     18|    -|
|FIFO             |        -|   -|   5247|   3596|    -|
|Instance         |        -|   3|   1285|   4497|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     27|    -|
|Register         |        -|   -|      3|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|   6535|   8138|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|     15|     39|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+----+-----+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------+------------------------------+---------+----+-----+-----+-----+
    |AXIvideo2MultiPixStream_U0       |AXIvideo2MultiPixStream       |        0|   0|  156|  426|    0|
    |AXIvideoAlpha2MultiPixStream_U0  |AXIvideoAlpha2MultiPixStream  |        0|   0|  200|  489|    0|
    |MultiPixStream2AXIvideo_U0       |MultiPixStream2AXIvideo       |        0|   0|   96|  243|    0|
    |entry_proc_U0                    |entry_proc                    |        0|   0|    3|  110|    0|
    |v_mix_420_to_422_false_1_U0      |v_mix_420_to_422_false_1      |        0|   0|   50|  234|    0|
    |v_mix_420_to_422_false_U0        |v_mix_420_to_422_false_s      |        0|   0|   30|  198|    0|
    |v_mix_422_to_420_false_U0        |v_mix_422_to_420_false_s      |        0|   0|   49|  216|    0|
    |v_mix_422_to_444_false_2_U0      |v_mix_422_to_444_false_2      |        0|   0|   50|  234|    0|
    |v_mix_422_to_444_false_U0        |v_mix_422_to_444_false_s      |        0|   0|   30|  198|    0|
    |v_mix_444_to_422_false_U0        |v_mix_444_to_422_false_s      |        0|   0|   49|  216|    0|
    |v_mix_core_alpha_true_true_U0    |v_mix_core_alpha_true_true_s  |        0|   3|  346|  889|    0|
    |v_mix_rgb2yuv_false_U0           |v_mix_rgb2yuv_false_s         |        0|   0|   49|  216|    0|
    |v_mix_upsample_alpha_false_U0    |v_mix_upsample_alpha_false_s  |        0|   0|   49|  198|    0|
    |v_mix_upsample_false_U0          |v_mix_upsample_false_s        |        0|   0|   49|  216|    0|
    |v_mix_yuv2rgb_false_3_U0         |v_mix_yuv2rgb_false_3         |        0|   0|   50|  234|    0|
    |v_mix_yuv2rgb_false_U0           |v_mix_yuv2rgb_false_s         |        0|   0|   29|  180|    0|
    +---------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                            |                              |        0|   3| 1285| 4497|    0|
    +---------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+----+----+-----+------+-----+---------+
    |             Name             | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------------+---------+----+----+-----+------+-----+---------+
    |HwReg_background_U_G_c_U      |        0|  99|   0|    -|     7|    8|       56|
    |HwReg_background_V_B_c_U      |        0|  99|   0|    -|     7|    8|       56|
    |HwReg_background_Y_R_c_U      |        0|  99|   0|    -|     7|    8|       56|
    |HwReg_height_c43_U            |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_height_c44_U            |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_height_c45_U            |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_height_c46_U            |        0|  99|   0|    -|     7|   10|       70|
    |HwReg_height_c_U              |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_layerAlpha_1_c_U        |        0|  99|   0|    -|     7|   10|       70|
    |HwReg_layerEnable_c_U         |        0|  99|   0|    -|     7|    2|       14|
    |HwReg_layerHeight_1_c58_U     |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_1_c59_U     |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_layerHeight_1_c60_U     |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_layerHeight_1_c61_U     |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_layerHeight_1_c62_U     |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_1_c_U       |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_layerScaleFactor_1_c_U  |        0|  99|   0|    -|     7|    8|       56|
    |HwReg_layerStartX_1_c_U       |        0|  99|   0|    -|     7|   16|      112|
    |HwReg_layerStartY_1_c_U       |        0|  99|   0|    -|     7|   16|      112|
    |HwReg_layerWidth_1_c53_U      |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_1_c54_U      |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_layerWidth_1_c55_U      |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_layerWidth_1_c56_U      |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_layerWidth_1_c57_U      |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_1_c_U        |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_width_c39_U             |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_width_c40_U             |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_width_c41_U             |        0|  99|   0|    -|     2|   10|       20|
    |HwReg_width_c42_U             |        0|  99|   0|    -|     7|   10|       70|
    |HwReg_width_c_U               |        0|  99|   0|    -|     2|   10|       20|
    |out420_U                      |        0|  99|   0|    -|     2|   24|       48|
    |out422_U                      |        0|  99|   0|    -|     2|   24|       48|
    |outLayer0_U                   |        0|  99|   0|    -|     2|   24|       48|
    |outLayer1_U                   |        0|  99|   0|    -|     2|   24|       48|
    |outYuv_U                      |        0|  99|   0|    -|     2|   24|       48|
    |p_read1_c49_U                 |        0|  99|   0|    -|     2|    1|        2|
    |p_read1_c50_U                 |        0|  99|   0|    -|     2|    1|        2|
    |p_read1_c51_U                 |        0|  99|   0|    -|     2|    1|        2|
    |p_read1_c52_U                 |        0|  99|   0|    -|     2|    1|        2|
    |p_read1_c_U                   |        0|  99|   0|    -|     2|    1|        2|
    |p_read_c47_U                  |        0|  99|   0|    -|     2|    1|        2|
    |p_read_c48_U                  |        0|  99|   0|    -|     2|    1|        2|
    |p_read_c_U                    |        0|  99|   0|    -|     2|    1|        2|
    |srcLayer0Yuv422_U             |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer0Yuv_U                |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer0_U                   |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1Alpha_U              |        0|  99|   0|    -|    16|    8|      128|
    |srcLayer1Alphax_U             |        0|  99|   0|    -|    16|    8|      128|
    |srcLayer1Rgb_U                |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1Yuv422_U             |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1Yuv_U                |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1_U                   |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1x_U                  |        0|  99|   0|    -|     2|   24|       48|
    +------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                         |        0|5247|   0|    0|   184|  656|     2016|
    +------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |AXIvideo2MultiPixStream_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |AXIvideoAlpha2MultiPixStream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |AXIvideoAlpha2MultiPixStream_U0_start_full_n      |       and|   0|  0|   2|           1|           1|
    |ap_idle                                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                     |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2MultiPixStream_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                    |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                             |          |   0|  0|  18|           9|           9|
    +--------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                    |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 |  27|          6|    3|          6|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                    |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |  3|   0|    3|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------+-----+-----+------------+-------------------------+--------------+
|p_read                |   in|   10|     ap_none|                   p_read|        scalar|
|p_read_ap_vld         |   in|    1|     ap_none|                   p_read|        scalar|
|p_read1               |   in|   10|     ap_none|                  p_read1|        scalar|
|p_read1_ap_vld        |   in|    1|     ap_none|                  p_read1|        scalar|
|p_read2               |   in|    8|     ap_none|                  p_read2|        scalar|
|p_read2_ap_vld        |   in|    1|     ap_none|                  p_read2|        scalar|
|p_read3               |   in|    8|     ap_none|                  p_read3|        scalar|
|p_read3_ap_vld        |   in|    1|     ap_none|                  p_read3|        scalar|
|p_read4               |   in|    8|     ap_none|                  p_read4|        scalar|
|p_read4_ap_vld        |   in|    1|     ap_none|                  p_read4|        scalar|
|p_read5               |   in|    2|     ap_none|                  p_read5|        scalar|
|p_read5_ap_vld        |   in|    1|     ap_none|                  p_read5|        scalar|
|p_read6               |   in|    1|     ap_none|                  p_read6|        scalar|
|p_read6_ap_vld        |   in|    1|     ap_none|                  p_read6|        scalar|
|p_read17              |   in|    1|     ap_none|                 p_read17|        scalar|
|p_read17_ap_vld       |   in|    1|     ap_none|                 p_read17|        scalar|
|p_read8               |   in|   10|     ap_none|                  p_read8|        scalar|
|p_read8_ap_vld        |   in|    1|     ap_none|                  p_read8|        scalar|
|p_read9               |   in|   16|     ap_none|                  p_read9|        scalar|
|p_read9_ap_vld        |   in|    1|     ap_none|                  p_read9|        scalar|
|p_read10              |   in|   16|     ap_none|                 p_read10|        scalar|
|p_read10_ap_vld       |   in|    1|     ap_none|                 p_read10|        scalar|
|p_read211             |   in|   10|     ap_none|                p_read211|        scalar|
|p_read211_ap_vld      |   in|    1|     ap_none|                p_read211|        scalar|
|p_read7               |   in|   16|     ap_none|                  p_read7|        scalar|
|p_read7_ap_vld        |   in|    1|     ap_none|                  p_read7|        scalar|
|p_read312             |   in|   10|     ap_none|                p_read312|        scalar|
|p_read312_ap_vld      |   in|    1|     ap_none|                p_read312|        scalar|
|p_read11              |   in|   16|     ap_none|                 p_read11|        scalar|
|p_read11_ap_vld       |   in|    1|     ap_none|                 p_read11|        scalar|
|p_read13              |   in|    8|     ap_none|                 p_read13|        scalar|
|p_read13_ap_vld       |   in|    1|     ap_none|                 p_read13|        scalar|
|s_axis_video_TDATA    |   in|   24|        axis|    s_axis_video_V_data_V|       pointer|
|s_axis_video_TKEEP    |   in|    3|        axis|    s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB    |   in|    3|        axis|    s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER    |   in|    1|        axis|    s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST    |   in|    1|        axis|    s_axis_video_V_last_V|       pointer|
|s_axis_video_TID      |   in|    1|        axis|      s_axis_video_V_id_V|       pointer|
|s_axis_video_TDEST    |   in|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TVALID   |   in|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY   |  out|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video1_TDATA   |   in|   32|        axis|   s_axis_video1_V_data_V|       pointer|
|s_axis_video1_TKEEP   |   in|    4|        axis|   s_axis_video1_V_keep_V|       pointer|
|s_axis_video1_TSTRB   |   in|    4|        axis|   s_axis_video1_V_strb_V|       pointer|
|s_axis_video1_TUSER   |   in|    1|        axis|   s_axis_video1_V_user_V|       pointer|
|s_axis_video1_TLAST   |   in|    1|        axis|   s_axis_video1_V_last_V|       pointer|
|s_axis_video1_TID     |   in|    1|        axis|     s_axis_video1_V_id_V|       pointer|
|s_axis_video1_TDEST   |   in|    1|        axis|   s_axis_video1_V_dest_V|       pointer|
|s_axis_video1_TVALID  |   in|    1|        axis|   s_axis_video1_V_dest_V|       pointer|
|s_axis_video1_TREADY  |  out|    1|        axis|   s_axis_video1_V_dest_V|       pointer|
|m_axis_video_TDATA    |  out|   24|        axis|    m_axis_video_V_data_V|       pointer|
|m_axis_video_TKEEP    |  out|    3|        axis|    m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB    |  out|    3|        axis|    m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER    |  out|    1|        axis|    m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST    |  out|    1|        axis|    m_axis_video_V_last_V|       pointer|
|m_axis_video_TID      |  out|    1|        axis|      m_axis_video_V_id_V|       pointer|
|m_axis_video_TDEST    |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TVALID   |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY   |   in|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|ap_clk                |   in|    1|  ap_ctrl_hs|  VMixHlsDataFlowFunction|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  VMixHlsDataFlowFunction|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  VMixHlsDataFlowFunction|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  VMixHlsDataFlowFunction|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  VMixHlsDataFlowFunction|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  VMixHlsDataFlowFunction|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  VMixHlsDataFlowFunction|  return value|
+----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 21 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 22 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_13 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read312"   --->   Operation 23 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 24 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_15 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read211"   --->   Operation 25 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 26 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 27 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_18 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8"   --->   Operation 28 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_19 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read17"   --->   Operation 29 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read618 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read6"   --->   Operation 30 'read' 'p_read618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read517 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read5"   --->   Operation 31 'read' 'p_read517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read416 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 32 'read' 'p_read416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read315 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 33 'read' 'p_read315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read214 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 34 'read' 'p_read214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read113 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1"   --->   Operation 35 'read' 'p_read113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read12 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 36 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%HwReg_layerScaleFactor_1_c = alloca i32 1"   --->   Operation 37 'alloca' 'HwReg_layerScaleFactor_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_c62 = alloca i32 1"   --->   Operation 38 'alloca' 'HwReg_layerHeight_1_c62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_c61 = alloca i32 1"   --->   Operation 39 'alloca' 'HwReg_layerHeight_1_c61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_c60 = alloca i32 1"   --->   Operation 40 'alloca' 'HwReg_layerHeight_1_c60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_c59 = alloca i32 1"   --->   Operation 41 'alloca' 'HwReg_layerHeight_1_c59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_c58 = alloca i32 1"   --->   Operation 42 'alloca' 'HwReg_layerHeight_1_c58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_c = alloca i32 1"   --->   Operation 43 'alloca' 'HwReg_layerHeight_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_c57 = alloca i32 1"   --->   Operation 44 'alloca' 'HwReg_layerWidth_1_c57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_c56 = alloca i32 1"   --->   Operation 45 'alloca' 'HwReg_layerWidth_1_c56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_c55 = alloca i32 1"   --->   Operation 46 'alloca' 'HwReg_layerWidth_1_c55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_c54 = alloca i32 1"   --->   Operation 47 'alloca' 'HwReg_layerWidth_1_c54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_c53 = alloca i32 1"   --->   Operation 48 'alloca' 'HwReg_layerWidth_1_c53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_c = alloca i32 1"   --->   Operation 49 'alloca' 'HwReg_layerWidth_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%HwReg_layerStartY_1_c = alloca i32 1"   --->   Operation 50 'alloca' 'HwReg_layerStartY_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%HwReg_layerStartX_1_c = alloca i32 1"   --->   Operation 51 'alloca' 'HwReg_layerStartX_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%HwReg_layerAlpha_1_c = alloca i32 1"   --->   Operation 52 'alloca' 'HwReg_layerAlpha_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 7> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read1_c52 = alloca i32 1"   --->   Operation 53 'alloca' 'p_read1_c52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read1_c51 = alloca i32 1"   --->   Operation 54 'alloca' 'p_read1_c51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read1_c50 = alloca i32 1"   --->   Operation 55 'alloca' 'p_read1_c50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read1_c49 = alloca i32 1"   --->   Operation 56 'alloca' 'p_read1_c49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read1_c = alloca i32 1"   --->   Operation 57 'alloca' 'p_read1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_c48 = alloca i32 1"   --->   Operation 58 'alloca' 'p_read_c48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_c47 = alloca i32 1"   --->   Operation 59 'alloca' 'p_read_c47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_c = alloca i32 1"   --->   Operation 60 'alloca' 'p_read_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%HwReg_layerEnable_c = alloca i32 1"   --->   Operation 61 'alloca' 'HwReg_layerEnable_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 7> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%HwReg_background_V_B_c = alloca i32 1"   --->   Operation 62 'alloca' 'HwReg_background_V_B_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%HwReg_background_U_G_c = alloca i32 1"   --->   Operation 63 'alloca' 'HwReg_background_U_G_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%HwReg_background_Y_R_c = alloca i32 1"   --->   Operation 64 'alloca' 'HwReg_background_Y_R_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%HwReg_height_c46 = alloca i32 1"   --->   Operation 65 'alloca' 'HwReg_height_c46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 7> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%HwReg_height_c45 = alloca i32 1"   --->   Operation 66 'alloca' 'HwReg_height_c45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%HwReg_height_c44 = alloca i32 1"   --->   Operation 67 'alloca' 'HwReg_height_c44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%HwReg_height_c43 = alloca i32 1"   --->   Operation 68 'alloca' 'HwReg_height_c43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%HwReg_height_c = alloca i32 1"   --->   Operation 69 'alloca' 'HwReg_height_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%HwReg_width_c42 = alloca i32 1"   --->   Operation 70 'alloca' 'HwReg_width_c42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 7> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%HwReg_width_c41 = alloca i32 1"   --->   Operation 71 'alloca' 'HwReg_width_c41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%HwReg_width_c40 = alloca i32 1"   --->   Operation 72 'alloca' 'HwReg_width_c40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%HwReg_width_c39 = alloca i32 1"   --->   Operation 73 'alloca' 'HwReg_width_c39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%HwReg_width_c = alloca i32 1"   --->   Operation 74 'alloca' 'HwReg_width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%srcLayer0 = alloca i32 1"   --->   Operation 75 'alloca' 'srcLayer0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%srcLayer0Yuv422 = alloca i32 1"   --->   Operation 76 'alloca' 'srcLayer0Yuv422' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%srcLayer0Yuv = alloca i32 1"   --->   Operation 77 'alloca' 'srcLayer0Yuv' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%outLayer0 = alloca i32 1"   --->   Operation 78 'alloca' 'outLayer0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%outYuv = alloca i32 1"   --->   Operation 79 'alloca' 'outYuv' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%out422 = alloca i32 1"   --->   Operation 80 'alloca' 'out422' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%out420 = alloca i32 1"   --->   Operation 81 'alloca' 'out420' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%srcLayer1 = alloca i32 1"   --->   Operation 82 'alloca' 'srcLayer1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%srcLayer1x = alloca i32 1"   --->   Operation 83 'alloca' 'srcLayer1x' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%srcLayer1Alpha = alloca i32 1"   --->   Operation 84 'alloca' 'srcLayer1Alpha' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%srcLayer1Alphax = alloca i32 1"   --->   Operation 85 'alloca' 'srcLayer1Alphax' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 16> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%outLayer1 = alloca i32 1"   --->   Operation 86 'alloca' 'outLayer1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%srcLayer1Yuv = alloca i32 1"   --->   Operation 87 'alloca' 'srcLayer1Yuv' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%srcLayer1Yuv422 = alloca i32 1"   --->   Operation 88 'alloca' 'srcLayer1Yuv422' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%srcLayer1Rgb = alloca i32 1"   --->   Operation 89 'alloca' 'srcLayer1Rgb' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (3.74ns)   --->   "%call_ln0 = call void @entry_proc, i10 %p_read12, i10 %HwReg_width_c42, i10 %p_read113, i10 %HwReg_height_c46, i8 %p_read214, i8 %HwReg_background_Y_R_c, i8 %p_read315, i8 %HwReg_background_U_G_c, i8 %p_read416, i8 %HwReg_background_V_B_c, i2 %p_read517, i2 %HwReg_layerEnable_c, i10 %p_read_18, i10 %HwReg_layerAlpha_1_c, i16 %p_read_17, i16 %HwReg_layerStartX_1_c, i16 %p_read_16, i16 %HwReg_layerStartY_1_c, i8 %p_read_11, i8 %HwReg_layerScaleFactor_1_c"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 91 [2/2] (3.90ns)   --->   "%call_ln585 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %srcLayer0, i10 %p_read_13, i10 %p_read_15, i1 %p_read618, i1 %p_read_c48" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:585]   --->   Operation 91 'call' 'call_ln585' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 92 [2/2] (3.90ns)   --->   "%call_ln643 = call void @AXIvideoAlpha2MultiPixStream, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i24 %srcLayer1, i8 %srcLayer1Alpha, i16 %p_read_12, i16 %p_read_14, i1 %p_read_19, i1 %p_read1_c, i1 %p_read1_c52, i16 %HwReg_layerWidth_1_c53, i16 %HwReg_layerWidth_1_c57, i16 %HwReg_layerHeight_1_c58, i16 %HwReg_layerHeight_1_c62" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 92 'call' 'call_ln643' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln585 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %srcLayer0, i10 %p_read_13, i10 %p_read_15, i1 %p_read618, i1 %p_read_c48" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:585]   --->   Operation 93 'call' 'call_ln585' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln643 = call void @AXIvideoAlpha2MultiPixStream, i32 %s_axis_video1_V_data_V, i4 %s_axis_video1_V_keep_V, i4 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i24 %srcLayer1, i8 %srcLayer1Alpha, i16 %p_read_12, i16 %p_read_14, i1 %p_read_19, i1 %p_read1_c, i1 %p_read1_c52, i16 %HwReg_layerWidth_1_c53, i16 %HwReg_layerWidth_1_c57, i16 %HwReg_layerHeight_1_c58, i16 %HwReg_layerHeight_1_c62" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:643]   --->   Operation 94 'call' 'call_ln643' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln589 = call void @v_mix_420_to_422<false>, i24 %srcLayer0, i10 %p_read_13, i10 %p_read_15, i1 %p_read_c48, i24 %srcLayer0Yuv422, i1 %p_read_c47" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:589]   --->   Operation 95 'call' 'call_ln589' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln651 = call void @v_mix_420_to_422<false>.1, i24 %srcLayer1, i16 %HwReg_layerHeight_1_c62, i16 %HwReg_layerWidth_1_c57, i1 %p_read1_c52, i24 %srcLayer1Yuv422, i1 %p_read1_c51, i10 %HwReg_layerWidth_1_c56, i10 %HwReg_layerHeight_1_c61" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:651]   --->   Operation 96 'call' 'call_ln651' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln668 = call void @v_mix_upsample_alpha<false>, i8 %srcLayer1Alpha, i16 %HwReg_layerHeight_1_c58, i16 %HwReg_layerWidth_1_c53, i1 %p_read1_c, i8 %srcLayer1Alphax" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:668]   --->   Operation 97 'call' 'call_ln668' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln589 = call void @v_mix_420_to_422<false>, i24 %srcLayer0, i10 %p_read_13, i10 %p_read_15, i1 %p_read_c48, i24 %srcLayer0Yuv422, i1 %p_read_c47" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:589]   --->   Operation 98 'call' 'call_ln589' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln651 = call void @v_mix_420_to_422<false>.1, i24 %srcLayer1, i16 %HwReg_layerHeight_1_c62, i16 %HwReg_layerWidth_1_c57, i1 %p_read1_c52, i24 %srcLayer1Yuv422, i1 %p_read1_c51, i10 %HwReg_layerWidth_1_c56, i10 %HwReg_layerHeight_1_c61" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:651]   --->   Operation 99 'call' 'call_ln651' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln668 = call void @v_mix_upsample_alpha<false>, i8 %srcLayer1Alpha, i16 %HwReg_layerHeight_1_c58, i16 %HwReg_layerWidth_1_c53, i1 %p_read1_c, i8 %srcLayer1Alphax" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:668]   --->   Operation 100 'call' 'call_ln668' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln593 = call void @v_mix_422_to_444<false>, i24 %srcLayer0Yuv422, i10 %p_read_13, i10 %p_read_15, i1 %p_read_c47, i24 %srcLayer0Yuv, i1 %p_read_c" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:593]   --->   Operation 101 'call' 'call_ln593' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln654 = call void @v_mix_422_to_444<false>.2, i24 %srcLayer1Yuv422, i10 %HwReg_layerHeight_1_c61, i10 %HwReg_layerWidth_1_c56, i1 %p_read1_c51, i24 %srcLayer1Yuv, i1 %p_read1_c50, i10 %HwReg_layerWidth_1_c55, i10 %HwReg_layerHeight_1_c60" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:654]   --->   Operation 102 'call' 'call_ln654' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln593 = call void @v_mix_422_to_444<false>, i24 %srcLayer0Yuv422, i10 %p_read_13, i10 %p_read_15, i1 %p_read_c47, i24 %srcLayer0Yuv, i1 %p_read_c" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:593]   --->   Operation 103 'call' 'call_ln593' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln654 = call void @v_mix_422_to_444<false>.2, i24 %srcLayer1Yuv422, i10 %HwReg_layerHeight_1_c61, i10 %HwReg_layerWidth_1_c56, i1 %p_read1_c51, i24 %srcLayer1Yuv, i1 %p_read1_c50, i10 %HwReg_layerWidth_1_c55, i10 %HwReg_layerHeight_1_c60" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:654]   --->   Operation 104 'call' 'call_ln654' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln597 = call void @v_mix_yuv2rgb<false>, i24 %srcLayer0Yuv, i10 %p_read_13, i10 %p_read_15, i1 %p_read_c, i24 %outLayer0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:597]   --->   Operation 105 'call' 'call_ln597' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln657 = call void @v_mix_yuv2rgb<false>.3, i24 %srcLayer1Yuv, i10 %HwReg_layerHeight_1_c60, i10 %HwReg_layerWidth_1_c55, i1 %p_read1_c50, i24 %srcLayer1Rgb, i1 %p_read1_c49, i10 %HwReg_layerWidth_1_c54, i10 %HwReg_layerHeight_1_c59" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:657]   --->   Operation 106 'call' 'call_ln657' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln597 = call void @v_mix_yuv2rgb<false>, i24 %srcLayer0Yuv, i10 %p_read_13, i10 %p_read_15, i1 %p_read_c, i24 %outLayer0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:597]   --->   Operation 107 'call' 'call_ln597' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln657 = call void @v_mix_yuv2rgb<false>.3, i24 %srcLayer1Yuv, i10 %HwReg_layerHeight_1_c60, i10 %HwReg_layerWidth_1_c55, i1 %p_read1_c50, i24 %srcLayer1Rgb, i1 %p_read1_c49, i10 %HwReg_layerWidth_1_c54, i10 %HwReg_layerHeight_1_c59" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:657]   --->   Operation 108 'call' 'call_ln657' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln664 = call void @v_mix_upsample<false>, i24 %srcLayer1Rgb, i10 %HwReg_layerHeight_1_c59, i10 %HwReg_layerWidth_1_c54, i1 %p_read1_c49, i24 %srcLayer1x, i10 %HwReg_layerWidth_1_c, i10 %HwReg_layerHeight_1_c" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:664]   --->   Operation 109 'call' 'call_ln664' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln664 = call void @v_mix_upsample<false>, i24 %srcLayer1Rgb, i10 %HwReg_layerHeight_1_c59, i10 %HwReg_layerWidth_1_c54, i1 %p_read1_c49, i24 %srcLayer1x, i10 %HwReg_layerWidth_1_c, i10 %HwReg_layerHeight_1_c" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:664]   --->   Operation 110 'call' 'call_ln664' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln672 = call void @v_mix_core_alpha<true, true>, i24 %outLayer0, i24 %srcLayer1x, i8 %srcLayer1Alphax, i10 %HwReg_width_c42, i10 %HwReg_height_c46, i8 %HwReg_background_Y_R_c, i8 %HwReg_background_U_G_c, i8 %HwReg_background_V_B_c, i2 %HwReg_layerEnable_c, i10 %HwReg_layerAlpha_1_c, i16 %HwReg_layerStartX_1_c, i16 %HwReg_layerStartY_1_c, i10 %HwReg_layerWidth_1_c, i10 %HwReg_layerHeight_1_c, i8 %HwReg_layerScaleFactor_1_c, i24 %outLayer1, i10 %HwReg_width_c41, i10 %HwReg_height_c45" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:672]   --->   Operation 111 'call' 'call_ln672' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln672 = call void @v_mix_core_alpha<true, true>, i24 %outLayer0, i24 %srcLayer1x, i8 %srcLayer1Alphax, i10 %HwReg_width_c42, i10 %HwReg_height_c46, i8 %HwReg_background_Y_R_c, i8 %HwReg_background_U_G_c, i8 %HwReg_background_V_B_c, i2 %HwReg_layerEnable_c, i10 %HwReg_layerAlpha_1_c, i16 %HwReg_layerStartX_1_c, i16 %HwReg_layerStartY_1_c, i10 %HwReg_layerWidth_1_c, i10 %HwReg_layerHeight_1_c, i8 %HwReg_layerScaleFactor_1_c, i24 %outLayer1, i10 %HwReg_width_c41, i10 %HwReg_height_c45" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:672]   --->   Operation 112 'call' 'call_ln672' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln1742 = call void @v_mix_rgb2yuv<false>, i24 %outLayer1, i10 %HwReg_height_c45, i10 %HwReg_width_c41, i24 %outYuv, i10 %HwReg_width_c40, i10 %HwReg_height_c44" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1742]   --->   Operation 113 'call' 'call_ln1742' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln1742 = call void @v_mix_rgb2yuv<false>, i24 %outLayer1, i10 %HwReg_height_c45, i10 %HwReg_width_c41, i24 %outYuv, i10 %HwReg_width_c40, i10 %HwReg_height_c44" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1742]   --->   Operation 114 'call' 'call_ln1742' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln1751 = call void @v_mix_444_to_422<false>, i24 %outYuv, i10 %HwReg_height_c44, i10 %HwReg_width_c40, i24 %out422, i10 %HwReg_width_c39, i10 %HwReg_height_c43" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1751]   --->   Operation 115 'call' 'call_ln1751' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln1751 = call void @v_mix_444_to_422<false>, i24 %outYuv, i10 %HwReg_height_c44, i10 %HwReg_width_c40, i24 %out422, i10 %HwReg_width_c39, i10 %HwReg_height_c43" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1751]   --->   Operation 116 'call' 'call_ln1751' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln1755 = call void @v_mix_422_to_420<false>, i24 %out422, i10 %HwReg_height_c43, i10 %HwReg_width_c39, i24 %out420, i10 %HwReg_width_c, i10 %HwReg_height_c" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1755]   --->   Operation 117 'call' 'call_ln1755' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln1755 = call void @v_mix_422_to_420<false>, i24 %out422, i10 %HwReg_height_c43, i10 %HwReg_width_c39, i24 %out420, i10 %HwReg_width_c, i10 %HwReg_height_c" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1755]   --->   Operation 118 'call' 'call_ln1755' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln1758 = call void @MultiPixStream2AXIvideo, i24 %out420, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i10 %HwReg_height_c, i10 %HwReg_width_c" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1758]   --->   Operation 119 'call' 'call_ln1758' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerScaleFactor_1_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i8 %HwReg_layerScaleFactor_1_c, i8 %HwReg_layerScaleFactor_1_c"   --->   Operation 120 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_layerScaleFactor_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_c62_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_1_c62, i16 %HwReg_layerHeight_1_c62"   --->   Operation 122 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_c62, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_c61_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_layerHeight_1_c61, i10 %HwReg_layerHeight_1_c61"   --->   Operation 124 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerHeight_1_c61, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_c60_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_layerHeight_1_c60, i10 %HwReg_layerHeight_1_c60"   --->   Operation 126 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerHeight_1_c60, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_c59_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_layerHeight_1_c59, i10 %HwReg_layerHeight_1_c59"   --->   Operation 128 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerHeight_1_c59, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_c58_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_1_c58, i16 %HwReg_layerHeight_1_c58"   --->   Operation 130 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_c58, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_layerHeight_1_c, i10 %HwReg_layerHeight_1_c"   --->   Operation 132 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerHeight_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_c57_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_1_c57, i16 %HwReg_layerWidth_1_c57"   --->   Operation 134 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_c57, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_c56_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_layerWidth_1_c56, i10 %HwReg_layerWidth_1_c56"   --->   Operation 136 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerWidth_1_c56, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_c55_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_layerWidth_1_c55, i10 %HwReg_layerWidth_1_c55"   --->   Operation 138 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerWidth_1_c55, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_c54_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_layerWidth_1_c54, i10 %HwReg_layerWidth_1_c54"   --->   Operation 140 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerWidth_1_c54, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_c53_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_1_c53, i16 %HwReg_layerWidth_1_c53"   --->   Operation 142 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_c53, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_layerWidth_1_c, i10 %HwReg_layerWidth_1_c"   --->   Operation 144 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerWidth_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerStartY_1_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i16 %HwReg_layerStartY_1_c, i16 %HwReg_layerStartY_1_c"   --->   Operation 146 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartY_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerStartX_1_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i16 %HwReg_layerStartX_1_c, i16 %HwReg_layerStartX_1_c"   --->   Operation 148 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartX_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerAlpha_1_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i10 %HwReg_layerAlpha_1_c, i10 %HwReg_layerAlpha_1_c"   --->   Operation 150 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_layerAlpha_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read1_c52_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %p_read1_c52, i1 %p_read1_c52"   --->   Operation 152 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read1_c52, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read1_c51_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %p_read1_c51, i1 %p_read1_c51"   --->   Operation 154 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read1_c51, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read1_c50_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %p_read1_c50, i1 %p_read1_c50"   --->   Operation 156 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read1_c50, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read1_c49_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %p_read1_c49, i1 %p_read1_c49"   --->   Operation 158 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read1_c49, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %p_read1_c, i1 %p_read1_c"   --->   Operation 160 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read_c48_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %p_read_c48, i1 %p_read_c48"   --->   Operation 162 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read_c48, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read_c47_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %p_read_c47, i1 %p_read_c47"   --->   Operation 164 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read_c47, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %p_read_c, i1 %p_read_c"   --->   Operation 166 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %p_read_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnable_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i2 %HwReg_layerEnable_c, i2 %HwReg_layerEnable_c"   --->   Operation 168 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %HwReg_layerEnable_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_background_V_B_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i8 %HwReg_background_V_B_c, i8 %HwReg_background_V_B_c"   --->   Operation 170 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_background_V_B_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_background_U_G_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i8 %HwReg_background_U_G_c, i8 %HwReg_background_U_G_c"   --->   Operation 172 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_background_U_G_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_background_Y_R_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i8 %HwReg_background_Y_R_c, i8 %HwReg_background_Y_R_c"   --->   Operation 174 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_background_Y_R_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_height_c46_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i10 %HwReg_height_c46, i10 %HwReg_height_c46"   --->   Operation 176 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_height_c46, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_height_c45_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_height_c45, i10 %HwReg_height_c45"   --->   Operation 178 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_height_c45, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_height_c44_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_height_c44, i10 %HwReg_height_c44"   --->   Operation 180 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_height_c44, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_height_c43_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_height_c43, i10 %HwReg_height_c43"   --->   Operation 182 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_height_c43, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_height_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_height_c, i10 %HwReg_height_c"   --->   Operation 184 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_width_c42_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i10 %HwReg_width_c42, i10 %HwReg_width_c42"   --->   Operation 186 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_width_c42, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_width_c41_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_width_c41, i10 %HwReg_width_c41"   --->   Operation 188 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_width_c41, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_width_c40_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_width_c40, i10 %HwReg_width_c40"   --->   Operation 190 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_width_c40, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_width_c39_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_width_c39, i10 %HwReg_width_c39"   --->   Operation 192 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_width_c39, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_width_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %HwReg_width_c, i10 %HwReg_width_c"   --->   Operation 194 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_38"   --->   Operation 196 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %p_read312, void "   --->   Operation 197 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %p_read211, void "   --->   Operation 198 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i3 %m_axis_video_V_strb_V, i3 %m_axis_video_V_keep_V, i24 %m_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video1_V_dest_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_user_V, i4 %s_axis_video1_V_strb_V, i4 %s_axis_video1_V_keep_V, i32 %s_axis_video1_V_data_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_user_V, i3 %s_axis_video_V_strb_V, i3 %s_axis_video_V_keep_V, i24 %s_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer0, i24 %srcLayer0"   --->   Operation 202 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer0Yuv422_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer0Yuv422, i24 %srcLayer0Yuv422"   --->   Operation 204 'specchannel' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv422, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer0Yuv_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer0Yuv, i24 %srcLayer0Yuv"   --->   Operation 206 'specchannel' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @outLayer0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %outLayer0, i24 %outLayer0"   --->   Operation 208 'specchannel' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @outYuv_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %outYuv, i24 %outYuv"   --->   Operation 210 'specchannel' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYuv, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @out422_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %out422, i24 %out422"   --->   Operation 212 'specchannel' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out422, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @out420_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %out420, i24 %out420"   --->   Operation 214 'specchannel' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out420, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1, i24 %srcLayer1"   --->   Operation 216 'specchannel' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1x_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1x, i24 %srcLayer1x"   --->   Operation 218 'specchannel' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1x, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1Alpha_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i8 %srcLayer1Alpha, i8 %srcLayer1Alpha"   --->   Operation 220 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %srcLayer1Alpha, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1Alphax_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i8 %srcLayer1Alphax, i8 %srcLayer1Alphax"   --->   Operation 222 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %srcLayer1Alphax, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @outLayer1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %outLayer1, i24 %outLayer1"   --->   Operation 224 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1Yuv_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1Yuv, i24 %srcLayer1Yuv"   --->   Operation 226 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1Yuv, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1Yuv422_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1Yuv422, i24 %srcLayer1Yuv422"   --->   Operation 228 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1Yuv422, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1Rgb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1Rgb, i24 %srcLayer1Rgb"   --->   Operation 230 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1Rgb, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln1758 = call void @MultiPixStream2AXIvideo, i24 %out420, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i10 %HwReg_height_c, i10 %HwReg_width_c" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1758]   --->   Operation 232 'call' 'call_ln1758' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln1759 = ret" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1759]   --->   Operation 233 'ret' 'ret_ln1759' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read211]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read312]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_11                  (read                ) [ 000000000000000000000]
p_read_12                  (read                ) [ 001000000000000000000]
p_read_13                  (read                ) [ 001111111000000000000]
p_read_14                  (read                ) [ 001000000000000000000]
p_read_15                  (read                ) [ 001111111000000000000]
p_read_16                  (read                ) [ 000000000000000000000]
p_read_17                  (read                ) [ 000000000000000000000]
p_read_18                  (read                ) [ 000000000000000000000]
p_read_19                  (read                ) [ 001000000000000000000]
p_read618                  (read                ) [ 001000000000000000000]
p_read517                  (read                ) [ 000000000000000000000]
p_read416                  (read                ) [ 000000000000000000000]
p_read315                  (read                ) [ 000000000000000000000]
p_read214                  (read                ) [ 000000000000000000000]
p_read113                  (read                ) [ 000000000000000000000]
p_read12                   (read                ) [ 000000000000000000000]
HwReg_layerScaleFactor_1_c (alloca              ) [ 011111111111111111111]
HwReg_layerHeight_1_c62    (alloca              ) [ 011111111111111111111]
HwReg_layerHeight_1_c61    (alloca              ) [ 001111111111111111111]
HwReg_layerHeight_1_c60    (alloca              ) [ 001111111111111111111]
HwReg_layerHeight_1_c59    (alloca              ) [ 001111111111111111111]
HwReg_layerHeight_1_c58    (alloca              ) [ 011111111111111111111]
HwReg_layerHeight_1_c      (alloca              ) [ 001111111111111111111]
HwReg_layerWidth_1_c57     (alloca              ) [ 011111111111111111111]
HwReg_layerWidth_1_c56     (alloca              ) [ 001111111111111111111]
HwReg_layerWidth_1_c55     (alloca              ) [ 001111111111111111111]
HwReg_layerWidth_1_c54     (alloca              ) [ 001111111111111111111]
HwReg_layerWidth_1_c53     (alloca              ) [ 011111111111111111111]
HwReg_layerWidth_1_c       (alloca              ) [ 001111111111111111111]
HwReg_layerStartY_1_c      (alloca              ) [ 011111111111111111111]
HwReg_layerStartX_1_c      (alloca              ) [ 011111111111111111111]
HwReg_layerAlpha_1_c       (alloca              ) [ 011111111111111111111]
p_read1_c52                (alloca              ) [ 011111111111111111111]
p_read1_c51                (alloca              ) [ 001111111111111111111]
p_read1_c50                (alloca              ) [ 001111111111111111111]
p_read1_c49                (alloca              ) [ 001111111111111111111]
p_read1_c                  (alloca              ) [ 011111111111111111111]
p_read_c48                 (alloca              ) [ 011111111111111111111]
p_read_c47                 (alloca              ) [ 001111111111111111111]
p_read_c                   (alloca              ) [ 001111111111111111111]
HwReg_layerEnable_c        (alloca              ) [ 011111111111111111111]
HwReg_background_V_B_c     (alloca              ) [ 011111111111111111111]
HwReg_background_U_G_c     (alloca              ) [ 011111111111111111111]
HwReg_background_Y_R_c     (alloca              ) [ 011111111111111111111]
HwReg_height_c46           (alloca              ) [ 011111111111111111111]
HwReg_height_c45           (alloca              ) [ 001111111111111111111]
HwReg_height_c44           (alloca              ) [ 001111111111111111111]
HwReg_height_c43           (alloca              ) [ 001111111111111111111]
HwReg_height_c             (alloca              ) [ 001111111111111111111]
HwReg_width_c42            (alloca              ) [ 011111111111111111111]
HwReg_width_c41            (alloca              ) [ 001111111111111111111]
HwReg_width_c40            (alloca              ) [ 001111111111111111111]
HwReg_width_c39            (alloca              ) [ 001111111111111111111]
HwReg_width_c              (alloca              ) [ 001111111111111111111]
srcLayer0                  (alloca              ) [ 011111111111111111111]
srcLayer0Yuv422            (alloca              ) [ 001111111111111111111]
srcLayer0Yuv               (alloca              ) [ 001111111111111111111]
outLayer0                  (alloca              ) [ 001111111111111111111]
outYuv                     (alloca              ) [ 001111111111111111111]
out422                     (alloca              ) [ 001111111111111111111]
out420                     (alloca              ) [ 001111111111111111111]
srcLayer1                  (alloca              ) [ 011111111111111111111]
srcLayer1x                 (alloca              ) [ 001111111111111111111]
srcLayer1Alpha             (alloca              ) [ 011111111111111111111]
srcLayer1Alphax            (alloca              ) [ 001111111111111111111]
outLayer1                  (alloca              ) [ 001111111111111111111]
srcLayer1Yuv               (alloca              ) [ 001111111111111111111]
srcLayer1Yuv422            (alloca              ) [ 001111111111111111111]
srcLayer1Rgb               (alloca              ) [ 001111111111111111111]
call_ln0                   (call                ) [ 000000000000000000000]
call_ln585                 (call                ) [ 000000000000000000000]
call_ln643                 (call                ) [ 000000000000000000000]
call_ln589                 (call                ) [ 000000000000000000000]
call_ln651                 (call                ) [ 000000000000000000000]
call_ln668                 (call                ) [ 000000000000000000000]
call_ln593                 (call                ) [ 000000000000000000000]
call_ln654                 (call                ) [ 000000000000000000000]
call_ln597                 (call                ) [ 000000000000000000000]
call_ln657                 (call                ) [ 000000000000000000000]
call_ln664                 (call                ) [ 000000000000000000000]
call_ln672                 (call                ) [ 000000000000000000000]
call_ln1742                (call                ) [ 000000000000000000000]
call_ln1751                (call                ) [ 000000000000000000000]
call_ln1755                (call                ) [ 000000000000000000000]
empty                      (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_107                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_108                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_109                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_110                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_111                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_112                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_113                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_114                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_115                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_116                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_117                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_118                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_119                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_120                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_121                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_122                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_123                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_124                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_125                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_126                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_127                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_128                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_129                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_130                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_131                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_132                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_133                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_134                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_135                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_136                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_137                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_138                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_139                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_140                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_141                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_142                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_143                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
specdataflowpipeline_ln0   (specdataflowpipeline) [ 000000000000000000000]
specstablecontent_ln0      (specstablecontent   ) [ 000000000000000000000]
specstablecontent_ln0      (specstablecontent   ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_144                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_145                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_146                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_147                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_148                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_149                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_150                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_151                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_152                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_153                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_154                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_155                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_156                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_157                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
empty_158                  (specchannel         ) [ 000000000000000000000]
specinterface_ln0          (specinterface       ) [ 000000000000000000000]
call_ln1758                (call                ) [ 000000000000000000000]
ret_ln1759                 (ret                 ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read17">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read211">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read211"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read312">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read312"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="s_axis_video1_V_data_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="s_axis_video1_V_keep_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="s_axis_video1_V_strb_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="s_axis_video1_V_user_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="s_axis_video1_V_last_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="s_axis_video1_V_id_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="s_axis_video1_V_dest_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideoAlpha2MultiPixStream"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_420_to_422<false>"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_420_to_422<false>.1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_upsample_alpha<false>"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_422_to_444<false>"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_422_to_444<false>.2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_yuv2rgb<false>"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_yuv2rgb<false>.3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_upsample<false>"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_core_alpha<true, true>"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_rgb2yuv<false>"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_444_to_422<false>"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_422_to_420<false>"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerScaleFactor_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerHeight_1_c62_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerHeight_1_c61_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerHeight_1_c60_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerHeight_1_c59_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerHeight_1_c58_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerHeight_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerWidth_1_c57_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerWidth_1_c56_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerWidth_1_c55_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerWidth_1_c54_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerWidth_1_c53_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerWidth_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartY_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartX_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerAlpha_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read1_c52_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read1_c51_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read1_c50_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read1_c49_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read1_c_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read_c48_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read_c47_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read_c_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerEnable_c_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_V_B_c_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_U_G_c_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_background_Y_R_c_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c46_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c45_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c44_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c43_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c42_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c41_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c40_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c39_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c_str"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0_str"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0Yuv422_str"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0Yuv_str"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer0_str"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outYuv_str"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out422_str"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out420_str"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1_str"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1x_str"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1Alpha_str"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1Alphax_str"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer1_str"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1Yuv_str"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1Yuv422_str"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer1Rgb_str"/></StgValue>
</bind>
</comp>

<comp id="256" class="1004" name="HwReg_layerScaleFactor_1_c_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerScaleFactor_1_c/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="HwReg_layerHeight_1_c62_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerHeight_1_c62/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="HwReg_layerHeight_1_c61_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerHeight_1_c61/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="HwReg_layerHeight_1_c60_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerHeight_1_c60/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="HwReg_layerHeight_1_c59_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerHeight_1_c59/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="HwReg_layerHeight_1_c58_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerHeight_1_c58/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="HwReg_layerHeight_1_c_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerHeight_1_c/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="HwReg_layerWidth_1_c57_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerWidth_1_c57/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="HwReg_layerWidth_1_c56_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerWidth_1_c56/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="HwReg_layerWidth_1_c55_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerWidth_1_c55/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="HwReg_layerWidth_1_c54_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerWidth_1_c54/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="HwReg_layerWidth_1_c53_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerWidth_1_c53/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="HwReg_layerWidth_1_c_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerWidth_1_c/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="HwReg_layerStartY_1_c_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerStartY_1_c/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="HwReg_layerStartX_1_c_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerStartX_1_c/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="HwReg_layerAlpha_1_c_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerAlpha_1_c/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_read1_c52_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read1_c52/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_read1_c51_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read1_c51/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_read1_c50_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read1_c50/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_read1_c49_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read1_c49/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_read1_c_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read1_c/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_read_c48_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read_c48/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_read_c47_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read_c47/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_read_c_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read_c/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="HwReg_layerEnable_c_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_layerEnable_c/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="HwReg_background_V_B_c_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_background_V_B_c/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="HwReg_background_U_G_c_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_background_U_G_c/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="HwReg_background_Y_R_c_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_background_Y_R_c/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="HwReg_height_c46_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c46/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="HwReg_height_c45_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c45/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="HwReg_height_c44_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c44/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="HwReg_height_c43_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="10" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c43/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="HwReg_height_c_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="10" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_height_c/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="HwReg_width_c42_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c42/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="HwReg_width_c41_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c41/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="HwReg_width_c40_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c40/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="HwReg_width_c39_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="10" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c39/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="HwReg_width_c_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="10" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="HwReg_width_c/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="srcLayer0_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer0/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="srcLayer0Yuv422_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer0Yuv422/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="srcLayer0Yuv_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer0Yuv/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="outLayer0_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outLayer0/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="outYuv_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="24" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outYuv/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="out422_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="24" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out422/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="out420_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="24" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out420/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="srcLayer1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer1/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="srcLayer1x_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer1x/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="srcLayer1Alpha_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer1Alpha/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="srcLayer1Alphax_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer1Alphax/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="outLayer1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="24" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outLayer1/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="srcLayer1Yuv_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer1Yuv/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="srcLayer1Yuv422_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer1Yuv422/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="srcLayer1Rgb_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcLayer1Rgb/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_read_11_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_read_12_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_read_13_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="10" slack="0"/>
<pin id="483" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_read_14_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_read_15_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="0"/>
<pin id="494" dir="0" index="1" bw="10" slack="0"/>
<pin id="495" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_read_16_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_read_17_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_read_18_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_read_19_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_read618_read_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read618/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_read517_read_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="2" slack="0"/>
<pin id="531" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read517/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_read416_read_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read416/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_read315_read_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read315/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_read214_read_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read214/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_read113_read_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read113/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_read12_read_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="10" slack="0"/>
<pin id="561" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="call_ln0_entry_proc_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="0" slack="0"/>
<pin id="566" dir="0" index="1" bw="10" slack="0"/>
<pin id="567" dir="0" index="2" bw="10" slack="0"/>
<pin id="568" dir="0" index="3" bw="10" slack="0"/>
<pin id="569" dir="0" index="4" bw="10" slack="0"/>
<pin id="570" dir="0" index="5" bw="8" slack="0"/>
<pin id="571" dir="0" index="6" bw="8" slack="0"/>
<pin id="572" dir="0" index="7" bw="8" slack="0"/>
<pin id="573" dir="0" index="8" bw="8" slack="0"/>
<pin id="574" dir="0" index="9" bw="8" slack="0"/>
<pin id="575" dir="0" index="10" bw="8" slack="0"/>
<pin id="576" dir="0" index="11" bw="2" slack="0"/>
<pin id="577" dir="0" index="12" bw="2" slack="0"/>
<pin id="578" dir="0" index="13" bw="10" slack="0"/>
<pin id="579" dir="0" index="14" bw="10" slack="0"/>
<pin id="580" dir="0" index="15" bw="16" slack="0"/>
<pin id="581" dir="0" index="16" bw="16" slack="0"/>
<pin id="582" dir="0" index="17" bw="16" slack="0"/>
<pin id="583" dir="0" index="18" bw="16" slack="0"/>
<pin id="584" dir="0" index="19" bw="8" slack="0"/>
<pin id="585" dir="0" index="20" bw="8" slack="0"/>
<pin id="586" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_AXIvideo2MultiPixStream_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="0" slack="0"/>
<pin id="600" dir="0" index="1" bw="24" slack="0"/>
<pin id="601" dir="0" index="2" bw="3" slack="0"/>
<pin id="602" dir="0" index="3" bw="3" slack="0"/>
<pin id="603" dir="0" index="4" bw="1" slack="0"/>
<pin id="604" dir="0" index="5" bw="1" slack="0"/>
<pin id="605" dir="0" index="6" bw="1" slack="0"/>
<pin id="606" dir="0" index="7" bw="1" slack="0"/>
<pin id="607" dir="0" index="8" bw="24" slack="0"/>
<pin id="608" dir="0" index="9" bw="10" slack="0"/>
<pin id="609" dir="0" index="10" bw="10" slack="0"/>
<pin id="610" dir="0" index="11" bw="1" slack="0"/>
<pin id="611" dir="0" index="12" bw="1" slack="0"/>
<pin id="612" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln585/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_AXIvideoAlpha2MultiPixStream_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="0" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="0" index="2" bw="4" slack="0"/>
<pin id="628" dir="0" index="3" bw="4" slack="0"/>
<pin id="629" dir="0" index="4" bw="1" slack="0"/>
<pin id="630" dir="0" index="5" bw="1" slack="0"/>
<pin id="631" dir="0" index="6" bw="1" slack="0"/>
<pin id="632" dir="0" index="7" bw="1" slack="0"/>
<pin id="633" dir="0" index="8" bw="24" slack="0"/>
<pin id="634" dir="0" index="9" bw="8" slack="0"/>
<pin id="635" dir="0" index="10" bw="16" slack="0"/>
<pin id="636" dir="0" index="11" bw="16" slack="0"/>
<pin id="637" dir="0" index="12" bw="1" slack="0"/>
<pin id="638" dir="0" index="13" bw="1" slack="0"/>
<pin id="639" dir="0" index="14" bw="1" slack="0"/>
<pin id="640" dir="0" index="15" bw="16" slack="0"/>
<pin id="641" dir="0" index="16" bw="16" slack="0"/>
<pin id="642" dir="0" index="17" bw="16" slack="0"/>
<pin id="643" dir="0" index="18" bw="16" slack="0"/>
<pin id="644" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln643/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_v_mix_420_to_422_false_s_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="0" slack="0"/>
<pin id="658" dir="0" index="1" bw="24" slack="2"/>
<pin id="659" dir="0" index="2" bw="10" slack="2"/>
<pin id="660" dir="0" index="3" bw="10" slack="2"/>
<pin id="661" dir="0" index="4" bw="1" slack="2"/>
<pin id="662" dir="0" index="5" bw="24" slack="2"/>
<pin id="663" dir="0" index="6" bw="1" slack="2"/>
<pin id="664" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln589/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_v_mix_420_to_422_false_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="0" slack="0"/>
<pin id="668" dir="0" index="1" bw="24" slack="2"/>
<pin id="669" dir="0" index="2" bw="16" slack="2"/>
<pin id="670" dir="0" index="3" bw="16" slack="2"/>
<pin id="671" dir="0" index="4" bw="1" slack="2"/>
<pin id="672" dir="0" index="5" bw="24" slack="2"/>
<pin id="673" dir="0" index="6" bw="1" slack="2"/>
<pin id="674" dir="0" index="7" bw="10" slack="2"/>
<pin id="675" dir="0" index="8" bw="10" slack="2"/>
<pin id="676" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln651/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_v_mix_upsample_alpha_false_s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="0" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="2"/>
<pin id="681" dir="0" index="2" bw="16" slack="2"/>
<pin id="682" dir="0" index="3" bw="16" slack="2"/>
<pin id="683" dir="0" index="4" bw="1" slack="2"/>
<pin id="684" dir="0" index="5" bw="8" slack="2"/>
<pin id="685" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln668/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="grp_v_mix_422_to_444_false_s_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="0" slack="0"/>
<pin id="689" dir="0" index="1" bw="24" slack="4"/>
<pin id="690" dir="0" index="2" bw="10" slack="4"/>
<pin id="691" dir="0" index="3" bw="10" slack="4"/>
<pin id="692" dir="0" index="4" bw="1" slack="4"/>
<pin id="693" dir="0" index="5" bw="24" slack="4"/>
<pin id="694" dir="0" index="6" bw="1" slack="4"/>
<pin id="695" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln593/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_v_mix_422_to_444_false_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="0" slack="0"/>
<pin id="699" dir="0" index="1" bw="24" slack="4"/>
<pin id="700" dir="0" index="2" bw="10" slack="4"/>
<pin id="701" dir="0" index="3" bw="10" slack="4"/>
<pin id="702" dir="0" index="4" bw="1" slack="4"/>
<pin id="703" dir="0" index="5" bw="24" slack="4"/>
<pin id="704" dir="0" index="6" bw="1" slack="4"/>
<pin id="705" dir="0" index="7" bw="10" slack="4"/>
<pin id="706" dir="0" index="8" bw="10" slack="4"/>
<pin id="707" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln654/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_v_mix_yuv2rgb_false_s_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="0" slack="0"/>
<pin id="711" dir="0" index="1" bw="24" slack="6"/>
<pin id="712" dir="0" index="2" bw="10" slack="6"/>
<pin id="713" dir="0" index="3" bw="10" slack="6"/>
<pin id="714" dir="0" index="4" bw="1" slack="6"/>
<pin id="715" dir="0" index="5" bw="24" slack="6"/>
<pin id="716" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln597/7 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_v_mix_yuv2rgb_false_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="0" slack="0"/>
<pin id="720" dir="0" index="1" bw="24" slack="6"/>
<pin id="721" dir="0" index="2" bw="10" slack="6"/>
<pin id="722" dir="0" index="3" bw="10" slack="6"/>
<pin id="723" dir="0" index="4" bw="1" slack="6"/>
<pin id="724" dir="0" index="5" bw="24" slack="6"/>
<pin id="725" dir="0" index="6" bw="1" slack="6"/>
<pin id="726" dir="0" index="7" bw="10" slack="6"/>
<pin id="727" dir="0" index="8" bw="10" slack="6"/>
<pin id="728" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln657/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_v_mix_upsample_false_s_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="0" slack="0"/>
<pin id="732" dir="0" index="1" bw="24" slack="8"/>
<pin id="733" dir="0" index="2" bw="10" slack="8"/>
<pin id="734" dir="0" index="3" bw="10" slack="8"/>
<pin id="735" dir="0" index="4" bw="1" slack="8"/>
<pin id="736" dir="0" index="5" bw="24" slack="8"/>
<pin id="737" dir="0" index="6" bw="10" slack="8"/>
<pin id="738" dir="0" index="7" bw="10" slack="8"/>
<pin id="739" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln664/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="grp_v_mix_core_alpha_true_true_s_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="0" slack="0"/>
<pin id="743" dir="0" index="1" bw="24" slack="10"/>
<pin id="744" dir="0" index="2" bw="24" slack="10"/>
<pin id="745" dir="0" index="3" bw="8" slack="10"/>
<pin id="746" dir="0" index="4" bw="10" slack="10"/>
<pin id="747" dir="0" index="5" bw="10" slack="10"/>
<pin id="748" dir="0" index="6" bw="8" slack="10"/>
<pin id="749" dir="0" index="7" bw="8" slack="10"/>
<pin id="750" dir="0" index="8" bw="8" slack="10"/>
<pin id="751" dir="0" index="9" bw="2" slack="10"/>
<pin id="752" dir="0" index="10" bw="10" slack="10"/>
<pin id="753" dir="0" index="11" bw="16" slack="10"/>
<pin id="754" dir="0" index="12" bw="16" slack="10"/>
<pin id="755" dir="0" index="13" bw="10" slack="10"/>
<pin id="756" dir="0" index="14" bw="10" slack="10"/>
<pin id="757" dir="0" index="15" bw="8" slack="10"/>
<pin id="758" dir="0" index="16" bw="24" slack="10"/>
<pin id="759" dir="0" index="17" bw="10" slack="10"/>
<pin id="760" dir="0" index="18" bw="10" slack="10"/>
<pin id="761" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln672/11 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_v_mix_rgb2yuv_false_s_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="0" slack="0"/>
<pin id="765" dir="0" index="1" bw="24" slack="12"/>
<pin id="766" dir="0" index="2" bw="10" slack="12"/>
<pin id="767" dir="0" index="3" bw="10" slack="12"/>
<pin id="768" dir="0" index="4" bw="24" slack="12"/>
<pin id="769" dir="0" index="5" bw="10" slack="12"/>
<pin id="770" dir="0" index="6" bw="10" slack="12"/>
<pin id="771" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1742/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="grp_v_mix_444_to_422_false_s_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="0" slack="0"/>
<pin id="775" dir="0" index="1" bw="24" slack="14"/>
<pin id="776" dir="0" index="2" bw="10" slack="14"/>
<pin id="777" dir="0" index="3" bw="10" slack="14"/>
<pin id="778" dir="0" index="4" bw="24" slack="14"/>
<pin id="779" dir="0" index="5" bw="10" slack="14"/>
<pin id="780" dir="0" index="6" bw="10" slack="14"/>
<pin id="781" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1751/15 "/>
</bind>
</comp>

<comp id="783" class="1004" name="grp_v_mix_422_to_420_false_s_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="0" slack="0"/>
<pin id="785" dir="0" index="1" bw="24" slack="16"/>
<pin id="786" dir="0" index="2" bw="10" slack="16"/>
<pin id="787" dir="0" index="3" bw="10" slack="16"/>
<pin id="788" dir="0" index="4" bw="24" slack="16"/>
<pin id="789" dir="0" index="5" bw="10" slack="16"/>
<pin id="790" dir="0" index="6" bw="10" slack="16"/>
<pin id="791" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1755/17 "/>
</bind>
</comp>

<comp id="793" class="1004" name="grp_MultiPixStream2AXIvideo_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="0" slack="0"/>
<pin id="795" dir="0" index="1" bw="24" slack="18"/>
<pin id="796" dir="0" index="2" bw="24" slack="0"/>
<pin id="797" dir="0" index="3" bw="3" slack="0"/>
<pin id="798" dir="0" index="4" bw="3" slack="0"/>
<pin id="799" dir="0" index="5" bw="1" slack="0"/>
<pin id="800" dir="0" index="6" bw="1" slack="0"/>
<pin id="801" dir="0" index="7" bw="1" slack="0"/>
<pin id="802" dir="0" index="8" bw="1" slack="0"/>
<pin id="803" dir="0" index="9" bw="10" slack="18"/>
<pin id="804" dir="0" index="10" bw="10" slack="18"/>
<pin id="805" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1758/19 "/>
</bind>
</comp>

<comp id="814" class="1005" name="p_read_12_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="819" class="1005" name="p_read_13_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="10" slack="1"/>
<pin id="821" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="827" class="1005" name="p_read_14_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="1"/>
<pin id="829" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="832" class="1005" name="p_read_15_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="1"/>
<pin id="834" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="840" class="1005" name="p_read_19_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_19 "/>
</bind>
</comp>

<comp id="845" class="1005" name="p_read618_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read618 "/>
</bind>
</comp>

<comp id="850" class="1005" name="HwReg_layerScaleFactor_1_c_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_layerScaleFactor_1_c "/>
</bind>
</comp>

<comp id="856" class="1005" name="HwReg_layerHeight_1_c62_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="0"/>
<pin id="858" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_layerHeight_1_c62 "/>
</bind>
</comp>

<comp id="862" class="1005" name="HwReg_layerHeight_1_c61_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="2"/>
<pin id="864" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_layerHeight_1_c61 "/>
</bind>
</comp>

<comp id="868" class="1005" name="HwReg_layerHeight_1_c60_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="4"/>
<pin id="870" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="HwReg_layerHeight_1_c60 "/>
</bind>
</comp>

<comp id="874" class="1005" name="HwReg_layerHeight_1_c59_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="10" slack="6"/>
<pin id="876" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="HwReg_layerHeight_1_c59 "/>
</bind>
</comp>

<comp id="880" class="1005" name="HwReg_layerHeight_1_c58_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_layerHeight_1_c58 "/>
</bind>
</comp>

<comp id="886" class="1005" name="HwReg_layerHeight_1_c_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="10" slack="8"/>
<pin id="888" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="HwReg_layerHeight_1_c "/>
</bind>
</comp>

<comp id="892" class="1005" name="HwReg_layerWidth_1_c57_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="0"/>
<pin id="894" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_layerWidth_1_c57 "/>
</bind>
</comp>

<comp id="898" class="1005" name="HwReg_layerWidth_1_c56_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="10" slack="2"/>
<pin id="900" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_layerWidth_1_c56 "/>
</bind>
</comp>

<comp id="904" class="1005" name="HwReg_layerWidth_1_c55_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="10" slack="4"/>
<pin id="906" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="HwReg_layerWidth_1_c55 "/>
</bind>
</comp>

<comp id="910" class="1005" name="HwReg_layerWidth_1_c54_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="6"/>
<pin id="912" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="HwReg_layerWidth_1_c54 "/>
</bind>
</comp>

<comp id="916" class="1005" name="HwReg_layerWidth_1_c53_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_layerWidth_1_c53 "/>
</bind>
</comp>

<comp id="922" class="1005" name="HwReg_layerWidth_1_c_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="10" slack="8"/>
<pin id="924" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="HwReg_layerWidth_1_c "/>
</bind>
</comp>

<comp id="928" class="1005" name="HwReg_layerStartY_1_c_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="0"/>
<pin id="930" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_layerStartY_1_c "/>
</bind>
</comp>

<comp id="934" class="1005" name="HwReg_layerStartX_1_c_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="0"/>
<pin id="936" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_layerStartX_1_c "/>
</bind>
</comp>

<comp id="940" class="1005" name="HwReg_layerAlpha_1_c_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="0"/>
<pin id="942" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_layerAlpha_1_c "/>
</bind>
</comp>

<comp id="946" class="1005" name="p_read1_c52_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_read1_c52 "/>
</bind>
</comp>

<comp id="952" class="1005" name="p_read1_c51_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="2"/>
<pin id="954" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_read1_c51 "/>
</bind>
</comp>

<comp id="958" class="1005" name="p_read1_c50_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="4"/>
<pin id="960" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_read1_c50 "/>
</bind>
</comp>

<comp id="964" class="1005" name="p_read1_c49_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="6"/>
<pin id="966" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_read1_c49 "/>
</bind>
</comp>

<comp id="970" class="1005" name="p_read1_c_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_read1_c "/>
</bind>
</comp>

<comp id="976" class="1005" name="p_read_c48_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_read_c48 "/>
</bind>
</comp>

<comp id="982" class="1005" name="p_read_c47_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="2"/>
<pin id="984" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_read_c47 "/>
</bind>
</comp>

<comp id="988" class="1005" name="p_read_c_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="4"/>
<pin id="990" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_read_c "/>
</bind>
</comp>

<comp id="994" class="1005" name="HwReg_layerEnable_c_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="2" slack="0"/>
<pin id="996" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_layerEnable_c "/>
</bind>
</comp>

<comp id="1000" class="1005" name="HwReg_background_V_B_c_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_background_V_B_c "/>
</bind>
</comp>

<comp id="1006" class="1005" name="HwReg_background_U_G_c_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="0"/>
<pin id="1008" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_background_U_G_c "/>
</bind>
</comp>

<comp id="1012" class="1005" name="HwReg_background_Y_R_c_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_background_Y_R_c "/>
</bind>
</comp>

<comp id="1018" class="1005" name="HwReg_height_c46_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="10" slack="0"/>
<pin id="1020" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_height_c46 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="HwReg_height_c45_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="10"/>
<pin id="1026" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="HwReg_height_c45 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="HwReg_height_c44_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="10" slack="12"/>
<pin id="1032" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="HwReg_height_c44 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="HwReg_height_c43_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="10" slack="14"/>
<pin id="1038" dir="1" index="1" bw="10" slack="14"/>
</pin_list>
<bind>
<opset="HwReg_height_c43 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="HwReg_height_c_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="16"/>
<pin id="1044" dir="1" index="1" bw="10" slack="16"/>
</pin_list>
<bind>
<opset="HwReg_height_c "/>
</bind>
</comp>

<comp id="1048" class="1005" name="HwReg_width_c42_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="10" slack="0"/>
<pin id="1050" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="HwReg_width_c42 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="HwReg_width_c41_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="10" slack="10"/>
<pin id="1056" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="HwReg_width_c41 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="HwReg_width_c40_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="10" slack="12"/>
<pin id="1062" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="HwReg_width_c40 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="HwReg_width_c39_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="10" slack="14"/>
<pin id="1068" dir="1" index="1" bw="10" slack="14"/>
</pin_list>
<bind>
<opset="HwReg_width_c39 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="HwReg_width_c_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="10" slack="16"/>
<pin id="1074" dir="1" index="1" bw="10" slack="16"/>
</pin_list>
<bind>
<opset="HwReg_width_c "/>
</bind>
</comp>

<comp id="1078" class="1005" name="srcLayer0_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="24" slack="0"/>
<pin id="1080" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="srcLayer0 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="srcLayer0Yuv422_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="24" slack="2"/>
<pin id="1086" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="srcLayer0Yuv422 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="srcLayer0Yuv_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="24" slack="4"/>
<pin id="1092" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="srcLayer0Yuv "/>
</bind>
</comp>

<comp id="1096" class="1005" name="outLayer0_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="24" slack="6"/>
<pin id="1098" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="outLayer0 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="outYuv_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="24" slack="12"/>
<pin id="1104" dir="1" index="1" bw="24" slack="12"/>
</pin_list>
<bind>
<opset="outYuv "/>
</bind>
</comp>

<comp id="1108" class="1005" name="out422_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="24" slack="14"/>
<pin id="1110" dir="1" index="1" bw="24" slack="14"/>
</pin_list>
<bind>
<opset="out422 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="out420_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="24" slack="16"/>
<pin id="1116" dir="1" index="1" bw="24" slack="16"/>
</pin_list>
<bind>
<opset="out420 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="srcLayer1_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="24" slack="0"/>
<pin id="1122" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="srcLayer1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="srcLayer1x_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="24" slack="8"/>
<pin id="1128" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opset="srcLayer1x "/>
</bind>
</comp>

<comp id="1132" class="1005" name="srcLayer1Alpha_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="0"/>
<pin id="1134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="srcLayer1Alpha "/>
</bind>
</comp>

<comp id="1138" class="1005" name="srcLayer1Alphax_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="2"/>
<pin id="1140" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="srcLayer1Alphax "/>
</bind>
</comp>

<comp id="1144" class="1005" name="outLayer1_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="24" slack="10"/>
<pin id="1146" dir="1" index="1" bw="24" slack="10"/>
</pin_list>
<bind>
<opset="outLayer1 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="srcLayer1Yuv_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="24" slack="4"/>
<pin id="1152" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="srcLayer1Yuv "/>
</bind>
</comp>

<comp id="1156" class="1005" name="srcLayer1Yuv422_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="24" slack="2"/>
<pin id="1158" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="srcLayer1Yuv422 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="srcLayer1Rgb_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="24" slack="6"/>
<pin id="1164" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="srcLayer1Rgb "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="259"><net_src comp="84" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="84" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="84" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="84" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="84" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="84" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="84" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="84" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="84" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="84" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="84" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="84" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="84" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="84" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="84" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="84" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="84" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="84" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="84" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="84" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="84" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="84" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="84" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="84" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="84" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="84" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="84" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="84" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="84" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="84" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="84" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="84" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="84" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="84" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="84" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="84" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="84" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="84" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="84" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="84" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="84" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="84" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="84" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="84" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="84" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="74" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="30" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="28" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="78" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="26" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="76" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="24" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="78" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="22" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="76" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="20" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="76" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="18" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="78" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="16" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="80" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="14" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="80" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="12" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="82" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="10" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="74" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="8" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="74" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="6" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="4" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="78" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="2" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="78" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="0" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="587"><net_src comp="86" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="588"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="589"><net_src comp="552" pin="2"/><net_sink comp="564" pin=3"/></net>

<net id="590"><net_src comp="546" pin="2"/><net_sink comp="564" pin=5"/></net>

<net id="591"><net_src comp="540" pin="2"/><net_sink comp="564" pin=7"/></net>

<net id="592"><net_src comp="534" pin="2"/><net_sink comp="564" pin=9"/></net>

<net id="593"><net_src comp="528" pin="2"/><net_sink comp="564" pin=11"/></net>

<net id="594"><net_src comp="510" pin="2"/><net_sink comp="564" pin=13"/></net>

<net id="595"><net_src comp="504" pin="2"/><net_sink comp="564" pin=15"/></net>

<net id="596"><net_src comp="498" pin="2"/><net_sink comp="564" pin=17"/></net>

<net id="597"><net_src comp="468" pin="2"/><net_sink comp="564" pin=19"/></net>

<net id="613"><net_src comp="88" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="614"><net_src comp="32" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="615"><net_src comp="34" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="616"><net_src comp="36" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="617"><net_src comp="38" pin="0"/><net_sink comp="598" pin=4"/></net>

<net id="618"><net_src comp="40" pin="0"/><net_sink comp="598" pin=5"/></net>

<net id="619"><net_src comp="42" pin="0"/><net_sink comp="598" pin=6"/></net>

<net id="620"><net_src comp="44" pin="0"/><net_sink comp="598" pin=7"/></net>

<net id="621"><net_src comp="480" pin="2"/><net_sink comp="598" pin=9"/></net>

<net id="622"><net_src comp="492" pin="2"/><net_sink comp="598" pin=10"/></net>

<net id="623"><net_src comp="522" pin="2"/><net_sink comp="598" pin=11"/></net>

<net id="645"><net_src comp="90" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="646"><net_src comp="46" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="647"><net_src comp="48" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="648"><net_src comp="50" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="649"><net_src comp="52" pin="0"/><net_sink comp="624" pin=4"/></net>

<net id="650"><net_src comp="54" pin="0"/><net_sink comp="624" pin=5"/></net>

<net id="651"><net_src comp="56" pin="0"/><net_sink comp="624" pin=6"/></net>

<net id="652"><net_src comp="58" pin="0"/><net_sink comp="624" pin=7"/></net>

<net id="653"><net_src comp="474" pin="2"/><net_sink comp="624" pin=10"/></net>

<net id="654"><net_src comp="486" pin="2"/><net_sink comp="624" pin=11"/></net>

<net id="655"><net_src comp="516" pin="2"/><net_sink comp="624" pin=12"/></net>

<net id="665"><net_src comp="92" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="677"><net_src comp="94" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="686"><net_src comp="96" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="696"><net_src comp="98" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="708"><net_src comp="100" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="717"><net_src comp="102" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="729"><net_src comp="104" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="740"><net_src comp="106" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="762"><net_src comp="108" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="772"><net_src comp="110" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="782"><net_src comp="112" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="792"><net_src comp="114" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="806"><net_src comp="116" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="807"><net_src comp="60" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="808"><net_src comp="62" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="809"><net_src comp="64" pin="0"/><net_sink comp="793" pin=4"/></net>

<net id="810"><net_src comp="66" pin="0"/><net_sink comp="793" pin=5"/></net>

<net id="811"><net_src comp="68" pin="0"/><net_sink comp="793" pin=6"/></net>

<net id="812"><net_src comp="70" pin="0"/><net_sink comp="793" pin=7"/></net>

<net id="813"><net_src comp="72" pin="0"/><net_sink comp="793" pin=8"/></net>

<net id="817"><net_src comp="474" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="624" pin=10"/></net>

<net id="822"><net_src comp="480" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="598" pin=9"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="826"><net_src comp="819" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="830"><net_src comp="486" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="624" pin=11"/></net>

<net id="835"><net_src comp="492" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="598" pin=10"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="656" pin=3"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="687" pin=3"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="709" pin=3"/></net>

<net id="843"><net_src comp="516" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="624" pin=12"/></net>

<net id="848"><net_src comp="522" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="598" pin=11"/></net>

<net id="853"><net_src comp="256" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="564" pin=20"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="741" pin=15"/></net>

<net id="859"><net_src comp="260" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="624" pin=18"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="865"><net_src comp="264" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="666" pin=8"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="871"><net_src comp="268" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="697" pin=8"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="877"><net_src comp="272" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="718" pin=8"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="883"><net_src comp="276" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="624" pin=17"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="889"><net_src comp="280" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="730" pin=7"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="741" pin=14"/></net>

<net id="895"><net_src comp="284" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="624" pin=16"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="666" pin=3"/></net>

<net id="901"><net_src comp="288" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="666" pin=7"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="697" pin=3"/></net>

<net id="907"><net_src comp="292" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="697" pin=7"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="718" pin=3"/></net>

<net id="913"><net_src comp="296" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="718" pin=7"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="730" pin=3"/></net>

<net id="919"><net_src comp="300" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="624" pin=15"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="678" pin=3"/></net>

<net id="925"><net_src comp="304" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="730" pin=6"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="741" pin=13"/></net>

<net id="931"><net_src comp="308" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="564" pin=18"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="741" pin=12"/></net>

<net id="937"><net_src comp="312" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="564" pin=16"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="741" pin=11"/></net>

<net id="943"><net_src comp="316" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="564" pin=14"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="741" pin=10"/></net>

<net id="949"><net_src comp="320" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="624" pin=14"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="666" pin=4"/></net>

<net id="955"><net_src comp="324" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="666" pin=6"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="697" pin=4"/></net>

<net id="961"><net_src comp="328" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="697" pin=6"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="718" pin=4"/></net>

<net id="967"><net_src comp="332" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="718" pin=6"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="730" pin=4"/></net>

<net id="973"><net_src comp="336" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="624" pin=13"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="678" pin=4"/></net>

<net id="979"><net_src comp="340" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="598" pin=12"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="656" pin=4"/></net>

<net id="985"><net_src comp="344" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="656" pin=6"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="687" pin=4"/></net>

<net id="991"><net_src comp="348" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="687" pin=6"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="709" pin=4"/></net>

<net id="997"><net_src comp="352" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="564" pin=12"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="741" pin=9"/></net>

<net id="1003"><net_src comp="356" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="564" pin=10"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="741" pin=8"/></net>

<net id="1009"><net_src comp="360" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="564" pin=8"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="741" pin=7"/></net>

<net id="1015"><net_src comp="364" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="564" pin=6"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="741" pin=6"/></net>

<net id="1021"><net_src comp="368" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="564" pin=4"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="741" pin=5"/></net>

<net id="1027"><net_src comp="372" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="741" pin=18"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="1033"><net_src comp="376" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="763" pin=6"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="1039"><net_src comp="380" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="773" pin=6"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="1045"><net_src comp="384" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="783" pin=6"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="793" pin=9"/></net>

<net id="1051"><net_src comp="388" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="741" pin=4"/></net>

<net id="1057"><net_src comp="392" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="741" pin=17"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="763" pin=3"/></net>

<net id="1063"><net_src comp="396" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="763" pin=5"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="773" pin=3"/></net>

<net id="1069"><net_src comp="400" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="773" pin=5"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="783" pin=3"/></net>

<net id="1075"><net_src comp="404" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="783" pin=5"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="793" pin=10"/></net>

<net id="1081"><net_src comp="408" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="598" pin=8"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1087"><net_src comp="412" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="656" pin=5"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1093"><net_src comp="416" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="687" pin=5"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1099"><net_src comp="420" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="709" pin=5"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1105"><net_src comp="424" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="763" pin=4"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1111"><net_src comp="428" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="773" pin=4"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1117"><net_src comp="432" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="783" pin=4"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1123"><net_src comp="436" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="624" pin=8"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1129"><net_src comp="440" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="730" pin=5"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="741" pin=2"/></net>

<net id="1135"><net_src comp="444" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="624" pin=9"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1141"><net_src comp="448" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="678" pin=5"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="741" pin=3"/></net>

<net id="1147"><net_src comp="452" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="741" pin=16"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1153"><net_src comp="456" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="697" pin=5"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1159"><net_src comp="460" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="666" pin=5"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1165"><net_src comp="464" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="718" pin=5"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="730" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: s_axis_video1_V_data_V | {}
	Port: s_axis_video1_V_keep_V | {}
	Port: s_axis_video1_V_strb_V | {}
	Port: s_axis_video1_V_user_V | {}
	Port: s_axis_video1_V_last_V | {}
	Port: s_axis_video1_V_id_V | {}
	Port: s_axis_video1_V_dest_V | {}
	Port: m_axis_video_V_data_V | {19 20 }
	Port: m_axis_video_V_keep_V | {19 20 }
	Port: m_axis_video_V_strb_V | {19 20 }
	Port: m_axis_video_V_user_V | {19 20 }
	Port: m_axis_video_V_last_V | {19 20 }
	Port: m_axis_video_V_id_V | {19 20 }
	Port: m_axis_video_V_dest_V | {19 20 }
 - Input state : 
	Port: VMixHlsDataFlowFunction : p_read | {1 }
	Port: VMixHlsDataFlowFunction : p_read1 | {1 }
	Port: VMixHlsDataFlowFunction : p_read2 | {1 }
	Port: VMixHlsDataFlowFunction : p_read3 | {1 }
	Port: VMixHlsDataFlowFunction : p_read4 | {1 }
	Port: VMixHlsDataFlowFunction : p_read5 | {1 }
	Port: VMixHlsDataFlowFunction : p_read6 | {1 }
	Port: VMixHlsDataFlowFunction : p_read17 | {1 }
	Port: VMixHlsDataFlowFunction : p_read8 | {1 }
	Port: VMixHlsDataFlowFunction : p_read9 | {1 }
	Port: VMixHlsDataFlowFunction : p_read10 | {1 }
	Port: VMixHlsDataFlowFunction : p_read211 | {1 }
	Port: VMixHlsDataFlowFunction : p_read7 | {1 }
	Port: VMixHlsDataFlowFunction : p_read312 | {1 }
	Port: VMixHlsDataFlowFunction : p_read11 | {1 }
	Port: VMixHlsDataFlowFunction : p_read13 | {1 }
	Port: VMixHlsDataFlowFunction : s_axis_video_V_data_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video_V_keep_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video_V_strb_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video_V_user_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video_V_last_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video_V_id_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video_V_dest_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video1_V_data_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video1_V_keep_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video1_V_strb_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video1_V_user_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video1_V_last_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video1_V_id_V | {1 2 }
	Port: VMixHlsDataFlowFunction : s_axis_video1_V_dest_V | {1 2 }
	Port: VMixHlsDataFlowFunction : m_axis_video_V_data_V | {}
	Port: VMixHlsDataFlowFunction : m_axis_video_V_keep_V | {}
	Port: VMixHlsDataFlowFunction : m_axis_video_V_strb_V | {}
	Port: VMixHlsDataFlowFunction : m_axis_video_V_user_V | {}
	Port: VMixHlsDataFlowFunction : m_axis_video_V_last_V | {}
	Port: VMixHlsDataFlowFunction : m_axis_video_V_id_V | {}
	Port: VMixHlsDataFlowFunction : m_axis_video_V_dest_V | {}
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln585 : 1
		call_ln643 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |        call_ln0_entry_proc_fu_564       |    0    |    0    |    0    |    0    |
|          |    grp_AXIvideo2MultiPixStream_fu_598   |    0    |   1.61  |   184   |    78   |
|          | grp_AXIvideoAlpha2MultiPixStream_fu_624 |    0    |   1.61  |   216   |    78   |
|          |   grp_v_mix_420_to_422_false_s_fu_656   |    0    |    0    |    41   |    56   |
|          |   grp_v_mix_420_to_422_false_1_fu_666   |    0    |    0    |    41   |    56   |
|          | grp_v_mix_upsample_alpha_false_s_fu_678 |    0    |    0    |    41   |    56   |
|          |   grp_v_mix_422_to_444_false_s_fu_687   |    0    |    0    |    41   |    56   |
|   call   |   grp_v_mix_422_to_444_false_2_fu_697   |    0    |    0    |    41   |    56   |
|          |     grp_v_mix_yuv2rgb_false_s_fu_709    |    0    |    0    |    41   |    56   |
|          |     grp_v_mix_yuv2rgb_false_3_fu_718    |    0    |    0    |    41   |    56   |
|          |    grp_v_mix_upsample_false_s_fu_730    |    0    |    0    |    41   |    56   |
|          | grp_v_mix_core_alpha_true_true_s_fu_741 |    3    | 11.3673 |   425   |   403   |
|          |     grp_v_mix_rgb2yuv_false_s_fu_763    |    0    |    0    |    40   |    56   |
|          |   grp_v_mix_444_to_422_false_s_fu_773   |    0    |    0    |    40   |    56   |
|          |   grp_v_mix_422_to_420_false_s_fu_783   |    0    |    0    |    40   |    56   |
|          |    grp_MultiPixStream2AXIvideo_fu_793   |    0    |    0    |    87   |    95   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |          p_read_11_read_fu_468          |    0    |    0    |    0    |    0    |
|          |          p_read_12_read_fu_474          |    0    |    0    |    0    |    0    |
|          |          p_read_13_read_fu_480          |    0    |    0    |    0    |    0    |
|          |          p_read_14_read_fu_486          |    0    |    0    |    0    |    0    |
|          |          p_read_15_read_fu_492          |    0    |    0    |    0    |    0    |
|          |          p_read_16_read_fu_498          |    0    |    0    |    0    |    0    |
|          |          p_read_17_read_fu_504          |    0    |    0    |    0    |    0    |
|   read   |          p_read_18_read_fu_510          |    0    |    0    |    0    |    0    |
|          |          p_read_19_read_fu_516          |    0    |    0    |    0    |    0    |
|          |          p_read618_read_fu_522          |    0    |    0    |    0    |    0    |
|          |          p_read517_read_fu_528          |    0    |    0    |    0    |    0    |
|          |          p_read416_read_fu_534          |    0    |    0    |    0    |    0    |
|          |          p_read315_read_fu_540          |    0    |    0    |    0    |    0    |
|          |          p_read214_read_fu_546          |    0    |    0    |    0    |    0    |
|          |          p_read113_read_fu_552          |    0    |    0    |    0    |    0    |
|          |           p_read12_read_fu_558          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    3    | 14.5873 |   1360  |   1270  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|  HwReg_background_U_G_c_reg_1006 |    8   |
|  HwReg_background_V_B_c_reg_1000 |    8   |
|  HwReg_background_Y_R_c_reg_1012 |    8   |
|     HwReg_height_c43_reg_1036    |   10   |
|     HwReg_height_c44_reg_1030    |   10   |
|     HwReg_height_c45_reg_1024    |   10   |
|     HwReg_height_c46_reg_1018    |   10   |
|      HwReg_height_c_reg_1042     |   10   |
|   HwReg_layerAlpha_1_c_reg_940   |   10   |
|    HwReg_layerEnable_c_reg_994   |    2   |
|  HwReg_layerHeight_1_c58_reg_880 |   16   |
|  HwReg_layerHeight_1_c59_reg_874 |   10   |
|  HwReg_layerHeight_1_c60_reg_868 |   10   |
|  HwReg_layerHeight_1_c61_reg_862 |   10   |
|  HwReg_layerHeight_1_c62_reg_856 |   16   |
|   HwReg_layerHeight_1_c_reg_886  |   10   |
|HwReg_layerScaleFactor_1_c_reg_850|    8   |
|   HwReg_layerStartX_1_c_reg_934  |   16   |
|   HwReg_layerStartY_1_c_reg_928  |   16   |
|  HwReg_layerWidth_1_c53_reg_916  |   16   |
|  HwReg_layerWidth_1_c54_reg_910  |   10   |
|  HwReg_layerWidth_1_c55_reg_904  |   10   |
|  HwReg_layerWidth_1_c56_reg_898  |   10   |
|  HwReg_layerWidth_1_c57_reg_892  |   16   |
|   HwReg_layerWidth_1_c_reg_922   |   10   |
|     HwReg_width_c39_reg_1066     |   10   |
|     HwReg_width_c40_reg_1060     |   10   |
|     HwReg_width_c41_reg_1054     |   10   |
|     HwReg_width_c42_reg_1048     |   10   |
|      HwReg_width_c_reg_1072      |   10   |
|          out420_reg_1114         |   24   |
|          out422_reg_1108         |   24   |
|        outLayer0_reg_1096        |   24   |
|        outLayer1_reg_1144        |   24   |
|          outYuv_reg_1102         |   24   |
|        p_read1_c49_reg_964       |    1   |
|        p_read1_c50_reg_958       |    1   |
|        p_read1_c51_reg_952       |    1   |
|        p_read1_c52_reg_946       |    1   |
|         p_read1_c_reg_970        |    1   |
|         p_read618_reg_845        |    1   |
|         p_read_12_reg_814        |   16   |
|         p_read_13_reg_819        |   10   |
|         p_read_14_reg_827        |   16   |
|         p_read_15_reg_832        |   10   |
|         p_read_19_reg_840        |    1   |
|        p_read_c47_reg_982        |    1   |
|        p_read_c48_reg_976        |    1   |
|         p_read_c_reg_988         |    1   |
|     srcLayer0Yuv422_reg_1084     |   24   |
|       srcLayer0Yuv_reg_1090      |   24   |
|        srcLayer0_reg_1078        |   24   |
|      srcLayer1Alpha_reg_1132     |    8   |
|     srcLayer1Alphax_reg_1138     |    8   |
|       srcLayer1Rgb_reg_1162      |   24   |
|     srcLayer1Yuv422_reg_1156     |   24   |
|       srcLayer1Yuv_reg_1150      |   24   |
|        srcLayer1_reg_1120        |   24   |
|        srcLayer1x_reg_1126       |   24   |
+----------------------------------+--------+
|               Total              |   710  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|    grp_AXIvideo2MultiPixStream_fu_598   |  p9  |   2  |  10  |   20   ||    9    |
|    grp_AXIvideo2MultiPixStream_fu_598   |  p10 |   2  |  10  |   20   ||    9    |
|    grp_AXIvideo2MultiPixStream_fu_598   |  p11 |   2  |   1  |    2   ||    9    |
| grp_AXIvideoAlpha2MultiPixStream_fu_624 |  p10 |   2  |  16  |   32   ||    9    |
| grp_AXIvideoAlpha2MultiPixStream_fu_624 |  p11 |   2  |  16  |   32   ||    9    |
| grp_AXIvideoAlpha2MultiPixStream_fu_624 |  p12 |   2  |   1  |    2   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   108  ||   9.66  ||    54   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   14   |  1360  |  1270  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   710  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   24   |  2070  |  1324  |
+-----------+--------+--------+--------+--------+
