 -a -ls -r  -mg mega_win64 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext mega.tms -fl "F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/library.cfg" "F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/CS302_Fall2022/projlib.cfg" -w CS302_Fall2022 -b CS302_Fall2022  -o "../compile" -u "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -g "5" -O2 -p "F:\Verilog_Projects\ActHDL_Designs\CS302_Fall2022\CS302_Fall2022\CS302_Fall2022" -tmp "C:\Users\mahmo\AppData\Local\Temp\9156_115531515" "F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/CS302_Fall2022/src/Comparator2.v"  -l "F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/CS302_Fall2022/compile/CS302_Fall2022.erf" -l "F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/CS302_Fall2022/compile/CS302_Fall2022.erf" -li "F:/Verilog_Projects/ActHDL_Designs/CS302_Fall2022/CS302_Fall2022/compile/CS302_Fall2022.epr"  -sve  -sv2k12  