
4YP_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000063c8  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000218  20400000  004063c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000004f0  20400218  004065e0  00020218  2**2
                  ALLOC
  3 .heap         00000200  20400708  00406ad0  00020218  2**0
                  ALLOC
  4 .stack        00000400  20400908  00406cd0  00020218  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020246  2**0
                  CONTENTS, READONLY
  7 .debug_info   00029c74  00000000  00000000  0002029f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000528b  00000000  00000000  00049f13  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000c608  00000000  00000000  0004f19e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000dc0  00000000  00000000  0005b7a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000cb0  00000000  00000000  0005c566  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00047a49  00000000  00000000  0005d216  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001efea  00000000  00000000  000a4c5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00158b9d  00000000  00000000  000c3c49  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002fb0  00000000  00000000  0021c7e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	08 0d 40 20 31 0a 40 00 2d 0a 40 00 2d 0a 40 00     ..@ 1.@.-.@.-.@.
  400010:	2d 0a 40 00 2d 0a 40 00 2d 0a 40 00 00 00 00 00     -.@.-.@.-.@.....
	...
  40002c:	2d 0a 40 00 2d 0a 40 00 00 00 00 00 2d 0a 40 00     -.@.-.@.....-.@.
  40003c:	2d 0a 40 00 2d 0a 40 00 2d 0a 40 00 2d 0a 40 00     -.@.-.@.-.@.-.@.
  40004c:	2d 0a 40 00 2d 0a 40 00 2d 0a 40 00 2d 0a 40 00     -.@.-.@.-.@.-.@.
  40005c:	2d 0a 40 00 2d 0a 40 00 00 00 00 00 d5 1e 40 00     -.@.-.@.......@.
  40006c:	c9 1e 40 00 2d 0a 40 00 2d 0a 40 00 2d 0a 40 00     ..@.-.@.-.@.-.@.
  40007c:	2d 0a 40 00 bd 1e 40 00 2d 0a 40 00 2d 0a 40 00     -.@...@.-.@.-.@.
  40008c:	2d 0a 40 00 2d 0a 40 00 2d 0a 40 00 2d 0a 40 00     -.@.-.@.-.@.-.@.
  40009c:	fd 24 40 00 2d 0a 40 00 2d 0a 40 00 2d 0a 40 00     .$@.-.@.-.@.-.@.
  4000ac:	2d 0a 40 00 2d 0a 40 00 99 1a 40 00 2d 0a 40 00     -.@.-.@...@.-.@.
  4000bc:	89 20 40 00 2d 0a 40 00 2d 0a 40 00 2d 0a 40 00     . @.-.@.-.@.-.@.
  4000cc:	2d 0a 40 00 2d 0a 40 00 6d 1c 40 00 2d 0a 40 00     -.@.-.@.m.@.-.@.
  4000dc:	2d 0a 40 00 ad 1a 40 00 2d 0a 40 00 2d 0a 40 00     -.@...@.-.@.-.@.
  4000ec:	2d 0a 40 00 2d 0a 40 00 2d 0a 40 00 2d 0a 40 00     -.@.-.@.-.@.-.@.
  4000fc:	2d 0a 40 00 2d 0a 40 00 2d 0a 40 00 11 25 40 00     -.@.-.@.-.@..%@.
  40010c:	2d 0a 40 00 2d 0a 40 00 00 00 00 00 00 00 00 00     -.@.-.@.........
  40011c:	00 00 00 00 2d 0a 40 00 2d 0a 40 00 6d 28 40 00     ....-.@.-.@.m(@.
  40012c:	2d 0a 40 00 9d 20 40 00 2d 0a 40 00 2d 0a 40 00     -.@.. @.-.@.-.@.
  40013c:	2d 0a 40 00 2d 0a 40 00 2d 0a 40 00 2d 0a 40 00     -.@.-.@.-.@.-.@.
  40014c:	2d 0a 40 00 2d 0a 40 00 2d 0a 40 00 2d 0a 40 00     -.@.-.@.-.@.-.@.
  40015c:	2d 0a 40 00 2d 0a 40 00 2d 0a 40 00                 -.@.-.@.-.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400218 	.word	0x20400218
  400184:	00000000 	.word	0x00000000
  400188:	004063c8 	.word	0x004063c8

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	004063c8 	.word	0x004063c8
  4001c8:	2040021c 	.word	0x2040021c
  4001cc:	004063c8 	.word	0x004063c8
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b02      	ldr	r3, [pc, #8]	; (4001e0 <atmel_start_init+0xc>)
  4001d8:	4798      	blx	r3
	stdio_redirect_init();
  4001da:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <atmel_start_init+0x10>)
  4001dc:	4798      	blx	r3
  4001de:	bd08      	pop	{r3, pc}
  4001e0:	00400f09 	.word	0x00400f09
  4001e4:	00402a19 	.word	0x00402a19

004001e8 <encoder_init>:
	
	//increment rotation counter
	encoder_num_Z_interrupts ++;
}

void encoder_init(void){
  4001e8:	b508      	push	{r3, lr}
}

static inline hri_pmc_pcsr0_reg_t hri_pmc_get_PCSR0_reg(const void *const hw, hri_pmc_pcsr0_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4001ea:	4b56      	ldr	r3, [pc, #344]	; (400344 <encoder_init+0x15c>)
  4001ec:	699b      	ldr	r3, [r3, #24]
 *
 */
static inline void _pmc_enable_periph_clock(uint32_t periph_id)
{
	if (periph_id < 32) {
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4001ee:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  4001f2:	d103      	bne.n	4001fc <encoder_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4001f4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4001f8:	4b52      	ldr	r3, [pc, #328]	; (400344 <encoder_init+0x15c>)
  4001fa:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4001fc:	4b51      	ldr	r3, [pc, #324]	; (400344 <encoder_init+0x15c>)
  4001fe:	699b      	ldr	r3, [r3, #24]
  400200:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400204:	d103      	bne.n	40020e <encoder_init+0x26>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400206:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40020a:	4b4e      	ldr	r3, [pc, #312]	; (400344 <encoder_init+0x15c>)
  40020c:	611a      	str	r2, [r3, #16]
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  40020e:	4b4d      	ldr	r3, [pc, #308]	; (400344 <encoder_init+0x15c>)
  400210:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400214:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  400218:	d104      	bne.n	400224 <encoder_init+0x3c>
	((Pmc *)hw)->PMC_PCER1 = mask;
  40021a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  40021e:	4b49      	ldr	r3, [pc, #292]	; (400344 <encoder_init+0x15c>)
  400220:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400224:	4b47      	ldr	r3, [pc, #284]	; (400344 <encoder_init+0x15c>)
  400226:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  40022a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  40022e:	d104      	bne.n	40023a <encoder_init+0x52>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400230:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400234:	4b43      	ldr	r3, [pc, #268]	; (400344 <encoder_init+0x15c>)
  400236:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	_pmc_enable_periph_clock(ID_TC3_CHANNEL1);
	
	
	//enable external interrupt on the Z line 
	ext_irq_register(PIO_PB13_IDX,Encoder_Z_Interrupt);
  40023a:	4943      	ldr	r1, [pc, #268]	; (400348 <encoder_init+0x160>)
  40023c:	202d      	movs	r0, #45	; 0x2d
  40023e:	4b43      	ldr	r3, [pc, #268]	; (40034c <encoder_init+0x164>)
  400240:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400242:	4b43      	ldr	r3, [pc, #268]	; (400350 <encoder_init+0x168>)
  400244:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400248:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40024a:	2240      	movs	r2, #64	; 0x40
  40024c:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400250:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400254:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400258:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40025c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400260:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400264:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400268:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40026c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400270:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400274:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400278:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40027c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400280:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400284:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400288:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40028c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400290:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400294:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400298:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40029c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4002a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4002a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002ac:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002b0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4002b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4002bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002c0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002c4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002d4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002d8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002dc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4002e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002e8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002ec:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002f0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4002f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002fc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400300:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400304:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400308:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40030c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400310:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400314:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400318:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40031c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400320:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400324:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400328:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40032c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400330:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400338:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40033c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  400340:	bd08      	pop	{r3, pc}
  400342:	bf00      	nop
  400344:	400e0600 	.word	0x400e0600
  400348:	00400379 	.word	0x00400379
  40034c:	004012e1 	.word	0x004012e1
  400350:	e000e100 	.word	0xe000e100

00400354 <encoder_get_counter>:
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV(mask)) >> TC_CV_CV_Pos;
}

static inline hri_tc_cv_reg_t hri_tc_read_CV_CV_bf(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV_Msk) >> TC_CV_CV_Pos;
  400354:	4a06      	ldr	r2, [pc, #24]	; (400370 <encoder_get_counter+0x1c>)
  400356:	6913      	ldr	r3, [r2, #16]
  400358:	6d10      	ldr	r0, [r2, #80]	; 0x50
	//if starting offset is 0 (which is the case before it was recorded) then it returns the actual counter
	
	
	//get A (first line) and B (second line) counters
	//note that rising and falling edges could be the other way round. It doesn't matter for the current implementation
	int encoder_counter_no_offset =	  ( int) hri_tc_read_CV_CV_bf(TC0,0) + ( int) hri_tc_read_CV_CV_bf(TC0,1) \
  40035a:	4403      	add	r3, r0
  40035c:	f502 2290 	add.w	r2, r2, #294912	; 0x48000
  400360:	6910      	ldr	r0, [r2, #16]
									+ ( int) hri_tc_read_CV_CV_bf(TC3,0) + ( int) hri_tc_read_CV_CV_bf(TC3,1) \
  400362:	4403      	add	r3, r0
  400364:	6d10      	ldr	r0, [r2, #80]	; 0x50
  400366:	4403      	add	r3, r0
									- encoder_inital_offset;														//get the number of steps normalised to the starting offset
  400368:	4a02      	ldr	r2, [pc, #8]	; (400374 <encoder_get_counter+0x20>)
  40036a:	6810      	ldr	r0, [r2, #0]
								
	
	return encoder_counter_no_offset;
}
  40036c:	1a18      	subs	r0, r3, r0
  40036e:	4770      	bx	lr
  400370:	4000c000 	.word	0x4000c000
  400374:	204004f4 	.word	0x204004f4

00400378 <Encoder_Z_Interrupt>:
static void Encoder_Z_Interrupt (void){
  400378:	b508      	push	{r3, lr}
	int encoder_counter_no_offset = encoder_get_counter();
  40037a:	4b0b      	ldr	r3, [pc, #44]	; (4003a8 <Encoder_Z_Interrupt+0x30>)
  40037c:	4798      	blx	r3
	if(encoder_num_Z_interrupts == 0){
  40037e:	4b0b      	ldr	r3, [pc, #44]	; (4003ac <Encoder_Z_Interrupt+0x34>)
  400380:	681b      	ldr	r3, [r3, #0]
  400382:	b15b      	cbz	r3, 40039c <Encoder_Z_Interrupt+0x24>
		unsigned int delta = encoder_counter_no_offset & (ENCODER_STEPS - 1);
  400384:	f3c0 000d 	ubfx	r0, r0, #0, #14
		if( (delta <= ENCODER_MAX_DELTA) || (delta >= ENCODER_STEPS-1 - ENCODER_MAX_DELTA) ){
  400388:	1ec1      	subs	r1, r0, #3
  40038a:	f643 72f9 	movw	r2, #16377	; 0x3ff9
  40038e:	4291      	cmp	r1, r2
  400390:	d806      	bhi.n	4003a0 <Encoder_Z_Interrupt+0x28>
			encoder_inital_offset += delta;
  400392:	4907      	ldr	r1, [pc, #28]	; (4003b0 <Encoder_Z_Interrupt+0x38>)
  400394:	680a      	ldr	r2, [r1, #0]
  400396:	4410      	add	r0, r2
  400398:	6008      	str	r0, [r1, #0]
  40039a:	e001      	b.n	4003a0 <Encoder_Z_Interrupt+0x28>
		encoder_inital_offset = encoder_counter_no_offset;
  40039c:	4a04      	ldr	r2, [pc, #16]	; (4003b0 <Encoder_Z_Interrupt+0x38>)
  40039e:	6010      	str	r0, [r2, #0]
	encoder_num_Z_interrupts ++;
  4003a0:	3301      	adds	r3, #1
  4003a2:	4a02      	ldr	r2, [pc, #8]	; (4003ac <Encoder_Z_Interrupt+0x34>)
  4003a4:	6013      	str	r3, [r2, #0]
  4003a6:	bd08      	pop	{r3, pc}
  4003a8:	00400355 	.word	0x00400355
  4003ac:	204004f0 	.word	0x204004f0
  4003b0:	204004f4 	.word	0x204004f4

004003b4 <Position_1_Interrupt>:
	
	
	
}

static void Position_1_Interrupt (void){
  4003b4:	b538      	push	{r3, r4, r5, lr}
	has_triggered = true;
  4003b6:	2201      	movs	r2, #1
  4003b8:	4b14      	ldr	r3, [pc, #80]	; (40040c <Position_1_Interrupt+0x58>)
  4003ba:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  4003bc:	4b14      	ldr	r3, [pc, #80]	; (400410 <Position_1_Interrupt+0x5c>)
  4003be:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  4003c0:	4b14      	ldr	r3, [pc, #80]	; (400414 <Position_1_Interrupt+0x60>)
  4003c2:	681b      	ldr	r3, [r3, #0]
  4003c4:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4003c6:	2b00      	cmp	r3, #0
  4003c8:	dd13      	ble.n	4003f2 <Position_1_Interrupt+0x3e>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4003ca:	2201      	movs	r2, #1
  4003cc:	2a00      	cmp	r2, #0
  4003ce:	dc13      	bgt.n	4003f8 <Position_1_Interrupt+0x44>
	pos_sens_deltas [0] = (float) delta / 300;
  4003d0:	ee07 3a90 	vmov	s15, r3
  4003d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4003d8:	eddf 6a0f 	vldr	s13, [pc, #60]	; 400418 <Position_1_Interrupt+0x64>
  4003dc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4003e0:	4b0e      	ldr	r3, [pc, #56]	; (40041c <Position_1_Interrupt+0x68>)
  4003e2:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  4003e6:	4b0b      	ldr	r3, [pc, #44]	; (400414 <Position_1_Interrupt+0x60>)
  4003e8:	6018      	str	r0, [r3, #0]
	Position_General_Interrupt();
	printf("POS 1\n");
  4003ea:	480d      	ldr	r0, [pc, #52]	; (400420 <Position_1_Interrupt+0x6c>)
  4003ec:	4b0d      	ldr	r3, [pc, #52]	; (400424 <Position_1_Interrupt+0x70>)
  4003ee:	4798      	blx	r3
  4003f0:	bd38      	pop	{r3, r4, r5, pc}
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4003f2:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  4003f6:	e7e8      	b.n	4003ca <Position_1_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  4003f8:	1e54      	subs	r4, r2, #1
  4003fa:	4908      	ldr	r1, [pc, #32]	; (40041c <Position_1_Interrupt+0x68>)
  4003fc:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400400:	682d      	ldr	r5, [r5, #0]
  400402:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  400406:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400408:	4622      	mov	r2, r4
  40040a:	e7df      	b.n	4003cc <Position_1_Interrupt+0x18>
  40040c:	204004ed 	.word	0x204004ed
  400410:	e000e010 	.word	0xe000e010
  400414:	20400500 	.word	0x20400500
  400418:	43960000 	.word	0x43960000
  40041c:	204004f8 	.word	0x204004f8
  400420:	00405c4c 	.word	0x00405c4c
  400424:	00403c85 	.word	0x00403c85

00400428 <Position_2_Interrupt>:
}

static void Position_2_Interrupt (void){
  400428:	b430      	push	{r4, r5}
	has_triggered = true;
  40042a:	2201      	movs	r2, #1
  40042c:	4b13      	ldr	r3, [pc, #76]	; (40047c <Position_2_Interrupt+0x54>)
  40042e:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400430:	4b13      	ldr	r3, [pc, #76]	; (400480 <Position_2_Interrupt+0x58>)
  400432:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  400434:	4b13      	ldr	r3, [pc, #76]	; (400484 <Position_2_Interrupt+0x5c>)
  400436:	681b      	ldr	r3, [r3, #0]
  400438:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  40043a:	2b00      	cmp	r3, #0
  40043c:	dd11      	ble.n	400462 <Position_2_Interrupt+0x3a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  40043e:	2201      	movs	r2, #1
  400440:	2a00      	cmp	r2, #0
  400442:	dc11      	bgt.n	400468 <Position_2_Interrupt+0x40>
	pos_sens_deltas [0] = (float) delta / 300;
  400444:	ee07 3a90 	vmov	s15, r3
  400448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40044c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 400488 <Position_2_Interrupt+0x60>
  400450:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400454:	4b0d      	ldr	r3, [pc, #52]	; (40048c <Position_2_Interrupt+0x64>)
  400456:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  40045a:	4b0a      	ldr	r3, [pc, #40]	; (400484 <Position_2_Interrupt+0x5c>)
  40045c:	6018      	str	r0, [r3, #0]
	Position_General_Interrupt();
	//printf("POS 2\n");
}
  40045e:	bc30      	pop	{r4, r5}
  400460:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400462:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  400466:	e7ea      	b.n	40043e <Position_2_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400468:	1e54      	subs	r4, r2, #1
  40046a:	4908      	ldr	r1, [pc, #32]	; (40048c <Position_2_Interrupt+0x64>)
  40046c:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400470:	682d      	ldr	r5, [r5, #0]
  400472:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  400476:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400478:	4622      	mov	r2, r4
  40047a:	e7e1      	b.n	400440 <Position_2_Interrupt+0x18>
  40047c:	204004ed 	.word	0x204004ed
  400480:	e000e010 	.word	0xe000e010
  400484:	20400500 	.word	0x20400500
  400488:	43960000 	.word	0x43960000
  40048c:	204004f8 	.word	0x204004f8

00400490 <Position_3_Interrupt>:

static void Position_3_Interrupt (void){
  400490:	b538      	push	{r3, r4, r5, lr}
	has_triggered = true;
  400492:	2201      	movs	r2, #1
  400494:	4b14      	ldr	r3, [pc, #80]	; (4004e8 <Position_3_Interrupt+0x58>)
  400496:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400498:	4b14      	ldr	r3, [pc, #80]	; (4004ec <Position_3_Interrupt+0x5c>)
  40049a:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  40049c:	4b14      	ldr	r3, [pc, #80]	; (4004f0 <Position_3_Interrupt+0x60>)
  40049e:	681b      	ldr	r3, [r3, #0]
  4004a0:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4004a2:	2b00      	cmp	r3, #0
  4004a4:	dd13      	ble.n	4004ce <Position_3_Interrupt+0x3e>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4004a6:	2201      	movs	r2, #1
  4004a8:	2a00      	cmp	r2, #0
  4004aa:	dc13      	bgt.n	4004d4 <Position_3_Interrupt+0x44>
	pos_sens_deltas [0] = (float) delta / 300;
  4004ac:	ee07 3a90 	vmov	s15, r3
  4004b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4004b4:	eddf 6a0f 	vldr	s13, [pc, #60]	; 4004f4 <Position_3_Interrupt+0x64>
  4004b8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4004bc:	4b0e      	ldr	r3, [pc, #56]	; (4004f8 <Position_3_Interrupt+0x68>)
  4004be:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  4004c2:	4b0b      	ldr	r3, [pc, #44]	; (4004f0 <Position_3_Interrupt+0x60>)
  4004c4:	6018      	str	r0, [r3, #0]
	Position_General_Interrupt();
	printf("POS 3\n");
  4004c6:	480d      	ldr	r0, [pc, #52]	; (4004fc <Position_3_Interrupt+0x6c>)
  4004c8:	4b0d      	ldr	r3, [pc, #52]	; (400500 <Position_3_Interrupt+0x70>)
  4004ca:	4798      	blx	r3
  4004cc:	bd38      	pop	{r3, r4, r5, pc}
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4004ce:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  4004d2:	e7e8      	b.n	4004a6 <Position_3_Interrupt+0x16>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  4004d4:	1e54      	subs	r4, r2, #1
  4004d6:	4908      	ldr	r1, [pc, #32]	; (4004f8 <Position_3_Interrupt+0x68>)
  4004d8:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  4004dc:	682d      	ldr	r5, [r5, #0]
  4004de:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4004e2:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4004e4:	4622      	mov	r2, r4
  4004e6:	e7df      	b.n	4004a8 <Position_3_Interrupt+0x18>
  4004e8:	204004ed 	.word	0x204004ed
  4004ec:	e000e010 	.word	0xe000e010
  4004f0:	20400500 	.word	0x20400500
  4004f4:	43960000 	.word	0x43960000
  4004f8:	204004f8 	.word	0x204004f8
  4004fc:	00405c54 	.word	0x00405c54
  400500:	00403c85 	.word	0x00403c85

00400504 <pos_sens_init>:
}

void pos_sens_init (void){
  400504:	b510      	push	{r4, lr}
	//set interrupt handlers
	ext_irq_register(PIO_PD19_IDX, Position_3_Interrupt);		//POS 3
  400506:	4919      	ldr	r1, [pc, #100]	; (40056c <pos_sens_init+0x68>)
  400508:	2073      	movs	r0, #115	; 0x73
  40050a:	4c19      	ldr	r4, [pc, #100]	; (400570 <pos_sens_init+0x6c>)
  40050c:	47a0      	blx	r4
	ext_irq_register(PIO_PA2_IDX, Position_2_Interrupt);		//POS 2
  40050e:	4919      	ldr	r1, [pc, #100]	; (400574 <pos_sens_init+0x70>)
  400510:	2002      	movs	r0, #2
  400512:	47a0      	blx	r4
	ext_irq_register(PIO_PA5_IDX, Position_1_Interrupt);		//POS 1
  400514:	4918      	ldr	r1, [pc, #96]	; (400578 <pos_sens_init+0x74>)
  400516:	2005      	movs	r0, #5
  400518:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40051a:	4b18      	ldr	r3, [pc, #96]	; (40057c <pos_sens_init+0x78>)
  40051c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400520:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400522:	2220      	movs	r2, #32
  400524:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400528:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40052c:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40052e:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ	(PIOD_IRQn);
	NVIC_SetPriority(PIOD_IRQn, IRQ_PRIORITY_POSITION_SENS);

	
	//SysTick starting from 0
	pos_sens_last_SysTick_count = 0;
  400532:	2200      	movs	r2, #0
  400534:	4b12      	ldr	r3, [pc, #72]	; (400580 <pos_sens_init+0x7c>)
  400536:	601a      	str	r2, [r3, #0]
	SysTick->VAL = 0;
  400538:	4b12      	ldr	r3, [pc, #72]	; (400584 <pos_sens_init+0x80>)
  40053a:	609a      	str	r2, [r3, #8]
	//make the load value max, so that the overflows are as rare as possible
	SysTick->LOAD = (0xFFFFFF);
  40053c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
  400540:	6059      	str	r1, [r3, #4]

	this means that the moment we transition to state (POS1=1, POS2=0 POS3=0) we are at 0 electrical degrees
	*/

	// sector_lookup_table[POS3][POS2][POS1];
	sector_lookup_table[0][0][1] = 1;
  400542:	4b11      	ldr	r3, [pc, #68]	; (400588 <pos_sens_init+0x84>)
  400544:	2101      	movs	r1, #1
  400546:	6059      	str	r1, [r3, #4]
	sector_lookup_table[0][1][1] = 2;
  400548:	2102      	movs	r1, #2
  40054a:	60d9      	str	r1, [r3, #12]
	sector_lookup_table[0][1][0] = 3;
  40054c:	2103      	movs	r1, #3
  40054e:	6099      	str	r1, [r3, #8]
	sector_lookup_table[1][1][0] = 4;
  400550:	2104      	movs	r1, #4
  400552:	6199      	str	r1, [r3, #24]
	sector_lookup_table[1][0][0] = 5;
  400554:	2105      	movs	r1, #5
  400556:	6119      	str	r1, [r3, #16]
	sector_lookup_table[1][0][1] = 6;
  400558:	2106      	movs	r1, #6
  40055a:	6159      	str	r1, [r3, #20]
	//Error states
	sector_lookup_table[0][0][0] = -1;
  40055c:	f04f 31ff 	mov.w	r1, #4294967295
  400560:	6019      	str	r1, [r3, #0]
	sector_lookup_table[1][1][1] = -1;
  400562:	61d9      	str	r1, [r3, #28]
	
	has_triggered = false;
  400564:	4b09      	ldr	r3, [pc, #36]	; (40058c <pos_sens_init+0x88>)
  400566:	701a      	strb	r2, [r3, #0]
  400568:	bd10      	pop	{r4, pc}
  40056a:	bf00      	nop
  40056c:	00400491 	.word	0x00400491
  400570:	004012e1 	.word	0x004012e1
  400574:	00400429 	.word	0x00400429
  400578:	004003b5 	.word	0x004003b5
  40057c:	e000e100 	.word	0xe000e100
  400580:	20400500 	.word	0x20400500
  400584:	e000e010 	.word	0xe000e010
  400588:	204004cc 	.word	0x204004cc
  40058c:	204004ed 	.word	0x204004ed

00400590 <dma_adc_0_enable_for_one_transaction>:
	
	has_0_triggered = false;
	has_1_triggered = false;
}

void dma_adc_0_enable_for_one_transaction(void){
  400590:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  400592:	4906      	ldr	r1, [pc, #24]	; (4005ac <dma_adc_0_enable_for_one_transaction+0x1c>)
  400594:	2000      	movs	r0, #0
  400596:	4b06      	ldr	r3, [pc, #24]	; (4005b0 <dma_adc_0_enable_for_one_transaction+0x20>)
  400598:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL, ADC_0_SIZE_OF_GENERATED_DATA);
  40059a:	2118      	movs	r1, #24
  40059c:	2000      	movs	r0, #0
  40059e:	4b05      	ldr	r3, [pc, #20]	; (4005b4 <dma_adc_0_enable_for_one_transaction+0x24>)
  4005a0:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_0_CHANNEL, true);
  4005a2:	2101      	movs	r1, #1
  4005a4:	2000      	movs	r0, #0
  4005a6:	4b04      	ldr	r3, [pc, #16]	; (4005b8 <dma_adc_0_enable_for_one_transaction+0x28>)
  4005a8:	4798      	blx	r3
  4005aa:	bd08      	pop	{r3, pc}
  4005ac:	20400234 	.word	0x20400234
  4005b0:	004027b1 	.word	0x004027b1
  4005b4:	004027d1 	.word	0x004027d1
  4005b8:	004027e9 	.word	0x004027e9

004005bc <dma_adc_0_callback>:
static void dma_adc_0_callback(struct _dma_resource *resource){
  4005bc:	b530      	push	{r4, r5, lr}
  4005be:	b085      	sub	sp, #20
	has_0_triggered = true;
  4005c0:	2201      	movs	r2, #1
  4005c2:	4b27      	ldr	r3, [pc, #156]	; (400660 <dma_adc_0_callback+0xa4>)
  4005c4:	701a      	strb	r2, [r3, #0]
	printf("interrupt - ADC 0 - %i %i %i %i %i %i  \n", (int)dma_adc_0_buff[0],(int)dma_adc_0_buff[1],(int)dma_adc_0_buff[2],(int)dma_adc_0_buff[3], (int)dma_adc_0_buff[4],(int)dma_adc_0_buff[5]);
  4005c6:	4827      	ldr	r0, [pc, #156]	; (400664 <dma_adc_0_callback+0xa8>)
  4005c8:	6801      	ldr	r1, [r0, #0]
  4005ca:	6842      	ldr	r2, [r0, #4]
  4005cc:	6883      	ldr	r3, [r0, #8]
  4005ce:	68c4      	ldr	r4, [r0, #12]
  4005d0:	6905      	ldr	r5, [r0, #16]
  4005d2:	6940      	ldr	r0, [r0, #20]
  4005d4:	9002      	str	r0, [sp, #8]
  4005d6:	9501      	str	r5, [sp, #4]
  4005d8:	9400      	str	r4, [sp, #0]
  4005da:	4823      	ldr	r0, [pc, #140]	; (400668 <dma_adc_0_callback+0xac>)
  4005dc:	4c23      	ldr	r4, [pc, #140]	; (40066c <dma_adc_0_callback+0xb0>)
  4005de:	47a0      	blx	r4
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  4005e0:	2300      	movs	r3, #0
  4005e2:	e008      	b.n	4005f6 <dma_adc_0_callback+0x3a>
				raw_currents[1] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  4005e4:	b292      	uxth	r2, r2
  4005e6:	4922      	ldr	r1, [pc, #136]	; (400670 <dma_adc_0_callback+0xb4>)
  4005e8:	604a      	str	r2, [r1, #4]
				ready_values |= (1<<1);
  4005ea:	491e      	ldr	r1, [pc, #120]	; (400664 <dma_adc_0_callback+0xa8>)
  4005ec:	7e0a      	ldrb	r2, [r1, #24]
  4005ee:	f042 0202 	orr.w	r2, r2, #2
  4005f2:	760a      	strb	r2, [r1, #24]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  4005f4:	3301      	adds	r3, #1
  4005f6:	2b05      	cmp	r3, #5
  4005f8:	dc13      	bgt.n	400622 <dma_adc_0_callback+0x66>
		switch((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk)){
  4005fa:	4a1a      	ldr	r2, [pc, #104]	; (400664 <dma_adc_0_callback+0xa8>)
  4005fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  400600:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  400604:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
  400608:	d0ec      	beq.n	4005e4 <dma_adc_0_callback+0x28>
  40060a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40060e:	d1f1      	bne.n	4005f4 <dma_adc_0_callback+0x38>
				raw_currents[0] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  400610:	b292      	uxth	r2, r2
  400612:	4917      	ldr	r1, [pc, #92]	; (400670 <dma_adc_0_callback+0xb4>)
  400614:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<0);
  400616:	4913      	ldr	r1, [pc, #76]	; (400664 <dma_adc_0_callback+0xa8>)
  400618:	7e0a      	ldrb	r2, [r1, #24]
  40061a:	f042 0201 	orr.w	r2, r2, #1
  40061e:	760a      	strb	r2, [r1, #24]
				break;
  400620:	e7e8      	b.n	4005f4 <dma_adc_0_callback+0x38>
	if(is_dma_adc_0_continuous){
  400622:	4b14      	ldr	r3, [pc, #80]	; (400674 <dma_adc_0_callback+0xb8>)
  400624:	781b      	ldrb	r3, [r3, #0]
  400626:	b92b      	cbnz	r3, 400634 <dma_adc_0_callback+0x78>
	if(ready_values == ALL_VALUES_READY){
  400628:	4b0e      	ldr	r3, [pc, #56]	; (400664 <dma_adc_0_callback+0xa8>)
  40062a:	7e1b      	ldrb	r3, [r3, #24]
  40062c:	2b0f      	cmp	r3, #15
  40062e:	d004      	beq.n	40063a <dma_adc_0_callback+0x7e>
}
  400630:	b005      	add	sp, #20
  400632:	bd30      	pop	{r4, r5, pc}
		dma_adc_0_enable_for_one_transaction();
  400634:	4b10      	ldr	r3, [pc, #64]	; (400678 <dma_adc_0_callback+0xbc>)
  400636:	4798      	blx	r3
  400638:	e7f6      	b.n	400628 <dma_adc_0_callback+0x6c>
		ready_values = 0;
  40063a:	2200      	movs	r2, #0
  40063c:	4b09      	ldr	r3, [pc, #36]	; (400664 <dma_adc_0_callback+0xa8>)
  40063e:	761a      	strb	r2, [r3, #24]
		printf("Data collected, launching control loop from adc 0\n");
  400640:	480e      	ldr	r0, [pc, #56]	; (40067c <dma_adc_0_callback+0xc0>)
  400642:	4c0a      	ldr	r4, [pc, #40]	; (40066c <dma_adc_0_callback+0xb0>)
  400644:	47a0      	blx	r4
		printf("%i %i %i %i  \n", raw_voltage, raw_currents[0], raw_currents[1], raw_currents[2], raw_currents[3]);
  400646:	480a      	ldr	r0, [pc, #40]	; (400670 <dma_adc_0_callback+0xb4>)
  400648:	6843      	ldr	r3, [r0, #4]
  40064a:	6802      	ldr	r2, [r0, #0]
  40064c:	490c      	ldr	r1, [pc, #48]	; (400680 <dma_adc_0_callback+0xc4>)
  40064e:	6809      	ldr	r1, [r1, #0]
  400650:	68c5      	ldr	r5, [r0, #12]
  400652:	9501      	str	r5, [sp, #4]
  400654:	6880      	ldr	r0, [r0, #8]
  400656:	9000      	str	r0, [sp, #0]
  400658:	480a      	ldr	r0, [pc, #40]	; (400684 <dma_adc_0_callback+0xc8>)
  40065a:	47a0      	blx	r4
}
  40065c:	e7e8      	b.n	400630 <dma_adc_0_callback+0x74>
  40065e:	bf00      	nop
  400660:	20400504 	.word	0x20400504
  400664:	20400234 	.word	0x20400234
  400668:	00405c5c 	.word	0x00405c5c
  40066c:	00403c85 	.word	0x00403c85
  400670:	20400508 	.word	0x20400508
  400674:	20400506 	.word	0x20400506
  400678:	00400591 	.word	0x00400591
  40067c:	00405c88 	.word	0x00405c88
  400680:	20400514 	.word	0x20400514
  400684:	00405cd0 	.word	0x00405cd0

00400688 <dma_adc_1_enable_for_one_transaction>:
}

void dma_adc_1_enable_for_one_transaction(void){
  400688:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  40068a:	4906      	ldr	r1, [pc, #24]	; (4006a4 <dma_adc_1_enable_for_one_transaction+0x1c>)
  40068c:	2001      	movs	r0, #1
  40068e:	4b06      	ldr	r3, [pc, #24]	; (4006a8 <dma_adc_1_enable_for_one_transaction+0x20>)
  400690:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL, ADC_1_SIZE_OF_GENERATED_DATA);
  400692:	2110      	movs	r1, #16
  400694:	2001      	movs	r0, #1
  400696:	4b05      	ldr	r3, [pc, #20]	; (4006ac <dma_adc_1_enable_for_one_transaction+0x24>)
  400698:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_1_CHANNEL, true);
  40069a:	2101      	movs	r1, #1
  40069c:	4608      	mov	r0, r1
  40069e:	4b04      	ldr	r3, [pc, #16]	; (4006b0 <dma_adc_1_enable_for_one_transaction+0x28>)
  4006a0:	4798      	blx	r3
  4006a2:	bd08      	pop	{r3, pc}
  4006a4:	20400250 	.word	0x20400250
  4006a8:	004027b1 	.word	0x004027b1
  4006ac:	004027d1 	.word	0x004027d1
  4006b0:	004027e9 	.word	0x004027e9

004006b4 <dma_adc_1_callback>:
static void dma_adc_1_callback(struct _dma_resource *resource){
  4006b4:	b530      	push	{r4, r5, lr}
  4006b6:	b083      	sub	sp, #12
	has_1_triggered = true;
  4006b8:	2201      	movs	r2, #1
  4006ba:	4b25      	ldr	r3, [pc, #148]	; (400750 <dma_adc_1_callback+0x9c>)
  4006bc:	701a      	strb	r2, [r3, #0]
	printf("interrupt - ADC 1 - %i %i %i %i  \n", (int)dma_adc_1_buff[0],(int)dma_adc_1_buff[1],(int)dma_adc_1_buff[2],(int)dma_adc_1_buff[3]);
  4006be:	4825      	ldr	r0, [pc, #148]	; (400754 <dma_adc_1_callback+0xa0>)
  4006c0:	69c1      	ldr	r1, [r0, #28]
  4006c2:	6a02      	ldr	r2, [r0, #32]
  4006c4:	6a43      	ldr	r3, [r0, #36]	; 0x24
  4006c6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  4006c8:	9000      	str	r0, [sp, #0]
  4006ca:	4823      	ldr	r0, [pc, #140]	; (400758 <dma_adc_1_callback+0xa4>)
  4006cc:	4c23      	ldr	r4, [pc, #140]	; (40075c <dma_adc_1_callback+0xa8>)
  4006ce:	47a0      	blx	r4
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  4006d0:	2300      	movs	r3, #0
  4006d2:	e008      	b.n	4006e6 <dma_adc_1_callback+0x32>
				raw_currents[2] = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  4006d4:	b292      	uxth	r2, r2
  4006d6:	4922      	ldr	r1, [pc, #136]	; (400760 <dma_adc_1_callback+0xac>)
  4006d8:	608a      	str	r2, [r1, #8]
				ready_values |= (1<<2);
  4006da:	491e      	ldr	r1, [pc, #120]	; (400754 <dma_adc_1_callback+0xa0>)
  4006dc:	7e0a      	ldrb	r2, [r1, #24]
  4006de:	f042 0204 	orr.w	r2, r2, #4
  4006e2:	760a      	strb	r2, [r1, #24]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  4006e4:	3301      	adds	r3, #1
  4006e6:	2b03      	cmp	r3, #3
  4006e8:	dc14      	bgt.n	400714 <dma_adc_1_callback+0x60>
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
  4006ea:	4a1a      	ldr	r2, [pc, #104]	; (400754 <dma_adc_1_callback+0xa0>)
  4006ec:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  4006f0:	69d2      	ldr	r2, [r2, #28]
  4006f2:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  4006f6:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  4006fa:	d0eb      	beq.n	4006d4 <dma_adc_1_callback+0x20>
  4006fc:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
  400700:	d1f0      	bne.n	4006e4 <dma_adc_1_callback+0x30>
				raw_voltage = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  400702:	b292      	uxth	r2, r2
  400704:	4917      	ldr	r1, [pc, #92]	; (400764 <dma_adc_1_callback+0xb0>)
  400706:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<3);
  400708:	4912      	ldr	r1, [pc, #72]	; (400754 <dma_adc_1_callback+0xa0>)
  40070a:	7e0a      	ldrb	r2, [r1, #24]
  40070c:	f042 0208 	orr.w	r2, r2, #8
  400710:	760a      	strb	r2, [r1, #24]
				break;
  400712:	e7e7      	b.n	4006e4 <dma_adc_1_callback+0x30>
	if(is_dma_adc_1_continuous){
  400714:	4b14      	ldr	r3, [pc, #80]	; (400768 <dma_adc_1_callback+0xb4>)
  400716:	781b      	ldrb	r3, [r3, #0]
  400718:	b92b      	cbnz	r3, 400726 <dma_adc_1_callback+0x72>
	if(ready_values == ALL_VALUES_READY){
  40071a:	4b0e      	ldr	r3, [pc, #56]	; (400754 <dma_adc_1_callback+0xa0>)
  40071c:	7e1b      	ldrb	r3, [r3, #24]
  40071e:	2b0f      	cmp	r3, #15
  400720:	d004      	beq.n	40072c <dma_adc_1_callback+0x78>
}
  400722:	b003      	add	sp, #12
  400724:	bd30      	pop	{r4, r5, pc}
		dma_adc_1_enable_for_one_transaction();
  400726:	4b11      	ldr	r3, [pc, #68]	; (40076c <dma_adc_1_callback+0xb8>)
  400728:	4798      	blx	r3
  40072a:	e7f6      	b.n	40071a <dma_adc_1_callback+0x66>
		ready_values = 0;
  40072c:	2200      	movs	r2, #0
  40072e:	4b09      	ldr	r3, [pc, #36]	; (400754 <dma_adc_1_callback+0xa0>)
  400730:	761a      	strb	r2, [r3, #24]
		printf("Data collected, launching control loop from adc 1 \n");
  400732:	480f      	ldr	r0, [pc, #60]	; (400770 <dma_adc_1_callback+0xbc>)
  400734:	4c09      	ldr	r4, [pc, #36]	; (40075c <dma_adc_1_callback+0xa8>)
  400736:	47a0      	blx	r4
		printf("%i %i %i %i  \n", raw_voltage, raw_currents[0], raw_currents[1], raw_currents[2], raw_currents[3]);
  400738:	4809      	ldr	r0, [pc, #36]	; (400760 <dma_adc_1_callback+0xac>)
  40073a:	6843      	ldr	r3, [r0, #4]
  40073c:	6802      	ldr	r2, [r0, #0]
  40073e:	4909      	ldr	r1, [pc, #36]	; (400764 <dma_adc_1_callback+0xb0>)
  400740:	6809      	ldr	r1, [r1, #0]
  400742:	68c5      	ldr	r5, [r0, #12]
  400744:	9501      	str	r5, [sp, #4]
  400746:	6880      	ldr	r0, [r0, #8]
  400748:	9000      	str	r0, [sp, #0]
  40074a:	480a      	ldr	r0, [pc, #40]	; (400774 <dma_adc_1_callback+0xc0>)
  40074c:	47a0      	blx	r4
}
  40074e:	e7e8      	b.n	400722 <dma_adc_1_callback+0x6e>
  400750:	204004ec 	.word	0x204004ec
  400754:	20400234 	.word	0x20400234
  400758:	00405cbc 	.word	0x00405cbc
  40075c:	00403c85 	.word	0x00403c85
  400760:	20400508 	.word	0x20400508
  400764:	20400514 	.word	0x20400514
  400768:	20400505 	.word	0x20400505
  40076c:	00400689 	.word	0x00400689
  400770:	00405ce0 	.word	0x00405ce0
  400774:	00405cd0 	.word	0x00405cd0

00400778 <dma_adc_0_disable_continuously>:
	is_dma_adc_1_continuous = true;
	dma_adc_1_enable_for_one_transaction();
}

void dma_adc_0_disable_continuously(void){
	is_dma_adc_0_continuous = false;
  400778:	2200      	movs	r2, #0
  40077a:	4b01      	ldr	r3, [pc, #4]	; (400780 <dma_adc_0_disable_continuously+0x8>)
  40077c:	701a      	strb	r2, [r3, #0]
  40077e:	4770      	bx	lr
  400780:	20400506 	.word	0x20400506

00400784 <dma_adc_1_disable_continuously>:
}
void dma_adc_1_disable_continuously(void){
	is_dma_adc_1_continuous = false;
  400784:	2200      	movs	r2, #0
  400786:	4b01      	ldr	r3, [pc, #4]	; (40078c <dma_adc_1_disable_continuously+0x8>)
  400788:	701a      	strb	r2, [r3, #0]
  40078a:	4770      	bx	lr
  40078c:	20400505 	.word	0x20400505

00400790 <dma_adc_init>:
void dma_adc_init(void){
  400790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	_dma_set_source_address			(DMA_ADC_0_CHANNEL,(void *)0x4003C020);	//there is a more adequate way of defining this, but I coundt get it to work
  400794:	492a      	ldr	r1, [pc, #168]	; (400840 <dma_adc_init+0xb0>)
  400796:	2000      	movs	r0, #0
  400798:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 400874 <dma_adc_init+0xe4>
  40079c:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  40079e:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 400878 <dma_adc_init+0xe8>
  4007a2:	4641      	mov	r1, r8
  4007a4:	2000      	movs	r0, #0
  4007a6:	4f27      	ldr	r7, [pc, #156]	; (400844 <dma_adc_init+0xb4>)
  4007a8:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL , ADC_0_SIZE_OF_GENERATED_DATA);
  4007aa:	2118      	movs	r1, #24
  4007ac:	2000      	movs	r0, #0
  4007ae:	4d26      	ldr	r5, [pc, #152]	; (400848 <dma_adc_init+0xb8>)
  4007b0:	47a8      	blx	r5
	_dma_get_channel_resource(res0, DMA_ADC_0_CHANNEL);
  4007b2:	2100      	movs	r1, #0
  4007b4:	460c      	mov	r4, r1
  4007b6:	4608      	mov	r0, r1
  4007b8:	4e24      	ldr	r6, [pc, #144]	; (40084c <dma_adc_init+0xbc>)
  4007ba:	47b0      	blx	r6
	(*res0)->dma_cb.transfer_done = dma_adc_0_callback;
  4007bc:	6823      	ldr	r3, [r4, #0]
  4007be:	4a24      	ldr	r2, [pc, #144]	; (400850 <dma_adc_init+0xc0>)
  4007c0:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_0_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  4007c2:	2201      	movs	r2, #1
  4007c4:	4621      	mov	r1, r4
  4007c6:	4620      	mov	r0, r4
  4007c8:	4c22      	ldr	r4, [pc, #136]	; (400854 <dma_adc_init+0xc4>)
  4007ca:	47a0      	blx	r4
	_dma_set_source_address			(DMA_ADC_1_CHANNEL,(void *)0x40064020);	//there is a more adequate way of defining this, but I coundt get it to work
  4007cc:	4922      	ldr	r1, [pc, #136]	; (400858 <dma_adc_init+0xc8>)
  4007ce:	2001      	movs	r0, #1
  4007d0:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  4007d2:	f108 011c 	add.w	r1, r8, #28
  4007d6:	2001      	movs	r0, #1
  4007d8:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL , ADC_1_SIZE_OF_GENERATED_DATA);
  4007da:	2110      	movs	r1, #16
  4007dc:	2001      	movs	r0, #1
  4007de:	47a8      	blx	r5
	_dma_get_channel_resource(res1, DMA_ADC_1_CHANNEL);
  4007e0:	2101      	movs	r1, #1
  4007e2:	2500      	movs	r5, #0
  4007e4:	4628      	mov	r0, r5
  4007e6:	47b0      	blx	r6
	(*res1)->dma_cb.transfer_done = dma_adc_1_callback;
  4007e8:	682b      	ldr	r3, [r5, #0]
  4007ea:	4a1c      	ldr	r2, [pc, #112]	; (40085c <dma_adc_init+0xcc>)
  4007ec:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_1_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  4007ee:	2201      	movs	r2, #1
  4007f0:	4629      	mov	r1, r5
  4007f2:	4610      	mov	r0, r2
  4007f4:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007f6:	4b1a      	ldr	r3, [pc, #104]	; (400860 <dma_adc_init+0xd0>)
  4007f8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4007fc:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4007fe:	2280      	movs	r2, #128	; 0x80
  400800:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400804:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400808:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40080c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400810:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400814:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400818:	f44f 7280 	mov.w	r2, #256	; 0x100
  40081c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400820:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400824:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400828:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	dma_adc_0_disable_continuously();
  40082c:	4b0d      	ldr	r3, [pc, #52]	; (400864 <dma_adc_init+0xd4>)
  40082e:	4798      	blx	r3
	dma_adc_1_disable_continuously();
  400830:	4b0d      	ldr	r3, [pc, #52]	; (400868 <dma_adc_init+0xd8>)
  400832:	4798      	blx	r3
	has_0_triggered = false;
  400834:	4a0d      	ldr	r2, [pc, #52]	; (40086c <dma_adc_init+0xdc>)
  400836:	7015      	strb	r5, [r2, #0]
	has_1_triggered = false;
  400838:	4a0d      	ldr	r2, [pc, #52]	; (400870 <dma_adc_init+0xe0>)
  40083a:	7015      	strb	r5, [r2, #0]
  40083c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400840:	4003c020 	.word	0x4003c020
  400844:	004027b1 	.word	0x004027b1
  400848:	004027d1 	.word	0x004027d1
  40084c:	00402801 	.word	0x00402801
  400850:	004005bd 	.word	0x004005bd
  400854:	00402815 	.word	0x00402815
  400858:	40064020 	.word	0x40064020
  40085c:	004006b5 	.word	0x004006b5
  400860:	e000e100 	.word	0xe000e100
  400864:	00400779 	.word	0x00400779
  400868:	00400785 	.word	0x00400785
  40086c:	20400504 	.word	0x20400504
  400870:	204004ec 	.word	0x204004ec
  400874:	004027c1 	.word	0x004027c1
  400878:	20400234 	.word	0x20400234

0040087c <adc_enable_all>:
const uint16_t length);
*/


//enables/disables all AFECs
void adc_enable_all(void){
  40087c:	b570      	push	{r4, r5, r6, lr}
	//note that it is possible to enable individual channels
	//functions from hal_adc_sync.h
	adc_async_enable_channel(ADC_CURRENT_A);
  40087e:	4d11      	ldr	r5, [pc, #68]	; (4008c4 <adc_enable_all+0x48>)
  400880:	2108      	movs	r1, #8
  400882:	4628      	mov	r0, r5
  400884:	4c10      	ldr	r4, [pc, #64]	; (4008c8 <adc_enable_all+0x4c>)
  400886:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_B);
  400888:	2102      	movs	r1, #2
  40088a:	4628      	mov	r0, r5
  40088c:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_C);
  40088e:	4e0f      	ldr	r6, [pc, #60]	; (4008cc <adc_enable_all+0x50>)
  400890:	2101      	movs	r1, #1
  400892:	4630      	mov	r0, r6
  400894:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_SUPPL_VOLTAGE);
  400896:	2106      	movs	r1, #6
  400898:	4630      	mov	r0, r6
  40089a:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_TEMP_1);
  40089c:	2105      	movs	r1, #5
  40089e:	4630      	mov	r0, r6
  4008a0:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_2);
  4008a2:	2106      	movs	r1, #6
  4008a4:	4628      	mov	r0, r5
  4008a6:	47a0      	blx	r4
	//adc_sync_enable_channel(ADC_TEMP_3);
	adc_async_enable_channel(ADC_TEMP_4);
  4008a8:	210a      	movs	r1, #10
  4008aa:	4628      	mov	r0, r5
  4008ac:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_5);
  4008ae:	2100      	movs	r1, #0
  4008b0:	4630      	mov	r0, r6
  4008b2:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_6);
  4008b4:	2105      	movs	r1, #5
  4008b6:	4628      	mov	r0, r5
  4008b8:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_MOTOR);
  4008ba:	2100      	movs	r1, #0
  4008bc:	4628      	mov	r0, r5
  4008be:	47a0      	blx	r4
  4008c0:	bd70      	pop	{r4, r5, r6, pc}
  4008c2:	bf00      	nop
  4008c4:	20400600 	.word	0x20400600
  4008c8:	004011f9 	.word	0x004011f9
  4008cc:	204006d8 	.word	0x204006d8

004008d0 <pwm_0_callback>:
#include <hpl_pwm_config.h>

int counter = 0;

void pwm_0_callback(const struct pwm_descriptor *const descr){
	counter ++;
  4008d0:	4a05      	ldr	r2, [pc, #20]	; (4008e8 <pwm_0_callback+0x18>)
  4008d2:	6813      	ldr	r3, [r2, #0]
  4008d4:	3301      	adds	r3, #1
  4008d6:	6013      	str	r3, [r2, #0]
	if (counter > 3000){
  4008d8:	f640 32b8 	movw	r2, #3000	; 0xbb8
  4008dc:	4293      	cmp	r3, r2
  4008de:	dd02      	ble.n	4008e6 <pwm_0_callback+0x16>
		counter = 0;
  4008e0:	2200      	movs	r2, #0
  4008e2:	4b01      	ldr	r3, [pc, #4]	; (4008e8 <pwm_0_callback+0x18>)
  4008e4:	601a      	str	r2, [r3, #0]
  4008e6:	4770      	bx	lr
  4008e8:	20400260 	.word	0x20400260

004008ec <pwm_init_user>:
		//printf("PWM Interrupt \n");
	}
}


void pwm_init_user(void){
  4008ec:	b508      	push	{r3, lr}
}

static inline void hri_pwm_set_CMR_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmr_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  4008ee:	4b2e      	ldr	r3, [pc, #184]	; (4009a8 <pwm_init_user+0xbc>)
  4008f0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  4008f4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4008f8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}

static inline void hri_pwm_set_DT_DTH_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  4008fc:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  400900:	f042 0222 	orr.w	r2, r2, #34	; 0x22
  400904:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}

static inline void hri_pwm_set_DT_DTL_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400908:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  40090c:	f442 1208 	orr.w	r2, r2, #2228224	; 0x220000
  400910:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400914:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
  400918:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40091c:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400920:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  400924:	f042 0222 	orr.w	r2, r2, #34	; 0x22
  400928:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  40092c:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  400930:	f442 1208 	orr.w	r2, r2, #2228224	; 0x220000
  400934:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400938:	4a1c      	ldr	r2, [pc, #112]	; (4009ac <pwm_init_user+0xc0>)
  40093a:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  40093e:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  400942:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400946:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  40094a:	f041 0122 	orr.w	r1, r1, #34	; 0x22
  40094e:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400952:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  400956:	f441 1108 	orr.w	r1, r1, #2228224	; 0x220000
  40095a:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
}

static inline void hri_pwm_set_CMPV_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmpv_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV |= mask;
  40095e:	f8d3 1130 	ldr.w	r1, [r3, #304]	; 0x130
  400962:	f041 0101 	orr.w	r1, r1, #1
  400966:	f8c3 1130 	str.w	r1, [r3, #304]	; 0x130
  40096a:	f8d2 1130 	ldr.w	r1, [r2, #304]	; 0x130
  40096e:	f041 0101 	orr.w	r1, r1, #1
  400972:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
	return ((Pwm *)hw)->PWM_ISR2;
}

static inline void hri_pwm_set_IMR1_CHID0_bit(const void *const hw)
{
	((Pwm *)hw)->PWM_IER1 = PWM_IMR1_CHID0;
  400976:	2201      	movs	r2, #1
  400978:	611a      	str	r2, [r3, #16]
	
	
	//we want interrupt from one of the PWMs so that we can start the control loop
	//interrupt on PWM 0, channel 0 is enabled ; on PWM 1 is disabled
	hri_pwm_set_IMR1_CHID0_bit(PWM0);									//enable the interrupt from ADC 0, channel 0
	pwm_register_callback(&PWM_0, PWM_PERIOD_CB, pwm_0_callback);
  40097a:	4a0d      	ldr	r2, [pc, #52]	; (4009b0 <pwm_init_user+0xc4>)
  40097c:	2100      	movs	r1, #0
  40097e:	480d      	ldr	r0, [pc, #52]	; (4009b4 <pwm_init_user+0xc8>)
  400980:	4b0d      	ldr	r3, [pc, #52]	; (4009b8 <pwm_init_user+0xcc>)
  400982:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400984:	4b0d      	ldr	r3, [pc, #52]	; (4009bc <pwm_init_user+0xd0>)
  400986:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40098a:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40098c:	2260      	movs	r2, #96	; 0x60
  40098e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400996:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40099a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40099e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009a2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  4009a6:	bd08      	pop	{r3, pc}
  4009a8:	40020000 	.word	0x40020000
  4009ac:	4005c000 	.word	0x4005c000
  4009b0:	004008d1 	.word	0x004008d1
  4009b4:	20400518 	.word	0x20400518
  4009b8:	004014e1 	.word	0x004014e1
  4009bc:	e000e100 	.word	0xe000e100

004009c0 <pwm_enable_all>:
}


//enable/disable pwm pins
//also sets periods and other variables which might not have been set at initialization
void pwm_enable_all(void){
  4009c0:	b570      	push	{r4, r5, r6, lr}
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM |= mask;
  4009c2:	4a12      	ldr	r2, [pc, #72]	; (400a0c <pwm_enable_all+0x4c>)
  4009c4:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4009c8:	f043 0301 	orr.w	r3, r3, #1
  4009cc:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
  4009d0:	f502 3270 	add.w	r2, r2, #245760	; 0x3c000
  4009d4:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4009d8:	f043 0301 	orr.w	r3, r3, #1
  4009dc:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
	hri_pwm_set_CMPM_reg(PWM0, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	hri_pwm_set_CMPM_reg(PWM1, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	
	
	//enable PWM0 and PWM1
	pwm_enable(&PWM_0);
  4009e0:	4c0b      	ldr	r4, [pc, #44]	; (400a10 <pwm_enable_all+0x50>)
  4009e2:	4620      	mov	r0, r4
  4009e4:	4e0b      	ldr	r6, [pc, #44]	; (400a14 <pwm_enable_all+0x54>)
  4009e6:	47b0      	blx	r6
	pwm_enable(&PWM_1);
  4009e8:	4d0b      	ldr	r5, [pc, #44]	; (400a18 <pwm_enable_all+0x58>)
  4009ea:	4628      	mov	r0, r5
  4009ec:	47b0      	blx	r6
		
	//set period and initial duty cycle
	//initial duty cycle = 0.5 * period <=> no current output for an H-bridge type driver
	pwm_set_parameters(&PWM_0, PWM_PERIOD, PWM_PERIOD>>1);
  4009ee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4009f2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4009f6:	4620      	mov	r0, r4
  4009f8:	4c08      	ldr	r4, [pc, #32]	; (400a1c <pwm_enable_all+0x5c>)
  4009fa:	47a0      	blx	r4
	pwm_set_parameters(&PWM_1, PWM_PERIOD, PWM_PERIOD>>1);
  4009fc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  400a00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  400a04:	4628      	mov	r0, r5
  400a06:	47a0      	blx	r4
  400a08:	bd70      	pop	{r4, r5, r6, pc}
  400a0a:	bf00      	nop
  400a0c:	40020000 	.word	0x40020000
  400a10:	20400518 	.word	0x20400518
  400a14:	00401469 	.word	0x00401469
  400a18:	204006bc 	.word	0x204006bc
  400a1c:	00401529 	.word	0x00401529

00400a20 <pwm_set_duty>:
//sets individual channel pwm duty cycle
void pwm_set_duty(struct  pwm_descriptor * const descr, const uint8_t channel, const pwm_period_t duty_cycle){
	// based on available code from <hpl_pwm.h>
	// the default function doesn't allow to set the PWM cycle on individual channels
	
	hri_pwm_write_CDTYUPD_reg(descr->device.hw, channel, duty_cycle);
  400a20:	6903      	ldr	r3, [r0, #16]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  400a22:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  400a26:	f8c1 2208 	str.w	r2, [r1, #520]	; 0x208
  400a2a:	4770      	bx	lr

00400a2c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400a2c:	e7fe      	b.n	400a2c <Dummy_Handler>
	...

00400a30 <Reset_Handler>:
{
  400a30:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  400a32:	4b10      	ldr	r3, [pc, #64]	; (400a74 <Reset_Handler+0x44>)
  400a34:	4a10      	ldr	r2, [pc, #64]	; (400a78 <Reset_Handler+0x48>)
  400a36:	429a      	cmp	r2, r3
  400a38:	d009      	beq.n	400a4e <Reset_Handler+0x1e>
  400a3a:	4b0e      	ldr	r3, [pc, #56]	; (400a74 <Reset_Handler+0x44>)
  400a3c:	4a0e      	ldr	r2, [pc, #56]	; (400a78 <Reset_Handler+0x48>)
  400a3e:	e003      	b.n	400a48 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  400a40:	6811      	ldr	r1, [r2, #0]
  400a42:	6019      	str	r1, [r3, #0]
  400a44:	3304      	adds	r3, #4
  400a46:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  400a48:	490c      	ldr	r1, [pc, #48]	; (400a7c <Reset_Handler+0x4c>)
  400a4a:	428b      	cmp	r3, r1
  400a4c:	d3f8      	bcc.n	400a40 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  400a4e:	4b0c      	ldr	r3, [pc, #48]	; (400a80 <Reset_Handler+0x50>)
  400a50:	e002      	b.n	400a58 <Reset_Handler+0x28>
                *pDest++ = 0;
  400a52:	2200      	movs	r2, #0
  400a54:	601a      	str	r2, [r3, #0]
  400a56:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400a58:	4a0a      	ldr	r2, [pc, #40]	; (400a84 <Reset_Handler+0x54>)
  400a5a:	4293      	cmp	r3, r2
  400a5c:	d3f9      	bcc.n	400a52 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400a5e:	4a0a      	ldr	r2, [pc, #40]	; (400a88 <Reset_Handler+0x58>)
  400a60:	4b0a      	ldr	r3, [pc, #40]	; (400a8c <Reset_Handler+0x5c>)
  400a62:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400a66:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400a68:	4b09      	ldr	r3, [pc, #36]	; (400a90 <Reset_Handler+0x60>)
  400a6a:	4798      	blx	r3
        main();
  400a6c:	4b09      	ldr	r3, [pc, #36]	; (400a94 <Reset_Handler+0x64>)
  400a6e:	4798      	blx	r3
  400a70:	e7fe      	b.n	400a70 <Reset_Handler+0x40>
  400a72:	bf00      	nop
  400a74:	20400000 	.word	0x20400000
  400a78:	004063c8 	.word	0x004063c8
  400a7c:	20400218 	.word	0x20400218
  400a80:	20400218 	.word	0x20400218
  400a84:	20400708 	.word	0x20400708
  400a88:	e000ed00 	.word	0xe000ed00
  400a8c:	00400000 	.word	0x00400000
  400a90:	00403359 	.word	0x00403359
  400a94:	004028d9 	.word	0x004028d9

00400a98 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
static void ADC_1_init(void)
{
  400a98:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a9a:	b085      	sub	sp, #20
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400a9c:	4b20      	ldr	r3, [pc, #128]	; (400b20 <ADC_1_init+0x88>)
  400a9e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  400aa2:	f413 7f80 	tst.w	r3, #256	; 0x100
  400aa6:	d104      	bne.n	400ab2 <ADC_1_init+0x1a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400aa8:	f44f 7280 	mov.w	r2, #256	; 0x100
  400aac:	4b1c      	ldr	r3, [pc, #112]	; (400b20 <ADC_1_init+0x88>)
  400aae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_AFEC1);
#ifdef ADC_1_CH_MAX
	adc_async_init(&ADC_1, AFEC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
  400ab2:	4d1c      	ldr	r5, [pc, #112]	; (400b24 <ADC_1_init+0x8c>)
  400ab4:	4c1c      	ldr	r4, [pc, #112]	; (400b28 <ADC_1_init+0x90>)
  400ab6:	2600      	movs	r6, #0
  400ab8:	9602      	str	r6, [sp, #8]
  400aba:	4b1c      	ldr	r3, [pc, #112]	; (400b2c <ADC_1_init+0x94>)
  400abc:	9301      	str	r3, [sp, #4]
  400abe:	2304      	movs	r3, #4
  400ac0:	9300      	str	r3, [sp, #0]
  400ac2:	2306      	movs	r3, #6
  400ac4:	462a      	mov	r2, r5
  400ac6:	491a      	ldr	r1, [pc, #104]	; (400b30 <ADC_1_init+0x98>)
  400ac8:	4620      	mov	r0, r4
  400aca:	4f1a      	ldr	r7, [pc, #104]	; (400b34 <ADC_1_init+0x9c>)
  400acc:	47b8      	blx	r7
#endif
	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_0, ADC_1_ch0_buf, ADC_1_CH0_BUF_SIZE);
  400ace:	2310      	movs	r3, #16
  400ad0:	f105 0208 	add.w	r2, r5, #8
  400ad4:	4631      	mov	r1, r6
  400ad6:	4620      	mov	r0, r4
  400ad8:	4e17      	ldr	r6, [pc, #92]	; (400b38 <ADC_1_init+0xa0>)
  400ada:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_1, ADC_1_ch1_buf, ADC_1_CH1_BUF_SIZE);
  400adc:	2310      	movs	r3, #16
  400ade:	f105 0218 	add.w	r2, r5, #24
  400ae2:	2101      	movs	r1, #1
  400ae4:	4620      	mov	r0, r4
  400ae6:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_5, ADC_1_ch5_buf, ADC_1_CH5_BUF_SIZE);
  400ae8:	2310      	movs	r3, #16
  400aea:	f105 0228 	add.w	r2, r5, #40	; 0x28
  400aee:	2105      	movs	r1, #5
  400af0:	4620      	mov	r0, r4
  400af2:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_6, ADC_1_ch6_buf, ADC_1_CH6_BUF_SIZE);
  400af4:	2310      	movs	r3, #16
  400af6:	f105 0238 	add.w	r2, r5, #56	; 0x38
  400afa:	2106      	movs	r1, #6
  400afc:	4620      	mov	r0, r4
  400afe:	47b0      	blx	r6
	((Pio *)hw)->PIO_PDR = PIO_PSR_P31;
}

static inline void hri_pio_set_PSR_reg(const void *const hw, hri_pio_psr_reg_t mask)
{
	((Pio *)hw)->PIO_PER = mask;
  400b00:	2202      	movs	r2, #2
  400b02:	4b0e      	ldr	r3, [pc, #56]	; (400b3c <ADC_1_init+0xa4>)
  400b04:	601a      	str	r2, [r3, #0]
  400b06:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400b0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400b0e:	601a      	str	r2, [r3, #0]
  400b10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400b14:	601a      	str	r2, [r3, #0]
  400b16:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400b1a:	601a      	str	r2, [r3, #0]
	gpio_set_pin_function(PIN_ADC_CURR_C, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_TEMP_1, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_SUPPL_VOLTAGE, GPIO_PIN_FUNCTION_OFF);
}
  400b1c:	b005      	add	sp, #20
  400b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b20:	400e0600 	.word	0x400e0600
  400b24:	20400264 	.word	0x20400264
  400b28:	204006d8 	.word	0x204006d8
  400b2c:	20400578 	.word	0x20400578
  400b30:	40064000 	.word	0x40064000
  400b34:	00401099 	.word	0x00401099
  400b38:	00401141 	.word	0x00401141
  400b3c:	400e1000 	.word	0x400e1000

00400b40 <ADC_0_init>:
{
  400b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b44:	b084      	sub	sp, #16
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400b46:	4b2a      	ldr	r3, [pc, #168]	; (400bf0 <ADC_0_init+0xb0>)
  400b48:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400b4a:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  400b4e:	d103      	bne.n	400b58 <ADC_0_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400b50:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400b54:	4b26      	ldr	r3, [pc, #152]	; (400bf0 <ADC_0_init+0xb0>)
  400b56:	611a      	str	r2, [r3, #16]
	adc_async_init(&ADC_0, AFEC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
  400b58:	4d26      	ldr	r5, [pc, #152]	; (400bf4 <ADC_0_init+0xb4>)
  400b5a:	4c27      	ldr	r4, [pc, #156]	; (400bf8 <ADC_0_init+0xb8>)
  400b5c:	2600      	movs	r6, #0
  400b5e:	9602      	str	r6, [sp, #8]
  400b60:	4b26      	ldr	r3, [pc, #152]	; (400bfc <ADC_0_init+0xbc>)
  400b62:	9301      	str	r3, [sp, #4]
  400b64:	2706      	movs	r7, #6
  400b66:	9700      	str	r7, [sp, #0]
  400b68:	230a      	movs	r3, #10
  400b6a:	f105 0248 	add.w	r2, r5, #72	; 0x48
  400b6e:	4924      	ldr	r1, [pc, #144]	; (400c00 <ADC_0_init+0xc0>)
  400b70:	4620      	mov	r0, r4
  400b72:	f8df 809c 	ldr.w	r8, [pc, #156]	; 400c10 <ADC_0_init+0xd0>
  400b76:	47c0      	blx	r8
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_0, ADC_0_ch0_buf, ADC_0_CH0_BUF_SIZE);
  400b78:	2310      	movs	r3, #16
  400b7a:	f105 0254 	add.w	r2, r5, #84	; 0x54
  400b7e:	4631      	mov	r1, r6
  400b80:	4620      	mov	r0, r4
  400b82:	4e20      	ldr	r6, [pc, #128]	; (400c04 <ADC_0_init+0xc4>)
  400b84:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_2, ADC_0_ch2_buf, ADC_0_CH2_BUF_SIZE);
  400b86:	2310      	movs	r3, #16
  400b88:	f105 0264 	add.w	r2, r5, #100	; 0x64
  400b8c:	2102      	movs	r1, #2
  400b8e:	4620      	mov	r0, r4
  400b90:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_5, ADC_0_ch5_buf, ADC_0_CH5_BUF_SIZE);
  400b92:	2310      	movs	r3, #16
  400b94:	f105 0274 	add.w	r2, r5, #116	; 0x74
  400b98:	2105      	movs	r1, #5
  400b9a:	4620      	mov	r0, r4
  400b9c:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_6, ADC_0_ch6_buf, ADC_0_CH6_BUF_SIZE);
  400b9e:	2310      	movs	r3, #16
  400ba0:	f105 0284 	add.w	r2, r5, #132	; 0x84
  400ba4:	4639      	mov	r1, r7
  400ba6:	4620      	mov	r0, r4
  400ba8:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_8, ADC_0_ch8_buf, ADC_0_CH8_BUF_SIZE);
  400baa:	2310      	movs	r3, #16
  400bac:	f105 0294 	add.w	r2, r5, #148	; 0x94
  400bb0:	2108      	movs	r1, #8
  400bb2:	4620      	mov	r0, r4
  400bb4:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_10, ADC_0_ch10_buf, ADC_0_CH10_BUF_SIZE);
  400bb6:	2310      	movs	r3, #16
  400bb8:	f105 02a4 	add.w	r2, r5, #164	; 0xa4
  400bbc:	210a      	movs	r1, #10
  400bbe:	4620      	mov	r0, r4
  400bc0:	47b0      	blx	r6
  400bc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400bc6:	4b10      	ldr	r3, [pc, #64]	; (400c08 <ADC_0_init+0xc8>)
  400bc8:	601a      	str	r2, [r3, #0]
  400bca:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400bce:	2208      	movs	r2, #8
  400bd0:	601a      	str	r2, [r3, #0]
  400bd2:	2204      	movs	r2, #4
  400bd4:	601a      	str	r2, [r3, #0]
  400bd6:	4a0d      	ldr	r2, [pc, #52]	; (400c0c <ADC_0_init+0xcc>)
  400bd8:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400bdc:	6011      	str	r1, [r2, #0]
  400bde:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400be2:	6011      	str	r1, [r2, #0]
  400be4:	2201      	movs	r2, #1
  400be6:	601a      	str	r2, [r3, #0]
}
  400be8:	b004      	add	sp, #16
  400bea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400bee:	bf00      	nop
  400bf0:	400e0600 	.word	0x400e0600
  400bf4:	20400264 	.word	0x20400264
  400bf8:	20400600 	.word	0x20400600
  400bfc:	2040062c 	.word	0x2040062c
  400c00:	4003c000 	.word	0x4003c000
  400c04:	00401141 	.word	0x00401141
  400c08:	400e1400 	.word	0x400e1400
  400c0c:	400e0e00 	.word	0x400e0e00
  400c10:	00401099 	.word	0x00401099

00400c14 <EXTERNAL_IRQ_D_init>:
	((Pio *)hw)->PIO_ODR = ~data;
}

static inline void hri_pio_clear_OSR_reg(const void *const hw, hri_pio_osr_reg_t mask)
{
	((Pio *)hw)->PIO_ODR = mask;
  400c14:	4b04      	ldr	r3, [pc, #16]	; (400c28 <EXTERNAL_IRQ_D_init+0x14>)
  400c16:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400c1a:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = ~data;
}

static inline void hri_pio_clear_PUSR_reg(const void *const hw, hri_pio_pusr_reg_t mask)
{
	((Pio *)hw)->PIO_PUDR = mask;
  400c1c:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = ~data;
}

static inline void hri_pio_clear_PPDSR_reg(const void *const hw, hri_pio_ppdsr_reg_t mask)
{
	((Pio *)hw)->PIO_PPDDR = mask;
  400c1e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400c22:	601a      	str	r2, [r3, #0]
  400c24:	4770      	bx	lr
  400c26:	bf00      	nop
  400c28:	400e1400 	.word	0x400e1400

00400c2c <EXTERNAL_IRQ_B_init>:
	((Pio *)hw)->PIO_ODR = mask;
  400c2c:	4b04      	ldr	r3, [pc, #16]	; (400c40 <EXTERNAL_IRQ_B_init+0x14>)
  400c2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400c32:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400c34:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400c36:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400c3a:	601a      	str	r2, [r3, #0]
  400c3c:	4770      	bx	lr
  400c3e:	bf00      	nop
  400c40:	400e1000 	.word	0x400e1000

00400c44 <EXTERNAL_IRQ_A_init>:
	((Pio *)hw)->PIO_ODR = mask;
  400c44:	4b06      	ldr	r3, [pc, #24]	; (400c60 <EXTERNAL_IRQ_A_init+0x1c>)
  400c46:	2204      	movs	r2, #4
  400c48:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400c4a:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400c4c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400c50:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400c52:	2220      	movs	r2, #32
  400c54:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400c56:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400c58:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400c5c:	601a      	str	r2, [r3, #0]
  400c5e:	4770      	bx	lr
  400c60:	400e0e00 	.word	0x400e0e00

00400c64 <PWM_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400c64:	4b16      	ldr	r3, [pc, #88]	; (400cc0 <PWM_0_PORT_init+0x5c>)
  400c66:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c68:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  400c6c:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400c6e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c70:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
  400c74:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400c76:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400c7a:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400c7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c7e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  400c82:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400c84:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c86:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  400c8a:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400c8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400c90:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400c92:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c94:	f022 0202 	bic.w	r2, r2, #2
  400c98:	671a      	str	r2, [r3, #112]	; 0x70
  400c9a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c9c:	f022 0202 	bic.w	r2, r2, #2
  400ca0:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400ca2:	2202      	movs	r2, #2
  400ca4:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400ca6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ca8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400cac:	671a      	str	r2, [r3, #112]	; 0x70
  400cae:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400cb0:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400cb4:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400cb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400cba:	605a      	str	r2, [r3, #4]
  400cbc:	4770      	bx	lr
  400cbe:	bf00      	nop
  400cc0:	400e0e00 	.word	0x400e0e00

00400cc4 <PWM_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400cc4:	4b04      	ldr	r3, [pc, #16]	; (400cd8 <PWM_0_CLOCK_init+0x14>)
  400cc6:	699b      	ldr	r3, [r3, #24]
  400cc8:	2b00      	cmp	r3, #0
  400cca:	db03      	blt.n	400cd4 <PWM_0_CLOCK_init+0x10>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400ccc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400cd0:	4b01      	ldr	r3, [pc, #4]	; (400cd8 <PWM_0_CLOCK_init+0x14>)
  400cd2:	611a      	str	r2, [r3, #16]
  400cd4:	4770      	bx	lr
  400cd6:	bf00      	nop
  400cd8:	400e0600 	.word	0x400e0600

00400cdc <PWM_0_init>:
{
	_pmc_enable_periph_clock(ID_PWM0);
}

void PWM_0_init(void)
{
  400cdc:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
  400cde:	4b06      	ldr	r3, [pc, #24]	; (400cf8 <PWM_0_init+0x1c>)
  400ce0:	4798      	blx	r3
	PWM_0_PORT_init();
  400ce2:	4b06      	ldr	r3, [pc, #24]	; (400cfc <PWM_0_init+0x20>)
  400ce4:	4798      	blx	r3
	pwm_init(&PWM_0, PWM0, _pwm_get_pwm());
  400ce6:	4b06      	ldr	r3, [pc, #24]	; (400d00 <PWM_0_init+0x24>)
  400ce8:	4798      	blx	r3
  400cea:	4602      	mov	r2, r0
  400cec:	4905      	ldr	r1, [pc, #20]	; (400d04 <PWM_0_init+0x28>)
  400cee:	4806      	ldr	r0, [pc, #24]	; (400d08 <PWM_0_init+0x2c>)
  400cf0:	4b06      	ldr	r3, [pc, #24]	; (400d0c <PWM_0_init+0x30>)
  400cf2:	4798      	blx	r3
  400cf4:	bd08      	pop	{r3, pc}
  400cf6:	bf00      	nop
  400cf8:	00400cc5 	.word	0x00400cc5
  400cfc:	00400c65 	.word	0x00400c65
  400d00:	00402361 	.word	0x00402361
  400d04:	40020000 	.word	0x40020000
  400d08:	20400518 	.word	0x20400518
  400d0c:	00401425 	.word	0x00401425

00400d10 <PWM_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400d10:	4b0c      	ldr	r3, [pc, #48]	; (400d44 <PWM_1_PORT_init+0x34>)
  400d12:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400d14:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  400d18:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400d1a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400d20:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400d22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400d26:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400d28:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  400d2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400d2e:	f042 0201 	orr.w	r2, r2, #1
  400d32:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400d34:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d36:	f022 0201 	bic.w	r2, r2, #1
  400d3a:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400d3c:	2201      	movs	r2, #1
  400d3e:	605a      	str	r2, [r3, #4]
  400d40:	4770      	bx	lr
  400d42:	bf00      	nop
  400d44:	400e0e00 	.word	0x400e0e00

00400d48 <PWM_1_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400d48:	4b05      	ldr	r3, [pc, #20]	; (400d60 <PWM_1_CLOCK_init+0x18>)
  400d4a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400d4e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  400d52:	d104      	bne.n	400d5e <PWM_1_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400d54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400d58:	4b01      	ldr	r3, [pc, #4]	; (400d60 <PWM_1_CLOCK_init+0x18>)
  400d5a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400d5e:	4770      	bx	lr
  400d60:	400e0600 	.word	0x400e0600

00400d64 <PWM_1_init>:
{
	_pmc_enable_periph_clock(ID_PWM1);
}

void PWM_1_init(void)
{
  400d64:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
  400d66:	4b06      	ldr	r3, [pc, #24]	; (400d80 <PWM_1_init+0x1c>)
  400d68:	4798      	blx	r3
	PWM_1_PORT_init();
  400d6a:	4b06      	ldr	r3, [pc, #24]	; (400d84 <PWM_1_init+0x20>)
  400d6c:	4798      	blx	r3
	pwm_init(&PWM_1, PWM1, _pwm_get_pwm());
  400d6e:	4b06      	ldr	r3, [pc, #24]	; (400d88 <PWM_1_init+0x24>)
  400d70:	4798      	blx	r3
  400d72:	4602      	mov	r2, r0
  400d74:	4905      	ldr	r1, [pc, #20]	; (400d8c <PWM_1_init+0x28>)
  400d76:	4806      	ldr	r0, [pc, #24]	; (400d90 <PWM_1_init+0x2c>)
  400d78:	4b06      	ldr	r3, [pc, #24]	; (400d94 <PWM_1_init+0x30>)
  400d7a:	4798      	blx	r3
  400d7c:	bd08      	pop	{r3, pc}
  400d7e:	bf00      	nop
  400d80:	00400d49 	.word	0x00400d49
  400d84:	00400d11 	.word	0x00400d11
  400d88:	00402361 	.word	0x00402361
  400d8c:	4005c000 	.word	0x4005c000
  400d90:	204006bc 	.word	0x204006bc
  400d94:	00401425 	.word	0x00401425

00400d98 <ENCODER_A_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400d98:	4b06      	ldr	r3, [pc, #24]	; (400db4 <ENCODER_A_PORT_init+0x1c>)
  400d9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400d9c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400da0:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400da2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400da4:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  400da8:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400daa:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400dae:	605a      	str	r2, [r3, #4]
  400db0:	4770      	bx	lr
  400db2:	bf00      	nop
  400db4:	400e0e00 	.word	0x400e0e00

00400db8 <ENCODER_A_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_A_init(void)
{
  400db8:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400dba:	4b09      	ldr	r3, [pc, #36]	; (400de0 <ENCODER_A_init+0x28>)
  400dbc:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400dbe:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400dc2:	d103      	bne.n	400dcc <ENCODER_A_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400dc4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400dc8:	4b05      	ldr	r3, [pc, #20]	; (400de0 <ENCODER_A_init+0x28>)
  400dca:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	ENCODER_A_PORT_init();
  400dcc:	4b05      	ldr	r3, [pc, #20]	; (400de4 <ENCODER_A_init+0x2c>)
  400dce:	4798      	blx	r3
	timer_init(&ENCODER_A, TC0, _tc_get_timer());
  400dd0:	4b05      	ldr	r3, [pc, #20]	; (400de8 <ENCODER_A_init+0x30>)
  400dd2:	4798      	blx	r3
  400dd4:	4602      	mov	r2, r0
  400dd6:	4905      	ldr	r1, [pc, #20]	; (400dec <ENCODER_A_init+0x34>)
  400dd8:	4805      	ldr	r0, [pc, #20]	; (400df0 <ENCODER_A_init+0x38>)
  400dda:	4b06      	ldr	r3, [pc, #24]	; (400df4 <ENCODER_A_init+0x3c>)
  400ddc:	4798      	blx	r3
  400dde:	bd08      	pop	{r3, pc}
  400de0:	400e0600 	.word	0x400e0600
  400de4:	00400d99 	.word	0x00400d99
  400de8:	004024f7 	.word	0x004024f7
  400dec:	4000c000 	.word	0x4000c000
  400df0:	204005e4 	.word	0x204005e4
  400df4:	00401611 	.word	0x00401611

00400df8 <ENCODER_B_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400df8:	4b06      	ldr	r3, [pc, #24]	; (400e14 <ENCODER_B_PORT_init+0x1c>)
  400dfa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400dfc:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  400e00:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400e02:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e04:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  400e08:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400e0a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400e0e:	605a      	str	r2, [r3, #4]
  400e10:	4770      	bx	lr
  400e12:	bf00      	nop
  400e14:	400e1400 	.word	0x400e1400

00400e18 <ENCODER_B_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_B_init(void)
{
  400e18:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400e1a:	4b0a      	ldr	r3, [pc, #40]	; (400e44 <ENCODER_B_init+0x2c>)
  400e1c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400e20:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  400e24:	d104      	bne.n	400e30 <ENCODER_B_init+0x18>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400e26:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400e2a:	4b06      	ldr	r3, [pc, #24]	; (400e44 <ENCODER_B_init+0x2c>)
  400e2c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	ENCODER_B_PORT_init();
  400e30:	4b05      	ldr	r3, [pc, #20]	; (400e48 <ENCODER_B_init+0x30>)
  400e32:	4798      	blx	r3
	timer_init(&ENCODER_B, TC3, _tc_get_timer());
  400e34:	4b05      	ldr	r3, [pc, #20]	; (400e4c <ENCODER_B_init+0x34>)
  400e36:	4798      	blx	r3
  400e38:	4602      	mov	r2, r0
  400e3a:	4905      	ldr	r1, [pc, #20]	; (400e50 <ENCODER_B_init+0x38>)
  400e3c:	4805      	ldr	r0, [pc, #20]	; (400e54 <ENCODER_B_init+0x3c>)
  400e3e:	4b06      	ldr	r3, [pc, #24]	; (400e58 <ENCODER_B_init+0x40>)
  400e40:	4798      	blx	r3
  400e42:	bd08      	pop	{r3, pc}
  400e44:	400e0600 	.word	0x400e0600
  400e48:	00400df9 	.word	0x00400df9
  400e4c:	004024f7 	.word	0x004024f7
  400e50:	40054000 	.word	0x40054000
  400e54:	20400534 	.word	0x20400534
  400e58:	00401611 	.word	0x00401611

00400e5c <delay_driver_init>:
}

void delay_driver_init(void)
{
  400e5c:	b508      	push	{r3, lr}
	delay_init(SysTick);
  400e5e:	4802      	ldr	r0, [pc, #8]	; (400e68 <delay_driver_init+0xc>)
  400e60:	4b02      	ldr	r3, [pc, #8]	; (400e6c <delay_driver_init+0x10>)
  400e62:	4798      	blx	r3
  400e64:	bd08      	pop	{r3, pc}
  400e66:	bf00      	nop
  400e68:	e000e010 	.word	0xe000e010
  400e6c:	00401255 	.word	0x00401255

00400e70 <EDBG_COM_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400e70:	4b0f      	ldr	r3, [pc, #60]	; (400eb0 <EDBG_COM_PORT_init+0x40>)
  400e72:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e74:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400e78:	671a      	str	r2, [r3, #112]	; 0x70
  400e7a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e7c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400e80:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400e82:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400e86:	605a      	str	r2, [r3, #4]
}

static inline void hri_matrix_set_CCFG_SYSIO_reg(const void *const hw, hri_matrix_ccfg_sysio_reg_t mask)
{
	MATRIX_CRITICAL_SECTION_ENTER();
	((Matrix *)hw)->CCFG_SYSIO |= mask;
  400e88:	4a0a      	ldr	r2, [pc, #40]	; (400eb4 <EDBG_COM_PORT_init+0x44>)
  400e8a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400e8e:	f043 0310 	orr.w	r3, r3, #16
  400e92:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400e96:	4b08      	ldr	r3, [pc, #32]	; (400eb8 <EDBG_COM_PORT_init+0x48>)
  400e98:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400e9a:	f042 0210 	orr.w	r2, r2, #16
  400e9e:	671a      	str	r2, [r3, #112]	; 0x70
  400ea0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400ea2:	f042 0210 	orr.w	r2, r2, #16
  400ea6:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400ea8:	2210      	movs	r2, #16
  400eaa:	605a      	str	r2, [r3, #4]
  400eac:	4770      	bx	lr
  400eae:	bf00      	nop
  400eb0:	400e0e00 	.word	0x400e0e00
  400eb4:	40088000 	.word	0x40088000
  400eb8:	400e1000 	.word	0x400e1000

00400ebc <EDBG_COM_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400ebc:	4b04      	ldr	r3, [pc, #16]	; (400ed0 <EDBG_COM_CLOCK_init+0x14>)
  400ebe:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400ec0:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400ec4:	d103      	bne.n	400ece <EDBG_COM_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400ec6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400eca:	4b01      	ldr	r3, [pc, #4]	; (400ed0 <EDBG_COM_CLOCK_init+0x14>)
  400ecc:	611a      	str	r2, [r3, #16]
  400ece:	4770      	bx	lr
  400ed0:	400e0600 	.word	0x400e0600

00400ed4 <EDBG_COM_init>:
{
	_pmc_enable_periph_clock(ID_USART1);
}

void EDBG_COM_init(void)
{
  400ed4:	b508      	push	{r3, lr}
	EDBG_COM_CLOCK_init();
  400ed6:	4b06      	ldr	r3, [pc, #24]	; (400ef0 <EDBG_COM_init+0x1c>)
  400ed8:	4798      	blx	r3
	EDBG_COM_PORT_init();
  400eda:	4b06      	ldr	r3, [pc, #24]	; (400ef4 <EDBG_COM_init+0x20>)
  400edc:	4798      	blx	r3
	usart_sync_init(&EDBG_COM, USART1, _usart_get_usart_sync());
  400ede:	4b06      	ldr	r3, [pc, #24]	; (400ef8 <EDBG_COM_init+0x24>)
  400ee0:	4798      	blx	r3
  400ee2:	4602      	mov	r2, r0
  400ee4:	4905      	ldr	r1, [pc, #20]	; (400efc <EDBG_COM_init+0x28>)
  400ee6:	4806      	ldr	r0, [pc, #24]	; (400f00 <EDBG_COM_init+0x2c>)
  400ee8:	4b06      	ldr	r3, [pc, #24]	; (400f04 <EDBG_COM_init+0x30>)
  400eea:	4798      	blx	r3
  400eec:	bd08      	pop	{r3, pc}
  400eee:	bf00      	nop
  400ef0:	00400ebd 	.word	0x00400ebd
  400ef4:	00400e71 	.word	0x00400e71
  400ef8:	00402739 	.word	0x00402739
  400efc:	40028000 	.word	0x40028000
  400f00:	204005d8 	.word	0x204005d8
  400f04:	00401759 	.word	0x00401759

00400f08 <system_init>:
	CAN_1_PORT_init();
	can_async_init(&CAN_1, MCAN1);
}

void system_init(void)
{
  400f08:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  400f0a:	4b37      	ldr	r3, [pc, #220]	; (400fe8 <system_init+0xe0>)
  400f0c:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400f0e:	4b37      	ldr	r3, [pc, #220]	; (400fec <system_init+0xe4>)
  400f10:	699b      	ldr	r3, [r3, #24]
  400f12:	f413 6f80 	tst.w	r3, #1024	; 0x400
  400f16:	d103      	bne.n	400f20 <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400f18:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400f1c:	4b33      	ldr	r3, [pc, #204]	; (400fec <system_init+0xe4>)
  400f1e:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400f20:	4b32      	ldr	r3, [pc, #200]	; (400fec <system_init+0xe4>)
  400f22:	699b      	ldr	r3, [r3, #24]
  400f24:	f413 6f00 	tst.w	r3, #2048	; 0x800
  400f28:	d103      	bne.n	400f32 <system_init+0x2a>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400f2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400f2e:	4b2f      	ldr	r3, [pc, #188]	; (400fec <system_init+0xe4>)
  400f30:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400f32:	4b2e      	ldr	r3, [pc, #184]	; (400fec <system_init+0xe4>)
  400f34:	699b      	ldr	r3, [r3, #24]
  400f36:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  400f3a:	d103      	bne.n	400f44 <system_init+0x3c>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400f3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400f40:	4b2a      	ldr	r3, [pc, #168]	; (400fec <system_init+0xe4>)
  400f42:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400f44:	4b29      	ldr	r3, [pc, #164]	; (400fec <system_init+0xe4>)
  400f46:	699b      	ldr	r3, [r3, #24]
  400f48:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400f4c:	d103      	bne.n	400f56 <system_init+0x4e>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400f4e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400f52:	4b26      	ldr	r3, [pc, #152]	; (400fec <system_init+0xe4>)
  400f54:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  400f56:	4a26      	ldr	r2, [pc, #152]	; (400ff0 <system_init+0xe8>)
  400f58:	6853      	ldr	r3, [r2, #4]
  400f5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400f5e:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_ODR = mask;
  400f60:	4b24      	ldr	r3, [pc, #144]	; (400ff4 <system_init+0xec>)
  400f62:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400f66:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PPDDR = mask;
  400f68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PUER = mask;
  400f6c:	665a      	str	r2, [r3, #100]	; 0x64
	((Pio *)hw)->PIO_PER = mask;
  400f6e:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400f70:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400f74:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400f76:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400f78:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400f7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400f7e:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400f80:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400f82:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400f84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400f88:	f44f 7080 	mov.w	r0, #256	; 0x100
  400f8c:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400f8e:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400f90:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400f92:	f44f 7000 	mov.w	r0, #512	; 0x200
  400f96:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400f98:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400f9a:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400f9c:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400fa0:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400fa2:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400fa4:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400fa6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400faa:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400fac:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400fae:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400fb0:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400fb2:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400fb4:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(PIN_GPIO_6, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PIN_GPIO_6, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
  400fb6:	4b10      	ldr	r3, [pc, #64]	; (400ff8 <system_init+0xf0>)
  400fb8:	4798      	blx	r3
	ADC_1_init();
  400fba:	4b10      	ldr	r3, [pc, #64]	; (400ffc <system_init+0xf4>)
  400fbc:	4798      	blx	r3
	EXTERNAL_IRQ_D_init();
  400fbe:	4b10      	ldr	r3, [pc, #64]	; (401000 <system_init+0xf8>)
  400fc0:	4798      	blx	r3
	EXTERNAL_IRQ_B_init();
  400fc2:	4b10      	ldr	r3, [pc, #64]	; (401004 <system_init+0xfc>)
  400fc4:	4798      	blx	r3
	EXTERNAL_IRQ_A_init();
  400fc6:	4b10      	ldr	r3, [pc, #64]	; (401008 <system_init+0x100>)
  400fc8:	4798      	blx	r3

	PWM_0_init();
  400fca:	4b10      	ldr	r3, [pc, #64]	; (40100c <system_init+0x104>)
  400fcc:	4798      	blx	r3

	PWM_1_init();
  400fce:	4b10      	ldr	r3, [pc, #64]	; (401010 <system_init+0x108>)
  400fd0:	4798      	blx	r3
	ENCODER_A_init();
  400fd2:	4b10      	ldr	r3, [pc, #64]	; (401014 <system_init+0x10c>)
  400fd4:	4798      	blx	r3
	ENCODER_B_init();
  400fd6:	4b10      	ldr	r3, [pc, #64]	; (401018 <system_init+0x110>)
  400fd8:	4798      	blx	r3

	delay_driver_init();
  400fda:	4b10      	ldr	r3, [pc, #64]	; (40101c <system_init+0x114>)
  400fdc:	4798      	blx	r3

	EDBG_COM_init();
  400fde:	4b10      	ldr	r3, [pc, #64]	; (401020 <system_init+0x118>)
  400fe0:	4798      	blx	r3

	//CAN_1_init();

	ext_irq_init();
  400fe2:	4b10      	ldr	r3, [pc, #64]	; (401024 <system_init+0x11c>)
  400fe4:	4798      	blx	r3
  400fe6:	bd08      	pop	{r3, pc}
  400fe8:	00401b85 	.word	0x00401b85
  400fec:	400e0600 	.word	0x400e0600
  400ff0:	400e1850 	.word	0x400e1850
  400ff4:	400e0e00 	.word	0x400e0e00
  400ff8:	00400b41 	.word	0x00400b41
  400ffc:	00400a99 	.word	0x00400a99
  401000:	00400c15 	.word	0x00400c15
  401004:	00400c2d 	.word	0x00400c2d
  401008:	00400c45 	.word	0x00400c45
  40100c:	00400cdd 	.word	0x00400cdd
  401010:	00400d65 	.word	0x00400d65
  401014:	00400db9 	.word	0x00400db9
  401018:	00400e19 	.word	0x00400e19
  40101c:	00400e5d 	.word	0x00400e5d
  401020:	00400ed5 	.word	0x00400ed5
  401024:	004012ad 	.word	0x004012ad

00401028 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
  401028:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
  40102a:	6983      	ldr	r3, [r0, #24]
  40102c:	b103      	cbz	r3, 401030 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
  40102e:	4798      	blx	r3
  401030:	bd08      	pop	{r3, pc}

00401032 <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
  401032:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
  401034:	69c3      	ldr	r3, [r0, #28]
  401036:	b103      	cbz	r3, 40103a <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
  401038:	4798      	blx	r3
  40103a:	bd08      	pop	{r3, pc}

0040103c <adc_async_channel_conversion_done>:
{
  40103c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401040:	4605      	mov	r5, r0
  401042:	4688      	mov	r8, r1
  401044:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
  401046:	6a03      	ldr	r3, [r0, #32]
  401048:	5c5b      	ldrb	r3, [r3, r1]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
  40104a:	6a87      	ldr	r7, [r0, #40]	; 0x28
  40104c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  401050:	00de      	lsls	r6, r3, #3
  401052:	19bc      	adds	r4, r7, r6
	ringbuffer_put(&descr_ch->convert, data);
  401054:	f104 0a04 	add.w	sl, r4, #4
  401058:	b2d1      	uxtb	r1, r2
  40105a:	4650      	mov	r0, sl
  40105c:	4b0c      	ldr	r3, [pc, #48]	; (401090 <adc_async_channel_conversion_done+0x54>)
  40105e:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
  401060:	4628      	mov	r0, r5
  401062:	4b0c      	ldr	r3, [pc, #48]	; (401094 <adc_async_channel_conversion_done+0x58>)
  401064:	4798      	blx	r3
  401066:	2801      	cmp	r0, #1
  401068:	d907      	bls.n	40107a <adc_async_channel_conversion_done+0x3e>
		ringbuffer_put(&descr_ch->convert, data >> 8);
  40106a:	ea4f 2119 	mov.w	r1, r9, lsr #8
  40106e:	4650      	mov	r0, sl
  401070:	4b07      	ldr	r3, [pc, #28]	; (401090 <adc_async_channel_conversion_done+0x54>)
  401072:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
  401074:	8aa3      	ldrh	r3, [r4, #20]
  401076:	3301      	adds	r3, #1
  401078:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
  40107a:	8aa3      	ldrh	r3, [r4, #20]
  40107c:	3301      	adds	r3, #1
  40107e:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
  401080:	59bb      	ldr	r3, [r7, r6]
  401082:	b113      	cbz	r3, 40108a <adc_async_channel_conversion_done+0x4e>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
  401084:	4641      	mov	r1, r8
  401086:	4628      	mov	r0, r5
  401088:	4798      	blx	r3
  40108a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40108e:	bf00      	nop
  401090:	00401871 	.word	0x00401871
  401094:	00401b81 	.word	0x00401b81

00401098 <adc_async_init>:
{
  401098:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40109c:	4616      	mov	r6, r2
  40109e:	461c      	mov	r4, r3
  4010a0:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
  4010a4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  4010a6:	4607      	mov	r7, r0
  4010a8:	4689      	mov	r9, r1
  4010aa:	2800      	cmp	r0, #0
  4010ac:	bf18      	it	ne
  4010ae:	2900      	cmpne	r1, #0
  4010b0:	d00b      	beq.n	4010ca <adc_async_init+0x32>
  4010b2:	1c13      	adds	r3, r2, #0
  4010b4:	bf18      	it	ne
  4010b6:	2301      	movne	r3, #1
  4010b8:	f1b8 0f00 	cmp.w	r8, #0
  4010bc:	d017      	beq.n	4010ee <adc_async_init+0x56>
  4010be:	b1b3      	cbz	r3, 4010ee <adc_async_init+0x56>
  4010c0:	b10d      	cbz	r5, 4010c6 <adc_async_init+0x2e>
  4010c2:	2001      	movs	r0, #1
  4010c4:	e002      	b.n	4010cc <adc_async_init+0x34>
  4010c6:	2000      	movs	r0, #0
  4010c8:	e000      	b.n	4010cc <adc_async_init+0x34>
  4010ca:	2000      	movs	r0, #0
  4010cc:	f8df b068 	ldr.w	fp, [pc, #104]	; 401138 <adc_async_init+0xa0>
  4010d0:	223f      	movs	r2, #63	; 0x3f
  4010d2:	4659      	mov	r1, fp
  4010d4:	f8df a064 	ldr.w	sl, [pc, #100]	; 40113c <adc_async_init+0xa4>
  4010d8:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
  4010da:	1c60      	adds	r0, r4, #1
  4010dc:	2240      	movs	r2, #64	; 0x40
  4010de:	4659      	mov	r1, fp
  4010e0:	4580      	cmp	r8, r0
  4010e2:	bfcc      	ite	gt
  4010e4:	2000      	movgt	r0, #0
  4010e6:	2001      	movle	r0, #1
  4010e8:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
  4010ea:	2300      	movs	r3, #0
  4010ec:	e005      	b.n	4010fa <adc_async_init+0x62>
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  4010ee:	2000      	movs	r0, #0
  4010f0:	e7ec      	b.n	4010cc <adc_async_init+0x34>
		channel_map[i] = 0xFF;
  4010f2:	22ff      	movs	r2, #255	; 0xff
  4010f4:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
  4010f6:	3301      	adds	r3, #1
  4010f8:	b2db      	uxtb	r3, r3
  4010fa:	42a3      	cmp	r3, r4
  4010fc:	d9f9      	bls.n	4010f2 <adc_async_init+0x5a>
	descr->channel_map    = channel_map;
  4010fe:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
  401100:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
  401104:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
  401108:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
  40110a:	4649      	mov	r1, r9
  40110c:	4638      	mov	r0, r7
  40110e:	4b06      	ldr	r3, [pc, #24]	; (401128 <adc_async_init+0x90>)
  401110:	4798      	blx	r3
	if (init_status) {
  401112:	4603      	mov	r3, r0
  401114:	b928      	cbnz	r0, 401122 <adc_async_init+0x8a>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
  401116:	4a05      	ldr	r2, [pc, #20]	; (40112c <adc_async_init+0x94>)
  401118:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
  40111a:	4a05      	ldr	r2, [pc, #20]	; (401130 <adc_async_init+0x98>)
  40111c:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
  40111e:	4a05      	ldr	r2, [pc, #20]	; (401134 <adc_async_init+0x9c>)
  401120:	607a      	str	r2, [r7, #4]
}
  401122:	4618      	mov	r0, r3
  401124:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401128:	00401ac1 	.word	0x00401ac1
  40112c:	0040103d 	.word	0x0040103d
  401130:	00401029 	.word	0x00401029
  401134:	00401033 	.word	0x00401033
  401138:	00405d14 	.word	0x00405d14
  40113c:	004017cd 	.word	0x004017cd

00401140 <adc_async_register_channel_buffer>:
{
  401140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401144:	460e      	mov	r6, r1
  401146:	461f      	mov	r7, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401148:	4605      	mov	r5, r0
  40114a:	4690      	mov	r8, r2
  40114c:	2800      	cmp	r0, #0
  40114e:	bf18      	it	ne
  401150:	2a00      	cmpne	r2, #0
  401152:	d002      	beq.n	40115a <adc_async_register_channel_buffer+0x1a>
  401154:	b9c3      	cbnz	r3, 401188 <adc_async_register_channel_buffer+0x48>
  401156:	2000      	movs	r0, #0
  401158:	e000      	b.n	40115c <adc_async_register_channel_buffer+0x1c>
  40115a:	2000      	movs	r0, #0
  40115c:	f8df 9094 	ldr.w	r9, [pc, #148]	; 4011f4 <adc_async_register_channel_buffer+0xb4>
  401160:	2266      	movs	r2, #102	; 0x66
  401162:	4649      	mov	r1, r9
  401164:	4c21      	ldr	r4, [pc, #132]	; (4011ec <adc_async_register_channel_buffer+0xac>)
  401166:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
  401168:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
  40116c:	2267      	movs	r2, #103	; 0x67
  40116e:	4649      	mov	r1, r9
  401170:	42b0      	cmp	r0, r6
  401172:	bf34      	ite	cc
  401174:	2000      	movcc	r0, #0
  401176:	2001      	movcs	r0, #1
  401178:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
  40117a:	6a29      	ldr	r1, [r5, #32]
  40117c:	5d8b      	ldrb	r3, [r1, r6]
  40117e:	2bff      	cmp	r3, #255	; 0xff
  401180:	d12b      	bne.n	4011da <adc_async_register_channel_buffer+0x9a>
  401182:	2400      	movs	r4, #0
  401184:	4623      	mov	r3, r4
  401186:	e003      	b.n	401190 <adc_async_register_channel_buffer+0x50>
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401188:	2001      	movs	r0, #1
  40118a:	e7e7      	b.n	40115c <adc_async_register_channel_buffer+0x1c>
	for (i = 0; i <= descr->channel_max; i++) {
  40118c:	3301      	adds	r3, #1
  40118e:	b2db      	uxtb	r3, r3
  401190:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
  401194:	4293      	cmp	r3, r2
  401196:	d805      	bhi.n	4011a4 <adc_async_register_channel_buffer+0x64>
		if (descr->channel_map[i] != 0xFF) {
  401198:	5cca      	ldrb	r2, [r1, r3]
  40119a:	2aff      	cmp	r2, #255	; 0xff
  40119c:	d0f6      	beq.n	40118c <adc_async_register_channel_buffer+0x4c>
			index++;
  40119e:	3401      	adds	r4, #1
  4011a0:	b2e4      	uxtb	r4, r4
  4011a2:	e7f3      	b.n	40118c <adc_async_register_channel_buffer+0x4c>
	if (index > descr->channel_amount) {
  4011a4:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
  4011a8:	429c      	cmp	r4, r3
  4011aa:	d819      	bhi.n	4011e0 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
  4011ac:	6aa8      	ldr	r0, [r5, #40]	; 0x28
  4011ae:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  4011b2:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  4011b6:	4448      	add	r0, r9
  4011b8:	463a      	mov	r2, r7
  4011ba:	4641      	mov	r1, r8
  4011bc:	3004      	adds	r0, #4
  4011be:	4b0c      	ldr	r3, [pc, #48]	; (4011f0 <adc_async_register_channel_buffer+0xb0>)
  4011c0:	4798      	blx	r3
  4011c2:	4602      	mov	r2, r0
  4011c4:	b978      	cbnz	r0, 4011e6 <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
  4011c6:	6a2b      	ldr	r3, [r5, #32]
  4011c8:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
  4011ca:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4011cc:	4499      	add	r9, r3
  4011ce:	2300      	movs	r3, #0
  4011d0:	f8a9 3014 	strh.w	r3, [r9, #20]
}
  4011d4:	4610      	mov	r0, r2
  4011d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
  4011da:	f06f 020c 	mvn.w	r2, #12
  4011de:	e7f9      	b.n	4011d4 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
  4011e0:	f06f 021b 	mvn.w	r2, #27
  4011e4:	e7f6      	b.n	4011d4 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
  4011e6:	f06f 020c 	mvn.w	r2, #12
  4011ea:	e7f3      	b.n	4011d4 <adc_async_register_channel_buffer+0x94>
  4011ec:	004017cd 	.word	0x004017cd
  4011f0:	0040182d 	.word	0x0040182d
  4011f4:	00405d14 	.word	0x00405d14

004011f8 <adc_async_enable_channel>:
{
  4011f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4011fa:	460d      	mov	r5, r1
	ASSERT(descr);
  4011fc:	4f0b      	ldr	r7, [pc, #44]	; (40122c <adc_async_enable_channel+0x34>)
  4011fe:	4604      	mov	r4, r0
  401200:	2283      	movs	r2, #131	; 0x83
  401202:	4639      	mov	r1, r7
  401204:	3000      	adds	r0, #0
  401206:	bf18      	it	ne
  401208:	2001      	movne	r0, #1
  40120a:	4e09      	ldr	r6, [pc, #36]	; (401230 <adc_async_enable_channel+0x38>)
  40120c:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
  40120e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
  401212:	2284      	movs	r2, #132	; 0x84
  401214:	4639      	mov	r1, r7
  401216:	42a8      	cmp	r0, r5
  401218:	bf34      	ite	cc
  40121a:	2000      	movcc	r0, #0
  40121c:	2001      	movcs	r0, #1
  40121e:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
  401220:	4629      	mov	r1, r5
  401222:	4620      	mov	r0, r4
  401224:	4b03      	ldr	r3, [pc, #12]	; (401234 <adc_async_enable_channel+0x3c>)
  401226:	4798      	blx	r3
}
  401228:	2000      	movs	r0, #0
  40122a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40122c:	00405d14 	.word	0x00405d14
  401230:	004017cd 	.word	0x004017cd
  401234:	00401b75 	.word	0x00401b75

00401238 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401238:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  40123c:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40123e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  401240:	f3bf 8f5f 	dmb	sy
  401244:	4770      	bx	lr

00401246 <atomic_leave_critical>:
  401246:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  40124a:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  40124c:	f383 8810 	msr	PRIMASK, r3
  401250:	4770      	bx	lr
	...

00401254 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  401254:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  401256:	4b02      	ldr	r3, [pc, #8]	; (401260 <delay_init+0xc>)
  401258:	6018      	str	r0, [r3, #0]
  40125a:	4b02      	ldr	r3, [pc, #8]	; (401264 <delay_init+0x10>)
  40125c:	4798      	blx	r3
  40125e:	bd08      	pop	{r3, pc}
  401260:	20400318 	.word	0x20400318
  401264:	00402379 	.word	0x00402379

00401268 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
  401268:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
  40126a:	2504      	movs	r5, #4
  40126c:	2400      	movs	r4, #0

	while (upper >= lower) {
  40126e:	e007      	b.n	401280 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
  401270:	4a0d      	ldr	r2, [pc, #52]	; (4012a8 <process_ext_irq+0x40>)
  401272:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  401276:	b1b3      	cbz	r3, 4012a6 <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
  401278:	4798      	blx	r3
  40127a:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
  40127c:	3a01      	subs	r2, #1
  40127e:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
  401280:	42ac      	cmp	r4, r5
  401282:	d810      	bhi.n	4012a6 <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
  401284:	192b      	adds	r3, r5, r4
  401286:	105b      	asrs	r3, r3, #1
  401288:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
  40128a:	2a03      	cmp	r2, #3
  40128c:	d80b      	bhi.n	4012a6 <process_ext_irq+0x3e>
  40128e:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
  401290:	4905      	ldr	r1, [pc, #20]	; (4012a8 <process_ext_irq+0x40>)
  401292:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  401296:	6849      	ldr	r1, [r1, #4]
  401298:	4281      	cmp	r1, r0
  40129a:	d0e9      	beq.n	401270 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
  40129c:	4281      	cmp	r1, r0
  40129e:	d2ed      	bcs.n	40127c <process_ext_irq+0x14>
			lower = middle + 1;
  4012a0:	3201      	adds	r2, #1
  4012a2:	b2d4      	uxtb	r4, r2
  4012a4:	e7ec      	b.n	401280 <process_ext_irq+0x18>
  4012a6:	bd38      	pop	{r3, r4, r5, pc}
  4012a8:	2040031c 	.word	0x2040031c

004012ac <ext_irq_init>:
{
  4012ac:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  4012ae:	2300      	movs	r3, #0
  4012b0:	e00a      	b.n	4012c8 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
  4012b2:	4a08      	ldr	r2, [pc, #32]	; (4012d4 <ext_irq_init+0x28>)
  4012b4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  4012b8:	f04f 30ff 	mov.w	r0, #4294967295
  4012bc:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
  4012be:	2100      	movs	r1, #0
  4012c0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  4012c4:	3301      	adds	r3, #1
  4012c6:	b29b      	uxth	r3, r3
  4012c8:	2b03      	cmp	r3, #3
  4012ca:	d9f2      	bls.n	4012b2 <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
  4012cc:	4802      	ldr	r0, [pc, #8]	; (4012d8 <ext_irq_init+0x2c>)
  4012ce:	4b03      	ldr	r3, [pc, #12]	; (4012dc <ext_irq_init+0x30>)
  4012d0:	4798      	blx	r3
}
  4012d2:	bd08      	pop	{r3, pc}
  4012d4:	2040031c 	.word	0x2040031c
  4012d8:	00401269 	.word	0x00401269
  4012dc:	00401ee1 	.word	0x00401ee1

004012e0 <ext_irq_register>:
{
  4012e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4012e2:	b083      	sub	sp, #12
  4012e4:	4605      	mov	r5, r0
	uint8_t i = 0, j = 0;
  4012e6:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
  4012e8:	2b03      	cmp	r3, #3
  4012ea:	d80e      	bhi.n	40130a <ext_irq_register+0x2a>
		if (ext_irqs[i].pin == pin) {
  4012ec:	4618      	mov	r0, r3
  4012ee:	4a2e      	ldr	r2, [pc, #184]	; (4013a8 <ext_irq_register+0xc8>)
  4012f0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  4012f4:	6852      	ldr	r2, [r2, #4]
  4012f6:	42aa      	cmp	r2, r5
  4012f8:	d002      	beq.n	401300 <ext_irq_register+0x20>
	for (; i < EXT_IRQ_AMOUNT; i++) {
  4012fa:	3301      	adds	r3, #1
  4012fc:	b2db      	uxtb	r3, r3
  4012fe:	e7f3      	b.n	4012e8 <ext_irq_register+0x8>
			ext_irqs[i].cb = cb;
  401300:	4b29      	ldr	r3, [pc, #164]	; (4013a8 <ext_irq_register+0xc8>)
  401302:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
			found          = true;
  401306:	2701      	movs	r7, #1
			break;
  401308:	e000      	b.n	40130c <ext_irq_register+0x2c>
	bool    found = false;
  40130a:	2700      	movs	r7, #0
	if (NULL == cb) {
  40130c:	b159      	cbz	r1, 401326 <ext_irq_register+0x46>
	if (!found) {
  40130e:	2f00      	cmp	r7, #0
  401310:	d13d      	bne.n	40138e <ext_irq_register+0xae>
  401312:	2600      	movs	r6, #0
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401314:	2e03      	cmp	r6, #3
  401316:	d813      	bhi.n	401340 <ext_irq_register+0x60>
			if (NULL == ext_irqs[i].cb) {
  401318:	4b23      	ldr	r3, [pc, #140]	; (4013a8 <ext_irq_register+0xc8>)
  40131a:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  40131e:	b143      	cbz	r3, 401332 <ext_irq_register+0x52>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401320:	3601      	adds	r6, #1
  401322:	b2f6      	uxtb	r6, r6
  401324:	e7f6      	b.n	401314 <ext_irq_register+0x34>
		if (!found) {
  401326:	2f00      	cmp	r7, #0
  401328:	d038      	beq.n	40139c <ext_irq_register+0xbc>
		return _ext_irq_enable(pin, false);
  40132a:	4628      	mov	r0, r5
  40132c:	4b1f      	ldr	r3, [pc, #124]	; (4013ac <ext_irq_register+0xcc>)
  40132e:	4798      	blx	r3
  401330:	e032      	b.n	401398 <ext_irq_register+0xb8>
				ext_irqs[i].cb  = cb;
  401332:	4b1d      	ldr	r3, [pc, #116]	; (4013a8 <ext_irq_register+0xc8>)
  401334:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
				ext_irqs[i].pin = pin;
  401338:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40133c:	605d      	str	r5, [r3, #4]
				found           = true;
  40133e:	2701      	movs	r7, #1
  401340:	2300      	movs	r3, #0
  401342:	e001      	b.n	401348 <ext_irq_register+0x68>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
  401344:	3301      	adds	r3, #1
  401346:	b2db      	uxtb	r3, r3
  401348:	2b03      	cmp	r3, #3
  40134a:	bf98      	it	ls
  40134c:	2e03      	cmpls	r6, #3
  40134e:	d81e      	bhi.n	40138e <ext_irq_register+0xae>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
  401350:	46b6      	mov	lr, r6
  401352:	4a15      	ldr	r2, [pc, #84]	; (4013a8 <ext_irq_register+0xc8>)
  401354:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  401358:	6848      	ldr	r0, [r1, #4]
  40135a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  40135e:	6852      	ldr	r2, [r2, #4]
  401360:	4290      	cmp	r0, r2
  401362:	d2ef      	bcs.n	401344 <ext_irq_register+0x64>
  401364:	f1b2 3fff 	cmp.w	r2, #4294967295
  401368:	d0ec      	beq.n	401344 <ext_irq_register+0x64>
				struct ext_irq tmp = ext_irqs[j];
  40136a:	4c0f      	ldr	r4, [pc, #60]	; (4013a8 <ext_irq_register+0xc8>)
  40136c:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  401370:	e892 0003 	ldmia.w	r2, {r0, r1}
  401374:	e88d 0003 	stmia.w	sp, {r0, r1}
				ext_irqs[j] = ext_irqs[i];
  401378:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  40137c:	e894 0003 	ldmia.w	r4, {r0, r1}
  401380:	e882 0003 	stmia.w	r2, {r0, r1}
				ext_irqs[i] = tmp;
  401384:	e89d 0003 	ldmia.w	sp, {r0, r1}
  401388:	e884 0003 	stmia.w	r4, {r0, r1}
  40138c:	e7da      	b.n	401344 <ext_irq_register+0x64>
	if (!found) {
  40138e:	b147      	cbz	r7, 4013a2 <ext_irq_register+0xc2>
	return _ext_irq_enable(pin, true);
  401390:	2101      	movs	r1, #1
  401392:	4628      	mov	r0, r5
  401394:	4b05      	ldr	r3, [pc, #20]	; (4013ac <ext_irq_register+0xcc>)
  401396:	4798      	blx	r3
}
  401398:	b003      	add	sp, #12
  40139a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
  40139c:	f06f 000c 	mvn.w	r0, #12
  4013a0:	e7fa      	b.n	401398 <ext_irq_register+0xb8>
		return ERR_INVALID_ARG;
  4013a2:	f06f 000c 	mvn.w	r0, #12
  4013a6:	e7f7      	b.n	401398 <ext_irq_register+0xb8>
  4013a8:	2040031c 	.word	0x2040031c
  4013ac:	00401f11 	.word	0x00401f11

004013b0 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  4013b0:	b570      	push	{r4, r5, r6, lr}
  4013b2:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  4013b4:	4604      	mov	r4, r0
  4013b6:	460d      	mov	r5, r1
  4013b8:	2800      	cmp	r0, #0
  4013ba:	bf18      	it	ne
  4013bc:	2900      	cmpne	r1, #0
  4013be:	bf14      	ite	ne
  4013c0:	2001      	movne	r0, #1
  4013c2:	2000      	moveq	r0, #0
  4013c4:	2234      	movs	r2, #52	; 0x34
  4013c6:	4904      	ldr	r1, [pc, #16]	; (4013d8 <io_write+0x28>)
  4013c8:	4b04      	ldr	r3, [pc, #16]	; (4013dc <io_write+0x2c>)
  4013ca:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  4013cc:	6823      	ldr	r3, [r4, #0]
  4013ce:	4632      	mov	r2, r6
  4013d0:	4629      	mov	r1, r5
  4013d2:	4620      	mov	r0, r4
  4013d4:	4798      	blx	r3
}
  4013d6:	bd70      	pop	{r4, r5, r6, pc}
  4013d8:	00405d30 	.word	0x00405d30
  4013dc:	004017cd 	.word	0x004017cd

004013e0 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  4013e0:	b570      	push	{r4, r5, r6, lr}
  4013e2:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  4013e4:	4604      	mov	r4, r0
  4013e6:	460d      	mov	r5, r1
  4013e8:	2800      	cmp	r0, #0
  4013ea:	bf18      	it	ne
  4013ec:	2900      	cmpne	r1, #0
  4013ee:	bf14      	ite	ne
  4013f0:	2001      	movne	r0, #1
  4013f2:	2000      	moveq	r0, #0
  4013f4:	223d      	movs	r2, #61	; 0x3d
  4013f6:	4904      	ldr	r1, [pc, #16]	; (401408 <io_read+0x28>)
  4013f8:	4b04      	ldr	r3, [pc, #16]	; (40140c <io_read+0x2c>)
  4013fa:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
  4013fc:	6863      	ldr	r3, [r4, #4]
  4013fe:	4632      	mov	r2, r6
  401400:	4629      	mov	r1, r5
  401402:	4620      	mov	r0, r4
  401404:	4798      	blx	r3
}
  401406:	bd70      	pop	{r4, r5, r6, pc}
  401408:	00405d30 	.word	0x00405d30
  40140c:	004017cd 	.word	0x004017cd

00401410 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
  401410:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
  401412:	6943      	ldr	r3, [r0, #20]
  401414:	b103      	cbz	r3, 401418 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
  401416:	4798      	blx	r3
  401418:	bd08      	pop	{r3, pc}

0040141a <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
  40141a:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
  40141c:	6983      	ldr	r3, [r0, #24]
  40141e:	b103      	cbz	r3, 401422 <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
  401420:	4798      	blx	r3
  401422:	bd08      	pop	{r3, pc}

00401424 <pwm_init>:
{
  401424:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401426:	4604      	mov	r4, r0
  401428:	460d      	mov	r5, r1
  40142a:	2800      	cmp	r0, #0
  40142c:	bf18      	it	ne
  40142e:	2900      	cmpne	r1, #0
  401430:	bf14      	ite	ne
  401432:	2001      	movne	r0, #1
  401434:	2000      	moveq	r0, #0
  401436:	2233      	movs	r2, #51	; 0x33
  401438:	4906      	ldr	r1, [pc, #24]	; (401454 <pwm_init+0x30>)
  40143a:	4b07      	ldr	r3, [pc, #28]	; (401458 <pwm_init+0x34>)
  40143c:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
  40143e:	4629      	mov	r1, r5
  401440:	4620      	mov	r0, r4
  401442:	4b06      	ldr	r3, [pc, #24]	; (40145c <pwm_init+0x38>)
  401444:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
  401446:	4b06      	ldr	r3, [pc, #24]	; (401460 <pwm_init+0x3c>)
  401448:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
  40144a:	4b06      	ldr	r3, [pc, #24]	; (401464 <pwm_init+0x40>)
  40144c:	6063      	str	r3, [r4, #4]
}
  40144e:	2000      	movs	r0, #0
  401450:	bd38      	pop	{r3, r4, r5, pc}
  401452:	bf00      	nop
  401454:	00405d44 	.word	0x00405d44
  401458:	004017cd 	.word	0x004017cd
  40145c:	004020b1 	.word	0x004020b1
  401460:	00401411 	.word	0x00401411
  401464:	0040141b 	.word	0x0040141b

00401468 <pwm_enable>:
{
  401468:	b510      	push	{r4, lr}
	ASSERT(descr);
  40146a:	4604      	mov	r4, r0
  40146c:	224a      	movs	r2, #74	; 0x4a
  40146e:	4909      	ldr	r1, [pc, #36]	; (401494 <pwm_enable+0x2c>)
  401470:	3000      	adds	r0, #0
  401472:	bf18      	it	ne
  401474:	2001      	movne	r0, #1
  401476:	4b08      	ldr	r3, [pc, #32]	; (401498 <pwm_enable+0x30>)
  401478:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
  40147a:	4620      	mov	r0, r4
  40147c:	4b07      	ldr	r3, [pc, #28]	; (40149c <pwm_enable+0x34>)
  40147e:	4798      	blx	r3
  401480:	b920      	cbnz	r0, 40148c <pwm_enable+0x24>
	_pwm_enable(&descr->device);
  401482:	4620      	mov	r0, r4
  401484:	4b06      	ldr	r3, [pc, #24]	; (4014a0 <pwm_enable+0x38>)
  401486:	4798      	blx	r3
	return ERR_NONE;
  401488:	2000      	movs	r0, #0
  40148a:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  40148c:	f06f 0010 	mvn.w	r0, #16
}
  401490:	bd10      	pop	{r4, pc}
  401492:	bf00      	nop
  401494:	00405d44 	.word	0x00405d44
  401498:	004017cd 	.word	0x004017cd
  40149c:	004022d1 	.word	0x004022d1
  4014a0:	004021e9 	.word	0x004021e9

004014a4 <pwm_disable>:
{
  4014a4:	b510      	push	{r4, lr}
	ASSERT(descr);
  4014a6:	4604      	mov	r4, r0
  4014a8:	2258      	movs	r2, #88	; 0x58
  4014aa:	4909      	ldr	r1, [pc, #36]	; (4014d0 <pwm_disable+0x2c>)
  4014ac:	3000      	adds	r0, #0
  4014ae:	bf18      	it	ne
  4014b0:	2001      	movne	r0, #1
  4014b2:	4b08      	ldr	r3, [pc, #32]	; (4014d4 <pwm_disable+0x30>)
  4014b4:	4798      	blx	r3
	if (!_pwm_is_enabled(&descr->device)) {
  4014b6:	4620      	mov	r0, r4
  4014b8:	4b07      	ldr	r3, [pc, #28]	; (4014d8 <pwm_disable+0x34>)
  4014ba:	4798      	blx	r3
  4014bc:	b120      	cbz	r0, 4014c8 <pwm_disable+0x24>
	_pwm_disable(&descr->device);
  4014be:	4620      	mov	r0, r4
  4014c0:	4b06      	ldr	r3, [pc, #24]	; (4014dc <pwm_disable+0x38>)
  4014c2:	4798      	blx	r3
	return ERR_NONE;
  4014c4:	2000      	movs	r0, #0
  4014c6:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  4014c8:	f06f 0010 	mvn.w	r0, #16
}
  4014cc:	bd10      	pop	{r4, pc}
  4014ce:	bf00      	nop
  4014d0:	00405d44 	.word	0x00405d44
  4014d4:	004017cd 	.word	0x004017cd
  4014d8:	004022d1 	.word	0x004022d1
  4014dc:	0040222d 	.word	0x0040222d

004014e0 <pwm_register_callback>:
{
  4014e0:	b570      	push	{r4, r5, r6, lr}
	switch (type) {
  4014e2:	460d      	mov	r5, r1
  4014e4:	b121      	cbz	r1, 4014f0 <pwm_register_callback+0x10>
  4014e6:	2901      	cmp	r1, #1
  4014e8:	d015      	beq.n	401516 <pwm_register_callback+0x36>
		return ERR_INVALID_ARG;
  4014ea:	f06f 000c 	mvn.w	r0, #12
}
  4014ee:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.period = cb;
  4014f0:	6142      	str	r2, [r0, #20]
  4014f2:	4616      	mov	r6, r2
  4014f4:	4604      	mov	r4, r0
	ASSERT(descr);
  4014f6:	2272      	movs	r2, #114	; 0x72
  4014f8:	4908      	ldr	r1, [pc, #32]	; (40151c <pwm_register_callback+0x3c>)
  4014fa:	3000      	adds	r0, #0
  4014fc:	bf18      	it	ne
  4014fe:	2001      	movne	r0, #1
  401500:	4b07      	ldr	r3, [pc, #28]	; (401520 <pwm_register_callback+0x40>)
  401502:	4798      	blx	r3
	_pwm_set_irq_state(&descr->device, (enum _pwm_callback_type)type, NULL != cb);
  401504:	1c32      	adds	r2, r6, #0
  401506:	bf18      	it	ne
  401508:	2201      	movne	r2, #1
  40150a:	4629      	mov	r1, r5
  40150c:	4620      	mov	r0, r4
  40150e:	4b05      	ldr	r3, [pc, #20]	; (401524 <pwm_register_callback+0x44>)
  401510:	4798      	blx	r3
	return ERR_NONE;
  401512:	2000      	movs	r0, #0
  401514:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.error = cb;
  401516:	6182      	str	r2, [r0, #24]
		break;
  401518:	e7eb      	b.n	4014f2 <pwm_register_callback+0x12>
  40151a:	bf00      	nop
  40151c:	00405d44 	.word	0x00405d44
  401520:	004017cd 	.word	0x004017cd
  401524:	00402301 	.word	0x00402301

00401528 <pwm_set_parameters>:
{
  401528:	b570      	push	{r4, r5, r6, lr}
  40152a:	460d      	mov	r5, r1
  40152c:	4616      	mov	r6, r2
	ASSERT(descr);
  40152e:	4604      	mov	r4, r0
  401530:	227c      	movs	r2, #124	; 0x7c
  401532:	4906      	ldr	r1, [pc, #24]	; (40154c <pwm_set_parameters+0x24>)
  401534:	3000      	adds	r0, #0
  401536:	bf18      	it	ne
  401538:	2001      	movne	r0, #1
  40153a:	4b05      	ldr	r3, [pc, #20]	; (401550 <pwm_set_parameters+0x28>)
  40153c:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
  40153e:	4632      	mov	r2, r6
  401540:	4629      	mov	r1, r5
  401542:	4620      	mov	r0, r4
  401544:	4b03      	ldr	r3, [pc, #12]	; (401554 <pwm_set_parameters+0x2c>)
  401546:	4798      	blx	r3
}
  401548:	2000      	movs	r0, #0
  40154a:	bd70      	pop	{r4, r5, r6, pc}
  40154c:	00405d44 	.word	0x00405d44
  401550:	004017cd 	.word	0x004017cd
  401554:	00402271 	.word	0x00402271

00401558 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  401558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  40155a:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  40155c:	b117      	cbz	r7, 401564 <timer_add_timer_task+0xc>
  40155e:	463c      	mov	r4, r7
  401560:	2600      	movs	r6, #0
  401562:	e00b      	b.n	40157c <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  401564:	4b0e      	ldr	r3, [pc, #56]	; (4015a0 <timer_add_timer_task+0x48>)
  401566:	4798      	blx	r3
		return;
  401568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  40156a:	68a5      	ldr	r5, [r4, #8]
  40156c:	442b      	add	r3, r5
  40156e:	1a9b      	subs	r3, r3, r2
  401570:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  401572:	688d      	ldr	r5, [r1, #8]
  401574:	42ab      	cmp	r3, r5
  401576:	d209      	bcs.n	40158c <timer_add_timer_task+0x34>
			break;
		prev = it;
  401578:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  40157a:	6824      	ldr	r4, [r4, #0]
  40157c:	b134      	cbz	r4, 40158c <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  40157e:	6863      	ldr	r3, [r4, #4]
  401580:	4293      	cmp	r3, r2
  401582:	d8f2      	bhi.n	40156a <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  401584:	68a5      	ldr	r5, [r4, #8]
  401586:	1a9b      	subs	r3, r3, r2
  401588:	442b      	add	r3, r5
  40158a:	e7f2      	b.n	401572 <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  40158c:	42bc      	cmp	r4, r7
  40158e:	d003      	beq.n	401598 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  401590:	4630      	mov	r0, r6
  401592:	4b04      	ldr	r3, [pc, #16]	; (4015a4 <timer_add_timer_task+0x4c>)
  401594:	4798      	blx	r3
  401596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  401598:	4b01      	ldr	r3, [pc, #4]	; (4015a0 <timer_add_timer_task+0x48>)
  40159a:	4798      	blx	r3
  40159c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40159e:	bf00      	nop
  4015a0:	004017e9 	.word	0x004017e9
  4015a4:	00401815 	.word	0x00401815

004015a8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  4015a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4015aa:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  4015ac:	6906      	ldr	r6, [r0, #16]
  4015ae:	3601      	adds	r6, #1
  4015b0:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  4015b2:	7e03      	ldrb	r3, [r0, #24]
  4015b4:	f013 0f01 	tst.w	r3, #1
  4015b8:	d105      	bne.n	4015c6 <timer_process_counted+0x1e>
  4015ba:	7e03      	ldrb	r3, [r0, #24]
  4015bc:	f013 0f02 	tst.w	r3, #2
  4015c0:	d101      	bne.n	4015c6 <timer_process_counted+0x1e>
  4015c2:	4605      	mov	r5, r0
  4015c4:	e009      	b.n	4015da <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  4015c6:	7e03      	ldrb	r3, [r0, #24]
  4015c8:	f043 0302 	orr.w	r3, r3, #2
  4015cc:	7603      	strb	r3, [r0, #24]
		return;
  4015ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4015d0:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  4015d2:	68e3      	ldr	r3, [r4, #12]
  4015d4:	4620      	mov	r0, r4
  4015d6:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  4015d8:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  4015da:	b19c      	cbz	r4, 401604 <timer_process_counted+0x5c>
  4015dc:	6863      	ldr	r3, [r4, #4]
  4015de:	1af3      	subs	r3, r6, r3
  4015e0:	68a2      	ldr	r2, [r4, #8]
  4015e2:	4293      	cmp	r3, r2
  4015e4:	d30e      	bcc.n	401604 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  4015e6:	f105 0714 	add.w	r7, r5, #20
  4015ea:	4638      	mov	r0, r7
  4015ec:	4b06      	ldr	r3, [pc, #24]	; (401608 <timer_process_counted+0x60>)
  4015ee:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  4015f0:	7c23      	ldrb	r3, [r4, #16]
  4015f2:	2b01      	cmp	r3, #1
  4015f4:	d1ec      	bne.n	4015d0 <timer_process_counted+0x28>
			tmp->time_label = time;
  4015f6:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  4015f8:	4632      	mov	r2, r6
  4015fa:	4621      	mov	r1, r4
  4015fc:	4638      	mov	r0, r7
  4015fe:	4b03      	ldr	r3, [pc, #12]	; (40160c <timer_process_counted+0x64>)
  401600:	4798      	blx	r3
  401602:	e7e5      	b.n	4015d0 <timer_process_counted+0x28>
  401604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401606:	bf00      	nop
  401608:	0040181d 	.word	0x0040181d
  40160c:	00401559 	.word	0x00401559

00401610 <timer_init>:
{
  401610:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401612:	4604      	mov	r4, r0
  401614:	460d      	mov	r5, r1
  401616:	2800      	cmp	r0, #0
  401618:	bf18      	it	ne
  40161a:	2900      	cmpne	r1, #0
  40161c:	bf14      	ite	ne
  40161e:	2001      	movne	r0, #1
  401620:	2000      	moveq	r0, #0
  401622:	223b      	movs	r2, #59	; 0x3b
  401624:	4905      	ldr	r1, [pc, #20]	; (40163c <timer_init+0x2c>)
  401626:	4b06      	ldr	r3, [pc, #24]	; (401640 <timer_init+0x30>)
  401628:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  40162a:	4629      	mov	r1, r5
  40162c:	4620      	mov	r0, r4
  40162e:	4b05      	ldr	r3, [pc, #20]	; (401644 <timer_init+0x34>)
  401630:	4798      	blx	r3
	descr->time                           = 0;
  401632:	2000      	movs	r0, #0
  401634:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  401636:	4b04      	ldr	r3, [pc, #16]	; (401648 <timer_init+0x38>)
  401638:	6023      	str	r3, [r4, #0]
}
  40163a:	bd38      	pop	{r3, r4, r5, pc}
  40163c:	00405d5c 	.word	0x00405d5c
  401640:	004017cd 	.word	0x004017cd
  401644:	004023fd 	.word	0x004023fd
  401648:	004015a9 	.word	0x004015a9

0040164c <timer_start>:
{
  40164c:	b510      	push	{r4, lr}
	ASSERT(descr);
  40164e:	4604      	mov	r4, r0
  401650:	2253      	movs	r2, #83	; 0x53
  401652:	4909      	ldr	r1, [pc, #36]	; (401678 <timer_start+0x2c>)
  401654:	3000      	adds	r0, #0
  401656:	bf18      	it	ne
  401658:	2001      	movne	r0, #1
  40165a:	4b08      	ldr	r3, [pc, #32]	; (40167c <timer_start+0x30>)
  40165c:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  40165e:	4620      	mov	r0, r4
  401660:	4b07      	ldr	r3, [pc, #28]	; (401680 <timer_start+0x34>)
  401662:	4798      	blx	r3
  401664:	b920      	cbnz	r0, 401670 <timer_start+0x24>
	_timer_start(&descr->device);
  401666:	4620      	mov	r0, r4
  401668:	4b06      	ldr	r3, [pc, #24]	; (401684 <timer_start+0x38>)
  40166a:	4798      	blx	r3
	return ERR_NONE;
  40166c:	2000      	movs	r0, #0
  40166e:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401670:	f06f 0010 	mvn.w	r0, #16
}
  401674:	bd10      	pop	{r4, pc}
  401676:	bf00      	nop
  401678:	00405d5c 	.word	0x00405d5c
  40167c:	004017cd 	.word	0x004017cd
  401680:	004024e5 	.word	0x004024e5
  401684:	004024d9 	.word	0x004024d9

00401688 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  401688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40168a:	4616      	mov	r6, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  40168c:	4605      	mov	r5, r0
  40168e:	460f      	mov	r7, r1
  401690:	2800      	cmp	r0, #0
  401692:	bf18      	it	ne
  401694:	2900      	cmpne	r1, #0
  401696:	d002      	beq.n	40169e <usart_sync_write+0x16>
  401698:	bb0a      	cbnz	r2, 4016de <usart_sync_write+0x56>
  40169a:	2000      	movs	r0, #0
  40169c:	e000      	b.n	4016a0 <usart_sync_write+0x18>
  40169e:	2000      	movs	r0, #0
  4016a0:	22f1      	movs	r2, #241	; 0xf1
  4016a2:	4910      	ldr	r1, [pc, #64]	; (4016e4 <usart_sync_write+0x5c>)
  4016a4:	4b10      	ldr	r3, [pc, #64]	; (4016e8 <usart_sync_write+0x60>)
  4016a6:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
  4016a8:	f105 0408 	add.w	r4, r5, #8
  4016ac:	4620      	mov	r0, r4
  4016ae:	4b0f      	ldr	r3, [pc, #60]	; (4016ec <usart_sync_write+0x64>)
  4016b0:	4798      	blx	r3
  4016b2:	2800      	cmp	r0, #0
  4016b4:	d0f8      	beq.n	4016a8 <usart_sync_write+0x20>
  4016b6:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
  4016b8:	5d79      	ldrb	r1, [r7, r5]
  4016ba:	4620      	mov	r0, r4
  4016bc:	4b0c      	ldr	r3, [pc, #48]	; (4016f0 <usart_sync_write+0x68>)
  4016be:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
  4016c0:	4620      	mov	r0, r4
  4016c2:	4b0a      	ldr	r3, [pc, #40]	; (4016ec <usart_sync_write+0x64>)
  4016c4:	4798      	blx	r3
  4016c6:	2800      	cmp	r0, #0
  4016c8:	d0fa      	beq.n	4016c0 <usart_sync_write+0x38>
			;
	} while (++offset < length);
  4016ca:	3501      	adds	r5, #1
  4016cc:	42b5      	cmp	r5, r6
  4016ce:	d3f3      	bcc.n	4016b8 <usart_sync_write+0x30>
	while (!_usart_sync_is_transmit_done(&descr->device))
  4016d0:	4620      	mov	r0, r4
  4016d2:	4b08      	ldr	r3, [pc, #32]	; (4016f4 <usart_sync_write+0x6c>)
  4016d4:	4798      	blx	r3
  4016d6:	2800      	cmp	r0, #0
  4016d8:	d0fa      	beq.n	4016d0 <usart_sync_write+0x48>
		;
	return (int32_t)offset;
}
  4016da:	4628      	mov	r0, r5
  4016dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
  4016de:	2001      	movs	r0, #1
  4016e0:	e7de      	b.n	4016a0 <usart_sync_write+0x18>
  4016e2:	bf00      	nop
  4016e4:	00405d74 	.word	0x00405d74
  4016e8:	004017cd 	.word	0x004017cd
  4016ec:	004026c1 	.word	0x004026c1
  4016f0:	00402679 	.word	0x00402679
  4016f4:	004026e9 	.word	0x004026e9

004016f8 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  4016f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4016fc:	4617      	mov	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  4016fe:	4605      	mov	r5, r0
  401700:	4688      	mov	r8, r1
  401702:	2800      	cmp	r0, #0
  401704:	bf18      	it	ne
  401706:	2900      	cmpne	r1, #0
  401708:	d002      	beq.n	401710 <usart_sync_read+0x18>
  40170a:	b9d2      	cbnz	r2, 401742 <usart_sync_read+0x4a>
  40170c:	2000      	movs	r0, #0
  40170e:	e000      	b.n	401712 <usart_sync_read+0x1a>
  401710:	2000      	movs	r0, #0
  401712:	f44f 7286 	mov.w	r2, #268	; 0x10c
  401716:	490c      	ldr	r1, [pc, #48]	; (401748 <usart_sync_read+0x50>)
  401718:	4b0c      	ldr	r3, [pc, #48]	; (40174c <usart_sync_read+0x54>)
  40171a:	4798      	blx	r3
	uint32_t                      offset = 0;
  40171c:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
  40171e:	f105 0408 	add.w	r4, r5, #8
  401722:	4620      	mov	r0, r4
  401724:	4b0a      	ldr	r3, [pc, #40]	; (401750 <usart_sync_read+0x58>)
  401726:	4798      	blx	r3
  401728:	2800      	cmp	r0, #0
  40172a:	d0f8      	beq.n	40171e <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
  40172c:	4620      	mov	r0, r4
  40172e:	4b09      	ldr	r3, [pc, #36]	; (401754 <usart_sync_read+0x5c>)
  401730:	4798      	blx	r3
  401732:	f808 0006 	strb.w	r0, [r8, r6]
	} while (++offset < length);
  401736:	3601      	adds	r6, #1
  401738:	42be      	cmp	r6, r7
  40173a:	d3f0      	bcc.n	40171e <usart_sync_read+0x26>

	return (int32_t)offset;
}
  40173c:	4630      	mov	r0, r6
  40173e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(io_descr && buf && length);
  401742:	2001      	movs	r0, #1
  401744:	e7e5      	b.n	401712 <usart_sync_read+0x1a>
  401746:	bf00      	nop
  401748:	00405d74 	.word	0x00405d74
  40174c:	004017cd 	.word	0x004017cd
  401750:	00402711 	.word	0x00402711
  401754:	0040269d 	.word	0x0040269d

00401758 <usart_sync_init>:
{
  401758:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  40175a:	4604      	mov	r4, r0
  40175c:	460d      	mov	r5, r1
  40175e:	2800      	cmp	r0, #0
  401760:	bf18      	it	ne
  401762:	2900      	cmpne	r1, #0
  401764:	bf14      	ite	ne
  401766:	2001      	movne	r0, #1
  401768:	2000      	moveq	r0, #0
  40176a:	2234      	movs	r2, #52	; 0x34
  40176c:	4907      	ldr	r1, [pc, #28]	; (40178c <usart_sync_init+0x34>)
  40176e:	4b08      	ldr	r3, [pc, #32]	; (401790 <usart_sync_init+0x38>)
  401770:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
  401772:	4629      	mov	r1, r5
  401774:	f104 0008 	add.w	r0, r4, #8
  401778:	4b06      	ldr	r3, [pc, #24]	; (401794 <usart_sync_init+0x3c>)
  40177a:	4798      	blx	r3
	if (init_status) {
  40177c:	4603      	mov	r3, r0
  40177e:	b918      	cbnz	r0, 401788 <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
  401780:	4a05      	ldr	r2, [pc, #20]	; (401798 <usart_sync_init+0x40>)
  401782:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
  401784:	4a05      	ldr	r2, [pc, #20]	; (40179c <usart_sync_init+0x44>)
  401786:	6022      	str	r2, [r4, #0]
}
  401788:	4618      	mov	r0, r3
  40178a:	bd38      	pop	{r3, r4, r5, pc}
  40178c:	00405d74 	.word	0x00405d74
  401790:	004017cd 	.word	0x004017cd
  401794:	0040260d 	.word	0x0040260d
  401798:	004016f9 	.word	0x004016f9
  40179c:	00401689 	.word	0x00401689

004017a0 <usart_sync_enable>:
{
  4017a0:	b510      	push	{r4, lr}
	ASSERT(descr);
  4017a2:	4604      	mov	r4, r0
  4017a4:	2253      	movs	r2, #83	; 0x53
  4017a6:	4906      	ldr	r1, [pc, #24]	; (4017c0 <usart_sync_enable+0x20>)
  4017a8:	3000      	adds	r0, #0
  4017aa:	bf18      	it	ne
  4017ac:	2001      	movne	r0, #1
  4017ae:	4b05      	ldr	r3, [pc, #20]	; (4017c4 <usart_sync_enable+0x24>)
  4017b0:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
  4017b2:	f104 0008 	add.w	r0, r4, #8
  4017b6:	4b04      	ldr	r3, [pc, #16]	; (4017c8 <usart_sync_enable+0x28>)
  4017b8:	4798      	blx	r3
}
  4017ba:	2000      	movs	r0, #0
  4017bc:	bd10      	pop	{r4, pc}
  4017be:	bf00      	nop
  4017c0:	00405d74 	.word	0x00405d74
  4017c4:	004017cd 	.word	0x004017cd
  4017c8:	00402645 	.word	0x00402645

004017cc <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  4017cc:	b900      	cbnz	r0, 4017d0 <assert+0x4>
		__asm("BKPT #0");
  4017ce:	be00      	bkpt	0x0000
  4017d0:	4770      	bx	lr

004017d2 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  4017d2:	6803      	ldr	r3, [r0, #0]
  4017d4:	b11b      	cbz	r3, 4017de <is_list_element+0xc>
		if (it == element) {
  4017d6:	428b      	cmp	r3, r1
  4017d8:	d003      	beq.n	4017e2 <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  4017da:	681b      	ldr	r3, [r3, #0]
  4017dc:	e7fa      	b.n	4017d4 <is_list_element+0x2>
			return true;
		}
	}

	return false;
  4017de:	2000      	movs	r0, #0
  4017e0:	4770      	bx	lr
			return true;
  4017e2:	2001      	movs	r0, #1
}
  4017e4:	4770      	bx	lr
	...

004017e8 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  4017e8:	b538      	push	{r3, r4, r5, lr}
  4017ea:	4604      	mov	r4, r0
  4017ec:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  4017ee:	4b06      	ldr	r3, [pc, #24]	; (401808 <list_insert_as_head+0x20>)
  4017f0:	4798      	blx	r3
  4017f2:	f080 0001 	eor.w	r0, r0, #1
  4017f6:	2239      	movs	r2, #57	; 0x39
  4017f8:	4904      	ldr	r1, [pc, #16]	; (40180c <list_insert_as_head+0x24>)
  4017fa:	b2c0      	uxtb	r0, r0
  4017fc:	4b04      	ldr	r3, [pc, #16]	; (401810 <list_insert_as_head+0x28>)
  4017fe:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  401800:	6823      	ldr	r3, [r4, #0]
  401802:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  401804:	6025      	str	r5, [r4, #0]
  401806:	bd38      	pop	{r3, r4, r5, pc}
  401808:	004017d3 	.word	0x004017d3
  40180c:	00405d90 	.word	0x00405d90
  401810:	004017cd 	.word	0x004017cd

00401814 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  401814:	6803      	ldr	r3, [r0, #0]
  401816:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  401818:	6001      	str	r1, [r0, #0]
  40181a:	4770      	bx	lr

0040181c <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  40181c:	6803      	ldr	r3, [r0, #0]
  40181e:	b11b      	cbz	r3, 401828 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  401820:	681a      	ldr	r2, [r3, #0]
  401822:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  401824:	4618      	mov	r0, r3
  401826:	4770      	bx	lr
	}

	return NULL;
  401828:	2000      	movs	r0, #0
}
  40182a:	4770      	bx	lr

0040182c <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
  40182c:	b570      	push	{r4, r5, r6, lr}
  40182e:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
  401830:	4604      	mov	r4, r0
  401832:	460e      	mov	r6, r1
  401834:	2800      	cmp	r0, #0
  401836:	bf18      	it	ne
  401838:	2900      	cmpne	r1, #0
  40183a:	d002      	beq.n	401842 <ringbuffer_init+0x16>
  40183c:	b97a      	cbnz	r2, 40185e <ringbuffer_init+0x32>
  40183e:	2000      	movs	r0, #0
  401840:	e000      	b.n	401844 <ringbuffer_init+0x18>
  401842:	2000      	movs	r0, #0
  401844:	2228      	movs	r2, #40	; 0x28
  401846:	4908      	ldr	r1, [pc, #32]	; (401868 <ringbuffer_init+0x3c>)
  401848:	4b08      	ldr	r3, [pc, #32]	; (40186c <ringbuffer_init+0x40>)
  40184a:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
  40184c:	1e6b      	subs	r3, r5, #1
  40184e:	421d      	tst	r5, r3
  401850:	d107      	bne.n	401862 <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
  401852:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
  401854:	2000      	movs	r0, #0
  401856:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
  401858:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
  40185a:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
  40185c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
  40185e:	2001      	movs	r0, #1
  401860:	e7f0      	b.n	401844 <ringbuffer_init+0x18>
		return ERR_INVALID_ARG;
  401862:	f06f 000c 	mvn.w	r0, #12
}
  401866:	bd70      	pop	{r4, r5, r6, pc}
  401868:	00405db0 	.word	0x00405db0
  40186c:	004017cd 	.word	0x004017cd

00401870 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
  401870:	b538      	push	{r3, r4, r5, lr}
  401872:	460d      	mov	r5, r1
	ASSERT(rb);
  401874:	4604      	mov	r4, r0
  401876:	2251      	movs	r2, #81	; 0x51
  401878:	490b      	ldr	r1, [pc, #44]	; (4018a8 <ringbuffer_put+0x38>)
  40187a:	3000      	adds	r0, #0
  40187c:	bf18      	it	ne
  40187e:	2001      	movne	r0, #1
  401880:	4b0a      	ldr	r3, [pc, #40]	; (4018ac <ringbuffer_put+0x3c>)
  401882:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
  401884:	6822      	ldr	r2, [r4, #0]
  401886:	68e3      	ldr	r3, [r4, #12]
  401888:	6861      	ldr	r1, [r4, #4]
  40188a:	400b      	ands	r3, r1
  40188c:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
  40188e:	68e3      	ldr	r3, [r4, #12]
  401890:	68a2      	ldr	r2, [r4, #8]
  401892:	1a9a      	subs	r2, r3, r2
  401894:	6861      	ldr	r1, [r4, #4]
  401896:	428a      	cmp	r2, r1
  401898:	d901      	bls.n	40189e <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
  40189a:	1a59      	subs	r1, r3, r1
  40189c:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
  40189e:	3301      	adds	r3, #1
  4018a0:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
  4018a2:	2000      	movs	r0, #0
  4018a4:	bd38      	pop	{r3, r4, r5, pc}
  4018a6:	bf00      	nop
  4018a8:	00405db0 	.word	0x00405db0
  4018ac:	004017cd 	.word	0x004017cd

004018b0 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
  4018b0:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
  4018b2:	4a06      	ldr	r2, [pc, #24]	; (4018cc <_sbrk+0x1c>)
  4018b4:	6812      	ldr	r2, [r2, #0]
  4018b6:	b122      	cbz	r2, 4018c2 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4018b8:	4a04      	ldr	r2, [pc, #16]	; (4018cc <_sbrk+0x1c>)
  4018ba:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  4018bc:	4403      	add	r3, r0
  4018be:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
  4018c0:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4018c2:	4903      	ldr	r1, [pc, #12]	; (4018d0 <_sbrk+0x20>)
  4018c4:	4a01      	ldr	r2, [pc, #4]	; (4018cc <_sbrk+0x1c>)
  4018c6:	6011      	str	r1, [r2, #0]
  4018c8:	e7f6      	b.n	4018b8 <_sbrk+0x8>
  4018ca:	bf00      	nop
  4018cc:	2040033c 	.word	0x2040033c
  4018d0:	20400d08 	.word	0x20400d08

004018d4 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
  4018d4:	f04f 30ff 	mov.w	r0, #4294967295
  4018d8:	4770      	bx	lr

004018da <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
  4018da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4018de:	604b      	str	r3, [r1, #4]

	return 0;
}
  4018e0:	2000      	movs	r0, #0
  4018e2:	4770      	bx	lr

004018e4 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
  4018e4:	2001      	movs	r0, #1
  4018e6:	4770      	bx	lr

004018e8 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
  4018e8:	2000      	movs	r0, #0
  4018ea:	4770      	bx	lr

004018ec <_afec_get_irq_num>:
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static IRQn_Type _afec_get_irq_num(const struct _adc_async_device *const device)
{
	if (device->hw == AFEC0) {
  4018ec:	6943      	ldr	r3, [r0, #20]
  4018ee:	4a07      	ldr	r2, [pc, #28]	; (40190c <_afec_get_irq_num+0x20>)
  4018f0:	4293      	cmp	r3, r2
  4018f2:	d005      	beq.n	401900 <_afec_get_irq_num+0x14>
		return AFEC0_IRQn;
	} else if (device->hw == AFEC1) {
  4018f4:	f502 3220 	add.w	r2, r2, #163840	; 0x28000
  4018f8:	4293      	cmp	r3, r2
  4018fa:	d103      	bne.n	401904 <_afec_get_irq_num+0x18>
		return AFEC1_IRQn;
  4018fc:	2028      	movs	r0, #40	; 0x28
  4018fe:	4770      	bx	lr
		return AFEC0_IRQn;
  401900:	201d      	movs	r0, #29
  401902:	4770      	bx	lr
	}

	return (IRQn_Type)-1;
  401904:	f04f 30ff 	mov.w	r0, #4294967295
}
  401908:	4770      	bx	lr
  40190a:	bf00      	nop
  40190c:	4003c000 	.word	0x4003c000

00401910 <_afec_init_irq_param>:
/**
 * \brief Init irq param with the given afec hardware instance
 */
static void _afec_init_irq_param(const void *const hw, struct _adc_async_device *dev)
{
	if (hw == AFEC0) {
  401910:	4b06      	ldr	r3, [pc, #24]	; (40192c <_afec_init_irq_param+0x1c>)
  401912:	4298      	cmp	r0, r3
  401914:	d003      	beq.n	40191e <_afec_init_irq_param+0xe>
		_afec0_dev = dev;
	}
	if (hw == AFEC1) {
  401916:	4b06      	ldr	r3, [pc, #24]	; (401930 <_afec_init_irq_param+0x20>)
  401918:	4298      	cmp	r0, r3
  40191a:	d003      	beq.n	401924 <_afec_init_irq_param+0x14>
  40191c:	4770      	bx	lr
		_afec0_dev = dev;
  40191e:	4b05      	ldr	r3, [pc, #20]	; (401934 <_afec_init_irq_param+0x24>)
  401920:	6019      	str	r1, [r3, #0]
  401922:	e7f8      	b.n	401916 <_afec_init_irq_param+0x6>
		_afec1_dev = dev;
  401924:	4b03      	ldr	r3, [pc, #12]	; (401934 <_afec_init_irq_param+0x24>)
  401926:	6059      	str	r1, [r3, #4]
	}
}
  401928:	e7f8      	b.n	40191c <_afec_init_irq_param+0xc>
  40192a:	bf00      	nop
  40192c:	4003c000 	.word	0x4003c000
  401930:	40064000 	.word	0x40064000
  401934:	20400340 	.word	0x20400340

00401938 <_afec_init>:
 */
static int32_t _afec_init(void *const hw, const uint8_t i)
{
	uint8_t cnt;

	hri_afec_write_MR_reg(hw, _afecs[i].mr);
  401938:	2364      	movs	r3, #100	; 0x64
  40193a:	4a1d      	ldr	r2, [pc, #116]	; (4019b0 <_afec_init+0x78>)
  40193c:	fb03 2301 	mla	r3, r3, r1, r2
  401940:	685a      	ldr	r2, [r3, #4]
}

static inline void hri_afec_write_MR_reg(const void *const hw, hri_afec_mr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_MR = data;
  401942:	6042      	str	r2, [r0, #4]
	hri_afec_write_EMR_reg(hw, _afecs[i].emr);
  401944:	689a      	ldr	r2, [r3, #8]
}

static inline void hri_afec_write_EMR_reg(const void *const hw, hri_afec_emr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_EMR = data;
  401946:	6082      	str	r2, [r0, #8]
	hri_afec_write_SEQ1R_reg(hw, _afecs[i].seq1r);
  401948:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_afec_write_SEQ1R_reg(const void *const hw, hri_afec_seq1r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ1R = data;
  40194a:	60c2      	str	r2, [r0, #12]
	hri_afec_write_SEQ2R_reg(hw, _afecs[i].seq2r);
  40194c:	691a      	ldr	r2, [r3, #16]
}

static inline void hri_afec_write_SEQ2R_reg(const void *const hw, hri_afec_seq2r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ2R = data;
  40194e:	6102      	str	r2, [r0, #16]
	hri_afec_write_CWR_reg(hw, _afecs[i].cwr);
  401950:	695a      	ldr	r2, [r3, #20]
}

static inline void hri_afec_write_CWR_reg(const void *const hw, hri_afec_cwr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CWR = data;
  401952:	6502      	str	r2, [r0, #80]	; 0x50
	hri_afec_write_CGR_reg(hw, _afecs[i].cgr);
  401954:	699a      	ldr	r2, [r3, #24]
}

static inline void hri_afec_write_CGR_reg(const void *const hw, hri_afec_cgr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CGR = data;
  401956:	6542      	str	r2, [r0, #84]	; 0x54
	hri_afec_write_DIFFR_reg(hw, _afecs[i].diffr);
  401958:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_afec_write_DIFFR_reg(const void *const hw, hri_afec_diffr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_DIFFR = data;
  40195a:	6602      	str	r2, [r0, #96]	; 0x60
	hri_afec_write_ACR_reg(hw, _afecs[i].acr);
  40195c:	6a1a      	ldr	r2, [r3, #32]
}

static inline void hri_afec_write_ACR_reg(const void *const hw, hri_afec_acr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_ACR = data;
  40195e:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	hri_afec_write_SHMR_reg(hw, _afecs[i].shmr);
  401962:	6a5a      	ldr	r2, [r3, #36]	; 0x24
}

static inline void hri_afec_write_SHMR_reg(const void *const hw, hri_afec_shmr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SHMR = data;
  401964:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	hri_afec_write_COSR_reg(hw, _afecs[i].cosr);
  401968:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}

static inline void hri_afec_write_COSR_reg(const void *const hw, hri_afec_cosr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_COSR = data;
  40196a:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
	hri_afec_write_CVR_reg(hw, _afecs[i].cvr);
  40196e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
}

static inline void hri_afec_write_CVR_reg(const void *const hw, hri_afec_cvr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CVR = data;
  401970:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
	hri_afec_write_CECR_reg(hw, _afecs[i].cecr);
  401974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}

static inline void hri_afec_write_CECR_reg(const void *const hw, hri_afec_cecr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CECR = data;
  401976:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  40197a:	2200      	movs	r2, #0
  40197c:	2a0b      	cmp	r2, #11
  40197e:	d814      	bhi.n	4019aa <_afec_init+0x72>
{
  401980:	b410      	push	{r4}
	((Afec *)hw)->AFEC_CSELR = data;
  401982:	6642      	str	r2, [r0, #100]	; 0x64
		hri_afec_write_CSELR_reg(hw, cnt);
		hri_afec_write_COCR_reg(hw, _afecs[i].cocr[cnt]);
  401984:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  401988:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40198c:	4413      	add	r3, r2
  40198e:	330c      	adds	r3, #12
  401990:	4c07      	ldr	r4, [pc, #28]	; (4019b0 <_afec_init+0x78>)
  401992:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  401996:	685b      	ldr	r3, [r3, #4]
	((Afec *)hw)->AFEC_COCR = data;
  401998:	66c3      	str	r3, [r0, #108]	; 0x6c
	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  40199a:	3201      	adds	r2, #1
  40199c:	b2d2      	uxtb	r2, r2
  40199e:	2a0b      	cmp	r2, #11
  4019a0:	d9ef      	bls.n	401982 <_afec_init+0x4a>
	}

	return ERR_NONE;
}
  4019a2:	2000      	movs	r0, #0
  4019a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4019a8:	4770      	bx	lr
  4019aa:	2000      	movs	r0, #0
  4019ac:	4770      	bx	lr
  4019ae:	bf00      	nop
  4019b0:	00405dd4 	.word	0x00405dd4

004019b4 <_afec_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _afec_interrupt_handler(struct _adc_async_device *device)
{
  4019b4:	b530      	push	{r4, r5, lr}
  4019b6:	b083      	sub	sp, #12
  4019b8:	4605      	mov	r5, r0
	void *const       hw = device->hw;
  4019ba:	6942      	ldr	r2, [r0, #20]
	return ((Afec *)hw)->AFEC_ISR;
  4019bc:	6b11      	ldr	r1, [r2, #48]	; 0x30
	return ((Afec *)hw)->AFEC_IMR;
  4019be:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	volatile uint32_t status;
	uint8_t           cnt = 0;

	status = hri_afec_read_ISR_reg(hw) & hri_afec_read_IMR_reg(hw);
  4019c0:	400b      	ands	r3, r1
  4019c2:	9301      	str	r3, [sp, #4]
	if (status & AFEC_IMR_COMPE) {
  4019c4:	9b01      	ldr	r3, [sp, #4]
  4019c6:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  4019ca:	d10e      	bne.n	4019ea <_afec_interrupt_handler+0x36>
		device->adc_async_cb.window_cb(device, cnt);
	}
	if (status & AFEC_IMR_GOVRE) {
  4019cc:	9b01      	ldr	r3, [sp, #4]
  4019ce:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
  4019d2:	d10e      	bne.n	4019f2 <_afec_interrupt_handler+0x3e>
		device->adc_async_cb.error_cb(device, cnt);
	}
	status &= 0xFFFu;
  4019d4:	9b01      	ldr	r3, [sp, #4]
  4019d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4019da:	9301      	str	r3, [sp, #4]
	cnt = 32 - clz(status);
  4019dc:	9c01      	ldr	r4, [sp, #4]
  4019de:	fab4 f484 	clz	r4, r4
  4019e2:	f1c4 0420 	rsb	r4, r4, #32
  4019e6:	b2e4      	uxtb	r4, r4
	while (cnt) {
  4019e8:	e01f      	b.n	401a2a <_afec_interrupt_handler+0x76>
		device->adc_async_cb.window_cb(device, cnt);
  4019ea:	6803      	ldr	r3, [r0, #0]
  4019ec:	2100      	movs	r1, #0
  4019ee:	4798      	blx	r3
  4019f0:	e7ec      	b.n	4019cc <_afec_interrupt_handler+0x18>
		device->adc_async_cb.error_cb(device, cnt);
  4019f2:	686b      	ldr	r3, [r5, #4]
  4019f4:	2100      	movs	r1, #0
  4019f6:	4628      	mov	r0, r5
  4019f8:	4798      	blx	r3
  4019fa:	e7eb      	b.n	4019d4 <_afec_interrupt_handler+0x20>
		cnt--;
  4019fc:	3c01      	subs	r4, #1
  4019fe:	b2e4      	uxtb	r4, r4
		hri_afec_write_CSELR_reg(device->hw, cnt);
  401a00:	696b      	ldr	r3, [r5, #20]
	((Afec *)hw)->AFEC_CSELR = data;
  401a02:	665c      	str	r4, [r3, #100]	; 0x64
		device->adc_async_ch_cb.convert_done(device, cnt, hri_afec_read_CDR_reg(device->hw));
  401a04:	68ab      	ldr	r3, [r5, #8]
  401a06:	696a      	ldr	r2, [r5, #20]
	return ((Afec *)hw)->AFEC_CDR;
  401a08:	6e92      	ldr	r2, [r2, #104]	; 0x68
  401a0a:	b292      	uxth	r2, r2
  401a0c:	4621      	mov	r1, r4
  401a0e:	4628      	mov	r0, r5
  401a10:	4798      	blx	r3
		status &= ~(1 << cnt);
  401a12:	2301      	movs	r3, #1
  401a14:	40a3      	lsls	r3, r4
  401a16:	9c01      	ldr	r4, [sp, #4]
  401a18:	ea24 0403 	bic.w	r4, r4, r3
  401a1c:	9401      	str	r4, [sp, #4]
		cnt = 32 - clz(status);
  401a1e:	9c01      	ldr	r4, [sp, #4]
  401a20:	fab4 f484 	clz	r4, r4
  401a24:	f1c4 0420 	rsb	r4, r4, #32
  401a28:	b2e4      	uxtb	r4, r4
	while (cnt) {
  401a2a:	2c00      	cmp	r4, #0
  401a2c:	d1e6      	bne.n	4019fc <_afec_interrupt_handler+0x48>
	}
}
  401a2e:	b003      	add	sp, #12
  401a30:	bd30      	pop	{r4, r5, pc}
	...

00401a34 <_afec_get_hardware_index>:
{
  401a34:	b508      	push	{r3, lr}
	if (hw == AFEC0) {
  401a36:	4b09      	ldr	r3, [pc, #36]	; (401a5c <_afec_get_hardware_index+0x28>)
  401a38:	4298      	cmp	r0, r3
  401a3a:	d00a      	beq.n	401a52 <_afec_get_hardware_index+0x1e>
	} else if (hw == AFEC1) {
  401a3c:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  401a40:	4298      	cmp	r0, r3
  401a42:	d008      	beq.n	401a56 <_afec_get_hardware_index+0x22>
	ASSERT(false);
  401a44:	22a7      	movs	r2, #167	; 0xa7
  401a46:	4906      	ldr	r1, [pc, #24]	; (401a60 <_afec_get_hardware_index+0x2c>)
  401a48:	2000      	movs	r0, #0
  401a4a:	4b06      	ldr	r3, [pc, #24]	; (401a64 <_afec_get_hardware_index+0x30>)
  401a4c:	4798      	blx	r3
	return 0;
  401a4e:	2000      	movs	r0, #0
  401a50:	bd08      	pop	{r3, pc}
		return 0;
  401a52:	2000      	movs	r0, #0
  401a54:	bd08      	pop	{r3, pc}
		return 1;
  401a56:	2001      	movs	r0, #1
}
  401a58:	bd08      	pop	{r3, pc}
  401a5a:	bf00      	nop
  401a5c:	4003c000 	.word	0x4003c000
  401a60:	00405e9c 	.word	0x00405e9c
  401a64:	004017cd 	.word	0x004017cd

00401a68 <_afec_get_regs>:
{
  401a68:	b508      	push	{r3, lr}
	uint8_t n = _afec_get_hardware_index((const void *)hw_addr);
  401a6a:	4b09      	ldr	r3, [pc, #36]	; (401a90 <_afec_get_regs+0x28>)
  401a6c:	4798      	blx	r3
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  401a6e:	2300      	movs	r3, #0
  401a70:	2b01      	cmp	r3, #1
  401a72:	d809      	bhi.n	401a88 <_afec_get_regs+0x20>
		if (_afecs[i].number == n) {
  401a74:	2264      	movs	r2, #100	; 0x64
  401a76:	fb02 f203 	mul.w	r2, r2, r3
  401a7a:	4906      	ldr	r1, [pc, #24]	; (401a94 <_afec_get_regs+0x2c>)
  401a7c:	5c8a      	ldrb	r2, [r1, r2]
  401a7e:	4290      	cmp	r0, r2
  401a80:	d003      	beq.n	401a8a <_afec_get_regs+0x22>
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  401a82:	3301      	adds	r3, #1
  401a84:	b2db      	uxtb	r3, r3
  401a86:	e7f3      	b.n	401a70 <_afec_get_regs+0x8>
	return 0;
  401a88:	2300      	movs	r3, #0
}
  401a8a:	4618      	mov	r0, r3
  401a8c:	bd08      	pop	{r3, pc}
  401a8e:	bf00      	nop
  401a90:	00401a35 	.word	0x00401a35
  401a94:	00405dd4 	.word	0x00405dd4

00401a98 <AFEC0_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC0_Handler(void)
{
  401a98:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec0_dev);
  401a9a:	4b02      	ldr	r3, [pc, #8]	; (401aa4 <AFEC0_Handler+0xc>)
  401a9c:	6818      	ldr	r0, [r3, #0]
  401a9e:	4b02      	ldr	r3, [pc, #8]	; (401aa8 <AFEC0_Handler+0x10>)
  401aa0:	4798      	blx	r3
  401aa2:	bd08      	pop	{r3, pc}
  401aa4:	20400340 	.word	0x20400340
  401aa8:	004019b5 	.word	0x004019b5

00401aac <AFEC1_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC1_Handler(void)
{
  401aac:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec1_dev);
  401aae:	4b02      	ldr	r3, [pc, #8]	; (401ab8 <AFEC1_Handler+0xc>)
  401ab0:	6858      	ldr	r0, [r3, #4]
  401ab2:	4b02      	ldr	r3, [pc, #8]	; (401abc <AFEC1_Handler+0x10>)
  401ab4:	4798      	blx	r3
  401ab6:	bd08      	pop	{r3, pc}
  401ab8:	20400340 	.word	0x20400340
  401abc:	004019b5 	.word	0x004019b5

00401ac0 <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
  401ac0:	b570      	push	{r4, r5, r6, lr}
  401ac2:	460c      	mov	r4, r1
	int32_t init_status;

	ASSERT(device);
  401ac4:	4605      	mov	r5, r0
  401ac6:	f44f 72a1 	mov.w	r2, #322	; 0x142
  401aca:	4923      	ldr	r1, [pc, #140]	; (401b58 <_adc_async_init+0x98>)
  401acc:	3000      	adds	r0, #0
  401ace:	bf18      	it	ne
  401ad0:	2001      	movne	r0, #1
  401ad2:	4b22      	ldr	r3, [pc, #136]	; (401b5c <_adc_async_init+0x9c>)
  401ad4:	4798      	blx	r3

	init_status = _afec_init(hw, _afec_get_regs((uint32_t)hw));
  401ad6:	4620      	mov	r0, r4
  401ad8:	4b21      	ldr	r3, [pc, #132]	; (401b60 <_adc_async_init+0xa0>)
  401ada:	4798      	blx	r3
  401adc:	4601      	mov	r1, r0
  401ade:	4620      	mov	r0, r4
  401ae0:	4b20      	ldr	r3, [pc, #128]	; (401b64 <_adc_async_init+0xa4>)
  401ae2:	4798      	blx	r3
	if (init_status) {
  401ae4:	4606      	mov	r6, r0
  401ae6:	b108      	cbz	r0, 401aec <_adc_async_init+0x2c>
	NVIC_DisableIRQ(_afec_get_irq_num(device));
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
	NVIC_EnableIRQ(_afec_get_irq_num(device));

	return ERR_NONE;
}
  401ae8:	4630      	mov	r0, r6
  401aea:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
  401aec:	616c      	str	r4, [r5, #20]
	_afec_init_irq_param(hw, device);
  401aee:	4629      	mov	r1, r5
  401af0:	4620      	mov	r0, r4
  401af2:	4b1d      	ldr	r3, [pc, #116]	; (401b68 <_adc_async_init+0xa8>)
  401af4:	4798      	blx	r3
	NVIC_DisableIRQ(_afec_get_irq_num(device));
  401af6:	4628      	mov	r0, r5
  401af8:	4b1c      	ldr	r3, [pc, #112]	; (401b6c <_adc_async_init+0xac>)
  401afa:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  401afc:	2800      	cmp	r0, #0
  401afe:	db0d      	blt.n	401b1c <_adc_async_init+0x5c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401b00:	0943      	lsrs	r3, r0, #5
  401b02:	f000 001f 	and.w	r0, r0, #31
  401b06:	2201      	movs	r2, #1
  401b08:	fa02 f000 	lsl.w	r0, r2, r0
  401b0c:	3320      	adds	r3, #32
  401b0e:	4a18      	ldr	r2, [pc, #96]	; (401b70 <_adc_async_init+0xb0>)
  401b10:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401b14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401b18:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
  401b1c:	4628      	mov	r0, r5
  401b1e:	4b13      	ldr	r3, [pc, #76]	; (401b6c <_adc_async_init+0xac>)
  401b20:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  401b22:	2800      	cmp	r0, #0
  401b24:	db09      	blt.n	401b3a <_adc_async_init+0x7a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401b26:	0943      	lsrs	r3, r0, #5
  401b28:	f000 001f 	and.w	r0, r0, #31
  401b2c:	2201      	movs	r2, #1
  401b2e:	fa02 f000 	lsl.w	r0, r2, r0
  401b32:	3360      	adds	r3, #96	; 0x60
  401b34:	4a0e      	ldr	r2, [pc, #56]	; (401b70 <_adc_async_init+0xb0>)
  401b36:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	NVIC_EnableIRQ(_afec_get_irq_num(device));
  401b3a:	4628      	mov	r0, r5
  401b3c:	4b0b      	ldr	r3, [pc, #44]	; (401b6c <_adc_async_init+0xac>)
  401b3e:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  401b40:	2800      	cmp	r0, #0
  401b42:	dbd1      	blt.n	401ae8 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401b44:	0942      	lsrs	r2, r0, #5
  401b46:	f000 001f 	and.w	r0, r0, #31
  401b4a:	2301      	movs	r3, #1
  401b4c:	fa03 f000 	lsl.w	r0, r3, r0
  401b50:	4b07      	ldr	r3, [pc, #28]	; (401b70 <_adc_async_init+0xb0>)
  401b52:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  401b56:	e7c7      	b.n	401ae8 <_adc_async_init+0x28>
  401b58:	00405e9c 	.word	0x00405e9c
  401b5c:	004017cd 	.word	0x004017cd
  401b60:	00401a69 	.word	0x00401a69
  401b64:	00401939 	.word	0x00401939
  401b68:	00401911 	.word	0x00401911
  401b6c:	004018ed 	.word	0x004018ed
  401b70:	e000e100 	.word	0xe000e100

00401b74 <_adc_async_enable_channel>:
/**
 * \brief Enable ADC
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	hri_afec_set_CHSR_reg(device->hw, (1 << channel));
  401b74:	6942      	ldr	r2, [r0, #20]
  401b76:	2301      	movs	r3, #1
  401b78:	fa03 f101 	lsl.w	r1, r3, r1
	((Afec *)hw)->AFEC_CHER = mask;
  401b7c:	6151      	str	r1, [r2, #20]
  401b7e:	4770      	bx	lr

00401b80 <_adc_async_get_data_size>:
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	(void)device;

	return 2;
}
  401b80:	2002      	movs	r0, #2
  401b82:	4770      	bx	lr

00401b84 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  401b84:	b500      	push	{lr}
  401b86:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  401b88:	a801      	add	r0, sp, #4
  401b8a:	4b14      	ldr	r3, [pc, #80]	; (401bdc <_init_chip+0x58>)
  401b8c:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  401b8e:	4a14      	ldr	r2, [pc, #80]	; (401be0 <_init_chip+0x5c>)
  401b90:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  401b94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401b98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  401b9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401ba0:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  401ba4:	a801      	add	r0, sp, #4
  401ba6:	4b0f      	ldr	r3, [pc, #60]	; (401be4 <_init_chip+0x60>)
  401ba8:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  401baa:	4a0f      	ldr	r2, [pc, #60]	; (401be8 <_init_chip+0x64>)
  401bac:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  401bae:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  401bb2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  401bb6:	6013      	str	r3, [r2, #0]
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  401bb8:	4b0c      	ldr	r3, [pc, #48]	; (401bec <_init_chip+0x68>)
  401bba:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401bbe:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  401bc2:	d104      	bne.n	401bce <_init_chip+0x4a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  401bc4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401bc8:	4b08      	ldr	r3, [pc, #32]	; (401bec <_init_chip+0x68>)
  401bca:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_fpu_enable();
	hri_efc_write_EEFC_FMR_FWS_bf(EFC, CONF_EFC_WAIT_STATE);

#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();
  401bce:	4b08      	ldr	r3, [pc, #32]	; (401bf0 <_init_chip+0x6c>)
  401bd0:	4798      	blx	r3

#endif
	_pmc_init();
  401bd2:	4b08      	ldr	r3, [pc, #32]	; (401bf4 <_init_chip+0x70>)
  401bd4:	4798      	blx	r3
}
  401bd6:	b003      	add	sp, #12
  401bd8:	f85d fb04 	ldr.w	pc, [sp], #4
  401bdc:	00401239 	.word	0x00401239
  401be0:	e000ed00 	.word	0xe000ed00
  401be4:	00401247 	.word	0x00401247
  401be8:	400e0c00 	.word	0x400e0c00
  401bec:	400e0600 	.word	0x400e0600
  401bf0:	0040273d 	.word	0x0040273d
  401bf4:	0040200d 	.word	0x0040200d

00401bf8 <_can_irq_handler>:
 * \brief CAN interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _can_irq_handler(struct _can_async_device *dev)
{
  401bf8:	b538      	push	{r3, r4, r5, lr}
  401bfa:	4605      	mov	r5, r0
	uint32_t ir;
	ir = hri_mcan_read_IR_reg(dev->hw);
  401bfc:	6803      	ldr	r3, [r0, #0]
	MCAN_CRITICAL_SECTION_LEAVE();
}

static inline hri_mcan_ir_reg_t hri_mcan_read_IR_reg(const void *const hw)
{
	return ((Mcan *)hw)->MCAN_IR;
  401bfe:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & MCAN_IR_RF0N) {
  401c00:	f014 0f01 	tst.w	r4, #1
  401c04:	d11a      	bne.n	401c3c <_can_irq_handler+0x44>
		dev->cb.rx_done(dev);
	}

	if (ir & MCAN_IR_TC) {
  401c06:	f414 7f00 	tst.w	r4, #512	; 0x200
  401c0a:	d11a      	bne.n	401c42 <_can_irq_handler+0x4a>
		dev->cb.tx_done(dev);
	}

	if (ir & MCAN_IR_BO) {
  401c0c:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  401c10:	d11b      	bne.n	401c4a <_can_irq_handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & MCAN_IR_EW) {
  401c12:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  401c16:	d11d      	bne.n	401c54 <_can_irq_handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & MCAN_IR_EP) {
  401c18:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  401c1c:	d008      	beq.n	401c30 <_can_irq_handler+0x38>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  401c1e:	68eb      	ldr	r3, [r5, #12]
  401c20:	682a      	ldr	r2, [r5, #0]
	return (((Mcan *)hw)->MCAN_PSR & MCAN_PSR_EP) > 0;
  401c22:	6c52      	ldr	r2, [r2, #68]	; 0x44
  401c24:	f012 0f20 	tst.w	r2, #32
  401c28:	d019      	beq.n	401c5e <_can_irq_handler+0x66>
  401c2a:	2102      	movs	r1, #2
  401c2c:	4628      	mov	r0, r5
  401c2e:	4798      	blx	r3
	}

	if (ir & MCAN_IR_RF0L) {
  401c30:	f014 0f08 	tst.w	r4, #8
  401c34:	d115      	bne.n	401c62 <_can_irq_handler+0x6a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_mcan_write_IR_reg(dev->hw, ir);
  401c36:	682b      	ldr	r3, [r5, #0]
	((Mcan *)hw)->MCAN_IR = data;
  401c38:	651c      	str	r4, [r3, #80]	; 0x50
  401c3a:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
  401c3c:	6883      	ldr	r3, [r0, #8]
  401c3e:	4798      	blx	r3
  401c40:	e7e1      	b.n	401c06 <_can_irq_handler+0xe>
		dev->cb.tx_done(dev);
  401c42:	686b      	ldr	r3, [r5, #4]
  401c44:	4628      	mov	r0, r5
  401c46:	4798      	blx	r3
  401c48:	e7e0      	b.n	401c0c <_can_irq_handler+0x14>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
  401c4a:	68eb      	ldr	r3, [r5, #12]
  401c4c:	2103      	movs	r1, #3
  401c4e:	4628      	mov	r0, r5
  401c50:	4798      	blx	r3
  401c52:	e7de      	b.n	401c12 <_can_irq_handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
  401c54:	68eb      	ldr	r3, [r5, #12]
  401c56:	2100      	movs	r1, #0
  401c58:	4628      	mov	r0, r5
  401c5a:	4798      	blx	r3
  401c5c:	e7dc      	b.n	401c18 <_can_irq_handler+0x20>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  401c5e:	2101      	movs	r1, #1
  401c60:	e7e4      	b.n	401c2c <_can_irq_handler+0x34>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
  401c62:	68eb      	ldr	r3, [r5, #12]
  401c64:	2104      	movs	r1, #4
  401c66:	4628      	mov	r0, r5
  401c68:	4798      	blx	r3
  401c6a:	e7e4      	b.n	401c36 <_can_irq_handler+0x3e>

00401c6c <MCAN1_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN1_INT0_Handler(void)
{
  401c6c:	b508      	push	{r3, lr}
	_can_irq_handler(_can1_dev);
  401c6e:	4b02      	ldr	r3, [pc, #8]	; (401c78 <MCAN1_INT0_Handler+0xc>)
  401c70:	6a98      	ldr	r0, [r3, #40]	; 0x28
  401c72:	4b02      	ldr	r3, [pc, #8]	; (401c7c <MCAN1_INT0_Handler+0x10>)
  401c74:	4798      	blx	r3
  401c76:	bd08      	pop	{r3, pc}
  401c78:	20400348 	.word	0x20400348
  401c7c:	00401bf9 	.word	0x00401bf9

00401c80 <_ffs>:
};
#endif

/* Find the first bit set */
static int _ffs(uint32_t *v, uint8_t len)
{
  401c80:	b430      	push	{r4, r5}
	uint32_t i, j, bit;

	for (i = 0; i < len; i++) {
  401c82:	2500      	movs	r5, #0
  401c84:	428d      	cmp	r5, r1
  401c86:	d210      	bcs.n	401caa <_ffs+0x2a>
  401c88:	2201      	movs	r2, #1
  401c8a:	2300      	movs	r3, #0
		bit = 1;
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401c8c:	2b1f      	cmp	r3, #31
  401c8e:	d80a      	bhi.n	401ca6 <_ffs+0x26>
			if (v[i] & bit) {
  401c90:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  401c94:	4222      	tst	r2, r4
  401c96:	d102      	bne.n	401c9e <_ffs+0x1e>
				return i * 32 + j;
			}
			bit <<= 1;
  401c98:	0052      	lsls	r2, r2, #1
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401c9a:	3301      	adds	r3, #1
  401c9c:	e7f6      	b.n	401c8c <_ffs+0xc>
				return i * 32 + j;
  401c9e:	eb03 1045 	add.w	r0, r3, r5, lsl #5
		}
	}

	return -1;
}
  401ca2:	bc30      	pop	{r4, r5}
  401ca4:	4770      	bx	lr
	for (i = 0; i < len; i++) {
  401ca6:	3501      	adds	r5, #1
  401ca8:	e7ec      	b.n	401c84 <_ffs+0x4>
	return -1;
  401caa:	f04f 30ff 	mov.w	r0, #4294967295
  401cae:	e7f8      	b.n	401ca2 <_ffs+0x22>

00401cb0 <_ext_irq_handler>:

/**
 * \brief External interrupt handler
 */
static void _ext_irq_handler(void)
{
  401cb0:	b510      	push	{r4, lr}
  401cb2:	b086      	sub	sp, #24
	uint32_t flag_total = 0, flags[5] = {
  401cb4:	2300      	movs	r3, #0
  401cb6:	9301      	str	r3, [sp, #4]
  401cb8:	9302      	str	r3, [sp, #8]
  401cba:	9303      	str	r3, [sp, #12]
  401cbc:	9304      	str	r3, [sp, #16]
  401cbe:	9305      	str	r3, [sp, #20]
	                             0,
	                         };
	int pos;

	ASSERT(callback);
  401cc0:	4b28      	ldr	r3, [pc, #160]	; (401d64 <_ext_irq_handler+0xb4>)
  401cc2:	6818      	ldr	r0, [r3, #0]
  401cc4:	22f8      	movs	r2, #248	; 0xf8
  401cc6:	4928      	ldr	r1, [pc, #160]	; (401d68 <_ext_irq_handler+0xb8>)
  401cc8:	3000      	adds	r0, #0
  401cca:	bf18      	it	ne
  401ccc:	2001      	movne	r0, #1
  401cce:	4b27      	ldr	r3, [pc, #156]	; (401d6c <_ext_irq_handler+0xbc>)
  401cd0:	4798      	blx	r3
	return ((Pio *)hw)->PIO_ISR;
  401cd2:	4b27      	ldr	r3, [pc, #156]	; (401d70 <_ext_irq_handler+0xc0>)
  401cd4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401cd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	flags[0] = hri_pio_read_ISR_reg(PIOA);
	flags[0] &= hri_pio_read_IMR_reg(PIOA);
  401cd8:	4013      	ands	r3, r2
  401cda:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  401cdc:	4a25      	ldr	r2, [pc, #148]	; (401d74 <_ext_irq_handler+0xc4>)
  401cde:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401ce0:	6c92      	ldr	r2, [r2, #72]	; 0x48
	flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	flags[1] = hri_pio_read_ISR_reg(PIOB);
	flags[1] &= hri_pio_read_IMR_reg(PIOB);
  401ce2:	400a      	ands	r2, r1
  401ce4:	9202      	str	r2, [sp, #8]
	flag_total |= flags[1];
  401ce6:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  401ce8:	4923      	ldr	r1, [pc, #140]	; (401d78 <_ext_irq_handler+0xc8>)
  401cea:	6cca      	ldr	r2, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401cec:	6c89      	ldr	r1, [r1, #72]	; 0x48
	flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	flags[3] = hri_pio_read_ISR_reg(PIOD);
	flags[3] &= hri_pio_read_IMR_reg(PIOD);
  401cee:	400a      	ands	r2, r1
  401cf0:	9204      	str	r2, [sp, #16]
	flag_total |= flags[3];
  401cf2:	4313      	orrs	r3, r2
	flags[4] = hri_pio_read_ISR_reg(PIOE);
	flags[4] &= hri_pio_read_IMR_reg(PIOE);
	flag_total |= flags[4];
#endif

	while (flag_total) {
  401cf4:	e02c      	b.n	401d50 <_ext_irq_handler+0xa0>
		pos = _ffs(flags, 5);
		while (-1 != pos) {
			callback(pos);
  401cf6:	4b1b      	ldr	r3, [pc, #108]	; (401d64 <_ext_irq_handler+0xb4>)
  401cf8:	681b      	ldr	r3, [r3, #0]
  401cfa:	4620      	mov	r0, r4
  401cfc:	4798      	blx	r3

			flags[pos >> 5] &= ~(1 << (pos & 31));
  401cfe:	1163      	asrs	r3, r4, #5
  401d00:	f004 041f 	and.w	r4, r4, #31
  401d04:	2201      	movs	r2, #1
  401d06:	fa02 f404 	lsl.w	r4, r2, r4
  401d0a:	aa06      	add	r2, sp, #24
  401d0c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401d10:	f853 2c14 	ldr.w	r2, [r3, #-20]
  401d14:	ea22 0204 	bic.w	r2, r2, r4
  401d18:	f843 2c14 	str.w	r2, [r3, #-20]
			pos = _ffs(flags, 5);
  401d1c:	2105      	movs	r1, #5
  401d1e:	a801      	add	r0, sp, #4
  401d20:	4b16      	ldr	r3, [pc, #88]	; (401d7c <_ext_irq_handler+0xcc>)
  401d22:	4798      	blx	r3
  401d24:	4604      	mov	r4, r0
		while (-1 != pos) {
  401d26:	f1b4 3fff 	cmp.w	r4, #4294967295
  401d2a:	d1e4      	bne.n	401cf6 <_ext_irq_handler+0x46>
	return ((Pio *)hw)->PIO_ISR;
  401d2c:	4a10      	ldr	r2, [pc, #64]	; (401d70 <_ext_irq_handler+0xc0>)
  401d2e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401d30:	6c93      	ldr	r3, [r2, #72]	; 0x48
		}
		flag_total = 0;

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
		flags[0] = hri_pio_read_ISR_reg(PIOA);
		flags[0] &= hri_pio_read_IMR_reg(PIOA);
  401d32:	400b      	ands	r3, r1
  401d34:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  401d36:	490f      	ldr	r1, [pc, #60]	; (401d74 <_ext_irq_handler+0xc4>)
  401d38:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401d3a:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
		flags[1] = hri_pio_read_ISR_reg(PIOB);
		flags[1] &= hri_pio_read_IMR_reg(PIOB);
  401d3c:	4002      	ands	r2, r0
  401d3e:	9202      	str	r2, [sp, #8]
		flag_total |= flags[1];
  401d40:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  401d42:	f501 6180 	add.w	r1, r1, #1024	; 0x400
  401d46:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401d48:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
		flags[3] = hri_pio_read_ISR_reg(PIOD);
		flags[3] &= hri_pio_read_IMR_reg(PIOD);
  401d4a:	4002      	ands	r2, r0
  401d4c:	9204      	str	r2, [sp, #16]
		flag_total |= flags[3];
  401d4e:	4313      	orrs	r3, r2
	while (flag_total) {
  401d50:	b12b      	cbz	r3, 401d5e <_ext_irq_handler+0xae>
		pos = _ffs(flags, 5);
  401d52:	2105      	movs	r1, #5
  401d54:	a801      	add	r0, sp, #4
  401d56:	4b09      	ldr	r3, [pc, #36]	; (401d7c <_ext_irq_handler+0xcc>)
  401d58:	4798      	blx	r3
  401d5a:	4604      	mov	r4, r0
		while (-1 != pos) {
  401d5c:	e7e3      	b.n	401d26 <_ext_irq_handler+0x76>
		flags[4] = hri_pio_read_ISR_reg(PIOE);
		flags[4] &= hri_pio_read_IMR_reg(PIOE);
		flag_total |= flags[4];
#endif
	}
}
  401d5e:	b006      	add	sp, #24
  401d60:	bd10      	pop	{r4, pc}
  401d62:	bf00      	nop
  401d64:	20400374 	.word	0x20400374
  401d68:	00405f10 	.word	0x00405f10
  401d6c:	004017cd 	.word	0x004017cd
  401d70:	400e0e00 	.word	0x400e0e00
  401d74:	400e1000 	.word	0x400e1000
  401d78:	400e1400 	.word	0x400e1400
  401d7c:	00401c81 	.word	0x00401c81

00401d80 <_pio_get_hardware_index>:
{
  401d80:	b510      	push	{r4, lr}
	ASSERT(hw);
  401d82:	4604      	mov	r4, r0
  401d84:	22d2      	movs	r2, #210	; 0xd2
  401d86:	4905      	ldr	r1, [pc, #20]	; (401d9c <_pio_get_hardware_index+0x1c>)
  401d88:	3000      	adds	r0, #0
  401d8a:	bf18      	it	ne
  401d8c:	2001      	movne	r0, #1
  401d8e:	4b04      	ldr	r3, [pc, #16]	; (401da0 <_pio_get_hardware_index+0x20>)
  401d90:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)PIOA) >> 9;
  401d92:	4804      	ldr	r0, [pc, #16]	; (401da4 <_pio_get_hardware_index+0x24>)
  401d94:	4420      	add	r0, r4
}
  401d96:	f3c0 2047 	ubfx	r0, r0, #9, #8
  401d9a:	bd10      	pop	{r4, pc}
  401d9c:	00405f10 	.word	0x00405f10
  401da0:	004017cd 	.word	0x004017cd
  401da4:	bff1f200 	.word	0xbff1f200

00401da8 <_pio_get_index>:
{
  401da8:	b510      	push	{r4, lr}
	ASSERT(hw);
  401daa:	4604      	mov	r4, r0
  401dac:	22e0      	movs	r2, #224	; 0xe0
  401dae:	490d      	ldr	r1, [pc, #52]	; (401de4 <_pio_get_index+0x3c>)
  401db0:	3000      	adds	r0, #0
  401db2:	bf18      	it	ne
  401db4:	2001      	movne	r0, #1
  401db6:	4b0c      	ldr	r3, [pc, #48]	; (401de8 <_pio_get_index+0x40>)
  401db8:	4798      	blx	r3
	uint8_t offset = _pio_get_hardware_index(hw);
  401dba:	4620      	mov	r0, r4
  401dbc:	4b0b      	ldr	r3, [pc, #44]	; (401dec <_pio_get_index+0x44>)
  401dbe:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401dc0:	2300      	movs	r3, #0
  401dc2:	2b02      	cmp	r3, #2
  401dc4:	d80b      	bhi.n	401dde <_pio_get_index+0x36>
		if (_ext_irq[i].number == offset) {
  401dc6:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  401dca:	008a      	lsls	r2, r1, #2
  401dcc:	4908      	ldr	r1, [pc, #32]	; (401df0 <_pio_get_index+0x48>)
  401dce:	5c8a      	ldrb	r2, [r1, r2]
  401dd0:	4290      	cmp	r0, r2
  401dd2:	d002      	beq.n	401dda <_pio_get_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401dd4:	3301      	adds	r3, #1
  401dd6:	b2db      	uxtb	r3, r3
  401dd8:	e7f3      	b.n	401dc2 <_pio_get_index+0x1a>
			return i;
  401dda:	b258      	sxtb	r0, r3
  401ddc:	bd10      	pop	{r4, pc}
	return ERR_INVALID_DATA;
  401dde:	f04f 30ff 	mov.w	r0, #4294967295
}
  401de2:	bd10      	pop	{r4, pc}
  401de4:	00405f10 	.word	0x00405f10
  401de8:	004017cd 	.word	0x004017cd
  401dec:	00401d81 	.word	0x00401d81
  401df0:	00405eb4 	.word	0x00405eb4

00401df4 <_pio_init>:
 * \return The status of instance initial
 * \retval ERR_NONE Initial status OK
 * \retval ERR_DENIED No need to initial
 */
static int32_t _pio_init(void *const hw)
{
  401df4:	b538      	push	{r3, r4, r5, lr}
	int8_t i;

	ASSERT(hw);
  401df6:	4604      	mov	r4, r0
  401df8:	f44f 72af 	mov.w	r2, #350	; 0x15e
  401dfc:	4929      	ldr	r1, [pc, #164]	; (401ea4 <_pio_init+0xb0>)
  401dfe:	3000      	adds	r0, #0
  401e00:	bf18      	it	ne
  401e02:	2001      	movne	r0, #1
  401e04:	4b28      	ldr	r3, [pc, #160]	; (401ea8 <_pio_init+0xb4>)
  401e06:	4798      	blx	r3

	i = _pio_get_index(hw);
  401e08:	4620      	mov	r0, r4
  401e0a:	4b28      	ldr	r3, [pc, #160]	; (401eac <_pio_init+0xb8>)
  401e0c:	4798      	blx	r3
	if (i < 0) {
  401e0e:	2800      	cmp	r0, #0
  401e10:	db43      	blt.n	401e9a <_pio_init+0xa6>
		return ERR_DENIED;
	}

	hri_pio_set_AIMMR_reg(hw, _ext_irq[i].add_irq_enable);
  401e12:	4d27      	ldr	r5, [pc, #156]	; (401eb0 <_pio_init+0xbc>)
  401e14:	00c2      	lsls	r2, r0, #3
  401e16:	1a11      	subs	r1, r2, r0
  401e18:	008b      	lsls	r3, r1, #2
  401e1a:	442b      	add	r3, r5
  401e1c:	6899      	ldr	r1, [r3, #8]
	((Pio *)hw)->PIO_AIMER = mask;
  401e1e:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
	hri_pio_clear_ELSR_reg(hw, _ext_irq[i].esr);
  401e22:	68d9      	ldr	r1, [r3, #12]
	((Pio *)hw)->PIO_ESR = mask;
  401e24:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	hri_pio_set_ELSR_reg(hw, _ext_irq[i].lsr);
  401e28:	6919      	ldr	r1, [r3, #16]
	((Pio *)hw)->PIO_LSR = mask;
  401e2a:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
	hri_pio_clear_FRLHSR_reg(hw, _ext_irq[i].fellsr);
  401e2e:	699b      	ldr	r3, [r3, #24]
	((Pio *)hw)->PIO_FELLSR = mask;
  401e30:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	hri_pio_set_FRLHSR_reg(hw, _ext_irq[i].rehlsr);
  401e34:	1a10      	subs	r0, r2, r0
  401e36:	0083      	lsls	r3, r0, #2
  401e38:	442b      	add	r3, r5
  401e3a:	695b      	ldr	r3, [r3, #20]
	((Pio *)hw)->PIO_REHLSR = mask;
  401e3c:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4

	i = _pio_irq_n[_pio_get_hardware_index(hw)];
  401e40:	4620      	mov	r0, r4
  401e42:	4b1c      	ldr	r3, [pc, #112]	; (401eb4 <_pio_init+0xc0>)
  401e44:	4798      	blx	r3
  401e46:	4428      	add	r0, r5
  401e48:	f990 3054 	ldrsb.w	r3, [r0, #84]	; 0x54
  if ((int32_t)(IRQn) >= 0)
  401e4c:	2b00      	cmp	r3, #0
  401e4e:	db0c      	blt.n	401e6a <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401e50:	095a      	lsrs	r2, r3, #5
  401e52:	f003 001f 	and.w	r0, r3, #31
  401e56:	2101      	movs	r1, #1
  401e58:	4081      	lsls	r1, r0
  401e5a:	3220      	adds	r2, #32
  401e5c:	4816      	ldr	r0, [pc, #88]	; (401eb8 <_pio_init+0xc4>)
  401e5e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401e62:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401e66:	f3bf 8f6f 	isb	sy
  if ((int32_t)(IRQn) >= 0)
  401e6a:	2b00      	cmp	r3, #0
  401e6c:	db08      	blt.n	401e80 <_pio_init+0x8c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401e6e:	095a      	lsrs	r2, r3, #5
  401e70:	f003 001f 	and.w	r0, r3, #31
  401e74:	2101      	movs	r1, #1
  401e76:	4081      	lsls	r1, r0
  401e78:	3260      	adds	r2, #96	; 0x60
  401e7a:	480f      	ldr	r0, [pc, #60]	; (401eb8 <_pio_init+0xc4>)
  401e7c:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  401e80:	2b00      	cmp	r3, #0
  401e82:	db0d      	blt.n	401ea0 <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401e84:	0959      	lsrs	r1, r3, #5
  401e86:	f003 031f 	and.w	r3, r3, #31
  401e8a:	2201      	movs	r2, #1
  401e8c:	fa02 f303 	lsl.w	r3, r2, r3
  401e90:	4a09      	ldr	r2, [pc, #36]	; (401eb8 <_pio_init+0xc4>)
  401e92:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	NVIC_DisableIRQ((IRQn_Type)i);
	NVIC_ClearPendingIRQ((IRQn_Type)i);
	NVIC_EnableIRQ((IRQn_Type)i);

	return ERR_NONE;
  401e96:	2000      	movs	r0, #0
  401e98:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
  401e9a:	f06f 0010 	mvn.w	r0, #16
  401e9e:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NONE;
  401ea0:	2000      	movs	r0, #0
}
  401ea2:	bd38      	pop	{r3, r4, r5, pc}
  401ea4:	00405f10 	.word	0x00405f10
  401ea8:	004017cd 	.word	0x004017cd
  401eac:	00401da9 	.word	0x00401da9
  401eb0:	00405eb4 	.word	0x00405eb4
  401eb4:	00401d81 	.word	0x00401d81
  401eb8:	e000e100 	.word	0xe000e100

00401ebc <PIOD_Handler>:
{
  401ebc:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401ebe:	4b01      	ldr	r3, [pc, #4]	; (401ec4 <PIOD_Handler+0x8>)
  401ec0:	4798      	blx	r3
  401ec2:	bd08      	pop	{r3, pc}
  401ec4:	00401cb1 	.word	0x00401cb1

00401ec8 <PIOB_Handler>:
{
  401ec8:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401eca:	4b01      	ldr	r3, [pc, #4]	; (401ed0 <PIOB_Handler+0x8>)
  401ecc:	4798      	blx	r3
  401ece:	bd08      	pop	{r3, pc}
  401ed0:	00401cb1 	.word	0x00401cb1

00401ed4 <PIOA_Handler>:
{
  401ed4:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401ed6:	4b01      	ldr	r3, [pc, #4]	; (401edc <PIOA_Handler+0x8>)
  401ed8:	4798      	blx	r3
  401eda:	bd08      	pop	{r3, pc}
  401edc:	00401cb1 	.word	0x00401cb1

00401ee0 <_ext_irq_init>:

int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
  401ee0:	b538      	push	{r3, r4, r5, lr}
  401ee2:	4605      	mov	r5, r0

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	_pio_init(PIOA);
  401ee4:	4805      	ldr	r0, [pc, #20]	; (401efc <_ext_irq_init+0x1c>)
  401ee6:	4c06      	ldr	r4, [pc, #24]	; (401f00 <_ext_irq_init+0x20>)
  401ee8:	47a0      	blx	r4
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	_pio_init(PIOB);
  401eea:	4806      	ldr	r0, [pc, #24]	; (401f04 <_ext_irq_init+0x24>)
  401eec:	47a0      	blx	r4
#if CONF_EXTIRQ_2_ENABLE == 1 && defined(PIOC)
	_pio_init(PIOC);
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	_pio_init(PIOD);
  401eee:	4806      	ldr	r0, [pc, #24]	; (401f08 <_ext_irq_init+0x28>)
  401ef0:	47a0      	blx	r4

#if CONF_EXTIRQ_4_ENABLE == 1 && defined(PIOE)
	_pio_init(PIOE);
#endif

	callback = cb;
  401ef2:	4b06      	ldr	r3, [pc, #24]	; (401f0c <_ext_irq_init+0x2c>)
  401ef4:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
  401ef6:	2000      	movs	r0, #0
  401ef8:	bd38      	pop	{r3, r4, r5, pc}
  401efa:	bf00      	nop
  401efc:	400e0e00 	.word	0x400e0e00
  401f00:	00401df5 	.word	0x00401df5
  401f04:	400e1000 	.word	0x400e1000
  401f08:	400e1400 	.word	0x400e1400
  401f0c:	20400374 	.word	0x20400374

00401f10 <_ext_irq_enable>:

	return ERR_NONE;
}

int32_t _ext_irq_enable(const uint32_t pin, const bool enable)
{
  401f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401f14:	4604      	mov	r4, r0
  401f16:	460f      	mov	r7, r1
	void *   hw   = PIOA;
	uint32_t temp = 0;

	ASSERT(pin < 160);
  401f18:	f8df 8050 	ldr.w	r8, [pc, #80]	; 401f6c <_ext_irq_enable+0x5c>
  401f1c:	f240 12ab 	movw	r2, #427	; 0x1ab
  401f20:	4641      	mov	r1, r8
  401f22:	289f      	cmp	r0, #159	; 0x9f
  401f24:	bf8c      	ite	hi
  401f26:	2000      	movhi	r0, #0
  401f28:	2001      	movls	r0, #1
  401f2a:	4e0e      	ldr	r6, [pc, #56]	; (401f64 <_ext_irq_enable+0x54>)
  401f2c:	47b0      	blx	r6

	hw   = _get_hardware_instance(pin);
  401f2e:	b2e5      	uxtb	r5, r4
	ASSERT(pin < 160);
  401f30:	22c3      	movs	r2, #195	; 0xc3
  401f32:	4641      	mov	r1, r8
  401f34:	2d9f      	cmp	r5, #159	; 0x9f
  401f36:	bf8c      	ite	hi
  401f38:	2000      	movhi	r0, #0
  401f3a:	2001      	movls	r0, #1
  401f3c:	47b0      	blx	r6
	return (void *)((uint32_t)PIOA + (pin >> 5) * 0x200);
  401f3e:	096d      	lsrs	r5, r5, #5
  401f40:	4b09      	ldr	r3, [pc, #36]	; (401f68 <_ext_irq_enable+0x58>)
  401f42:	eb03 2545 	add.w	r5, r3, r5, lsl #9
	temp = pin & 31;
  401f46:	f004 041f 	and.w	r4, r4, #31

	if (enable) {
  401f4a:	b937      	cbnz	r7, 401f5a <_ext_irq_enable+0x4a>
		hri_pio_set_IMR_reg(hw, 1ul << temp);
	} else {
		hri_pio_clear_IMR_reg(hw, 1ul << temp);
  401f4c:	2301      	movs	r3, #1
  401f4e:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IDR = mask;
  401f52:	646c      	str	r4, [r5, #68]	; 0x44
	}

	return ERR_NONE;
}
  401f54:	2000      	movs	r0, #0
  401f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hri_pio_set_IMR_reg(hw, 1ul << temp);
  401f5a:	2301      	movs	r3, #1
  401f5c:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IER = mask;
  401f60:	642c      	str	r4, [r5, #64]	; 0x40
  401f62:	e7f7      	b.n	401f54 <_ext_irq_enable+0x44>
  401f64:	004017cd 	.word	0x004017cd
  401f68:	400e0e00 	.word	0x400e0e00
  401f6c:	00405f10 	.word	0x00405f10

00401f70 <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  401f70:	490e      	ldr	r1, [pc, #56]	; (401fac <_pmc_init_sources+0x3c>)
  401f72:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  401f74:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  401f78:	4b0d      	ldr	r3, [pc, #52]	; (401fb0 <_pmc_init_sources+0x40>)
  401f7a:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  401f7c:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  401f7e:	4b0b      	ldr	r3, [pc, #44]	; (401fac <_pmc_init_sources+0x3c>)
  401f80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  401f82:	f013 0f01 	tst.w	r3, #1
  401f86:	d0fa      	beq.n	401f7e <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  401f88:	4b08      	ldr	r3, [pc, #32]	; (401fac <_pmc_init_sources+0x3c>)
  401f8a:	6a19      	ldr	r1, [r3, #32]
  401f8c:	4a09      	ldr	r2, [pc, #36]	; (401fb4 <_pmc_init_sources+0x44>)
  401f8e:	430a      	orrs	r2, r1
  401f90:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  401f92:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  401f94:	4a08      	ldr	r2, [pc, #32]	; (401fb8 <_pmc_init_sources+0x48>)
  401f96:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  401f98:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  401f9a:	4a08      	ldr	r2, [pc, #32]	; (401fbc <_pmc_init_sources+0x4c>)
  401f9c:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  401f9e:	4b03      	ldr	r3, [pc, #12]	; (401fac <_pmc_init_sources+0x3c>)
  401fa0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  401fa2:	f013 0f02 	tst.w	r3, #2
  401fa6:	d0fa      	beq.n	401f9e <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  401fa8:	4770      	bx	lr
  401faa:	bf00      	nop
  401fac:	400e0600 	.word	0x400e0600
  401fb0:	00373e01 	.word	0x00373e01
  401fb4:	01370000 	.word	0x01370000
  401fb8:	f800ffff 	.word	0xf800ffff
  401fbc:	20183f01 	.word	0x20183f01

00401fc0 <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401fc0:	4a11      	ldr	r2, [pc, #68]	; (402008 <_pmc_init_master_clock+0x48>)
  401fc2:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  401fc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  401fc8:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401fca:	4b0f      	ldr	r3, [pc, #60]	; (402008 <_pmc_init_master_clock+0x48>)
  401fcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401fce:	f013 0f08 	tst.w	r3, #8
  401fd2:	d0fa      	beq.n	401fca <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401fd4:	4a0c      	ldr	r2, [pc, #48]	; (402008 <_pmc_init_master_clock+0x48>)
  401fd6:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  401fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  401fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  401fe0:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401fe2:	4b09      	ldr	r3, [pc, #36]	; (402008 <_pmc_init_master_clock+0x48>)
  401fe4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401fe6:	f013 0f08 	tst.w	r3, #8
  401fea:	d0fa      	beq.n	401fe2 <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401fec:	4a06      	ldr	r2, [pc, #24]	; (402008 <_pmc_init_master_clock+0x48>)
  401fee:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  401ff0:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  401ff4:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  401ff8:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401ffa:	4b03      	ldr	r3, [pc, #12]	; (402008 <_pmc_init_master_clock+0x48>)
  401ffc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401ffe:	f013 0f08 	tst.w	r3, #8
  402002:	d0fa      	beq.n	401ffa <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  402004:	4770      	bx	lr
  402006:	bf00      	nop
  402008:	400e0600 	.word	0x400e0600

0040200c <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  40200c:	b508      	push	{r3, lr}
	_pmc_init_sources();
  40200e:	4b02      	ldr	r3, [pc, #8]	; (402018 <_pmc_init+0xc>)
  402010:	4798      	blx	r3
	_pmc_init_master_clock();
  402012:	4b02      	ldr	r3, [pc, #8]	; (40201c <_pmc_init+0x10>)
  402014:	4798      	blx	r3
  402016:	bd08      	pop	{r3, pc}
  402018:	00401f71 	.word	0x00401f71
  40201c:	00401fc1 	.word	0x00401fc1

00402020 <_pwm_get_cfg>:
 */
static const struct _pwm_cfg *_pwm_get_cfg(void *const hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  402020:	2300      	movs	r3, #0
  402022:	2b01      	cmp	r3, #1
  402024:	d80f      	bhi.n	402046 <_pwm_get_cfg+0x26>
		if (_pwms[i].hw == hw) {
  402026:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  40202a:	008a      	lsls	r2, r1, #2
  40202c:	4907      	ldr	r1, [pc, #28]	; (40204c <_pwm_get_cfg+0x2c>)
  40202e:	588a      	ldr	r2, [r1, r2]
  402030:	4282      	cmp	r2, r0
  402032:	d002      	beq.n	40203a <_pwm_get_cfg+0x1a>
	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  402034:	3301      	adds	r3, #1
  402036:	b2db      	uxtb	r3, r3
  402038:	e7f3      	b.n	402022 <_pwm_get_cfg+0x2>
			return (_pwms + i);
  40203a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  40203e:	009a      	lsls	r2, r3, #2
  402040:	4608      	mov	r0, r1
  402042:	4410      	add	r0, r2
  402044:	4770      	bx	lr
		}
	}

	return NULL;
  402046:	2000      	movs	r0, #0
}
  402048:	4770      	bx	lr
  40204a:	bf00      	nop
  40204c:	00405f2c 	.word	0x00405f2c

00402050 <_pwm_init_irq_param>:
/**
 * \brief Init irq param with the given pwm hardware instance
 */
static void _pwm_init_irq_param(const void *const hw, struct _pwm_device *dev)
{
	if (hw == PWM0) {
  402050:	4b06      	ldr	r3, [pc, #24]	; (40206c <_pwm_init_irq_param+0x1c>)
  402052:	4298      	cmp	r0, r3
  402054:	d003      	beq.n	40205e <_pwm_init_irq_param+0xe>
		_pwm0_dev = dev;
	}
	if (hw == PWM1) {
  402056:	4b06      	ldr	r3, [pc, #24]	; (402070 <_pwm_init_irq_param+0x20>)
  402058:	4298      	cmp	r0, r3
  40205a:	d003      	beq.n	402064 <_pwm_init_irq_param+0x14>
  40205c:	4770      	bx	lr
		_pwm0_dev = dev;
  40205e:	4b05      	ldr	r3, [pc, #20]	; (402074 <_pwm_init_irq_param+0x24>)
  402060:	6019      	str	r1, [r3, #0]
  402062:	e7f8      	b.n	402056 <_pwm_init_irq_param+0x6>
		_pwm1_dev = dev;
  402064:	4b03      	ldr	r3, [pc, #12]	; (402074 <_pwm_init_irq_param+0x24>)
  402066:	6059      	str	r1, [r3, #4]
	}
}
  402068:	e7f8      	b.n	40205c <_pwm_init_irq_param+0xc>
  40206a:	bf00      	nop
  40206c:	40020000 	.word	0x40020000
  402070:	4005c000 	.word	0x4005c000
  402074:	20400378 	.word	0x20400378

00402078 <_pwm_interrupt_handler>:
 * \internal interrupt handler for PWM
 *
 * \param[in] instance PWM instance number
 */
static void _pwm_interrupt_handler(struct _pwm_device *device)
{
  402078:	b508      	push	{r3, lr}
	if (hri_pwm_read_ISR1_reg(device->hw)) {
  40207a:	6903      	ldr	r3, [r0, #16]
	return ((Pwm *)hw)->PWM_ISR1;
  40207c:	69db      	ldr	r3, [r3, #28]
  40207e:	b113      	cbz	r3, 402086 <_pwm_interrupt_handler+0xe>
		if (NULL != device->callback.pwm_period_cb) {
  402080:	6803      	ldr	r3, [r0, #0]
  402082:	b103      	cbz	r3, 402086 <_pwm_interrupt_handler+0xe>
			device->callback.pwm_period_cb(device);
  402084:	4798      	blx	r3
  402086:	bd08      	pop	{r3, pc}

00402088 <PWM0_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM0_Handler(void)
{
  402088:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm0_dev);
  40208a:	4b02      	ldr	r3, [pc, #8]	; (402094 <PWM0_Handler+0xc>)
  40208c:	6818      	ldr	r0, [r3, #0]
  40208e:	4b02      	ldr	r3, [pc, #8]	; (402098 <PWM0_Handler+0x10>)
  402090:	4798      	blx	r3
  402092:	bd08      	pop	{r3, pc}
  402094:	20400378 	.word	0x20400378
  402098:	00402079 	.word	0x00402079

0040209c <PWM1_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM1_Handler(void)
{
  40209c:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm1_dev);
  40209e:	4b02      	ldr	r3, [pc, #8]	; (4020a8 <PWM1_Handler+0xc>)
  4020a0:	6858      	ldr	r0, [r3, #4]
  4020a2:	4b02      	ldr	r3, [pc, #8]	; (4020ac <PWM1_Handler+0x10>)
  4020a4:	4798      	blx	r3
  4020a6:	bd08      	pop	{r3, pc}
  4020a8:	20400378 	.word	0x20400378
  4020ac:	00402079 	.word	0x00402079

004020b0 <_pwm_init>:
}

int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
  4020b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4020b2:	4606      	mov	r6, r0
	ASSERT(hw);
  4020b4:	460c      	mov	r4, r1
  4020b6:	1c08      	adds	r0, r1, #0
  4020b8:	bf18      	it	ne
  4020ba:	2001      	movne	r0, #1
  4020bc:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  4020c0:	4944      	ldr	r1, [pc, #272]	; (4021d4 <_pwm_init+0x124>)
  4020c2:	4b45      	ldr	r3, [pc, #276]	; (4021d8 <_pwm_init+0x128>)
  4020c4:	4798      	blx	r3
	int8_t                      i;
	const struct _pwm_cfg *     cfg;
	const struct _pwm_ch_cfg *  ch;
	const struct _pwm_comp_cfg *comp;

	cfg = _pwm_get_cfg(hw);
  4020c6:	4620      	mov	r0, r4
  4020c8:	4b44      	ldr	r3, [pc, #272]	; (4021dc <_pwm_init+0x12c>)
  4020ca:	4798      	blx	r3
  4020cc:	4605      	mov	r5, r0

	device->hw = hw;
  4020ce:	6134      	str	r4, [r6, #16]
	/* Init PMW */
	hri_pwm_write_CLK_reg(hw, cfg->pwm_clk);
  4020d0:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_pwm_write_CLK_reg(const void *const hw, hri_pwm_clk_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_CLK = data;
  4020d2:	6023      	str	r3, [r4, #0]
	hri_pwm_write_ELMR_reg(hw, 0, cfg->pwm_elmr0);
  4020d4:	68c3      	ldr	r3, [r0, #12]
}

static inline void hri_pwm_write_ELMR_reg(const void *const hw, uint8_t index, hri_pwm_elmr_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ELMR[index] = data;
  4020d6:	67e3      	str	r3, [r4, #124]	; 0x7c
	hri_pwm_write_ELMR_reg(hw, 1, cfg->pwm_elmr1);
  4020d8:	6903      	ldr	r3, [r0, #16]
  4020da:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	hri_pwm_write_FMR_reg(hw, cfg->pwm_fmr);
  4020de:	6943      	ldr	r3, [r0, #20]
	((Pwm *)hw)->PWM_FMR = data;
  4020e0:	65e3      	str	r3, [r4, #92]	; 0x5c
	hri_pwm_write_FPV1_reg(hw, cfg->pwm_fpv1);
  4020e2:	6983      	ldr	r3, [r0, #24]
	((Pwm *)hw)->PWM_FPV1 = data;
  4020e4:	66a3      	str	r3, [r4, #104]	; 0x68
	hri_pwm_write_FPV2_reg(hw, cfg->pwm_fpv2);
  4020e6:	69c3      	ldr	r3, [r0, #28]
}

static inline void hri_pwm_write_FPV2_reg(const void *const hw, hri_pwm_fpv2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_FPV2 = data;
  4020e8:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	hri_pwm_write_FPE_reg(hw, cfg->pwm_fpe);
  4020ec:	6a03      	ldr	r3, [r0, #32]
	((Pwm *)hw)->PWM_FPE = data;
  4020ee:	66e3      	str	r3, [r4, #108]	; 0x6c
	hri_pwm_write_ETRG1_reg(hw, cfg->pwm_etrg1);
  4020f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
}

static inline void hri_pwm_write_ETRG1_reg(const void *const hw, hri_pwm_etrg1_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG1 = data;
  4020f2:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	hri_pwm_write_ETRG2_reg(hw, cfg->pwm_etrg2);
  4020f6:	6a83      	ldr	r3, [r0, #40]	; 0x28
}

static inline void hri_pwm_write_ETRG2_reg(const void *const hw, hri_pwm_etrg2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG2 = data;
  4020f8:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c

	/* Init Channel */
	for (i = 0; i < cfg->ch_num; i++) {
  4020fc:	2300      	movs	r3, #0
  4020fe:	e019      	b.n	402134 <_pwm_init+0x84>
		ch = cfg->ch + i;
  402100:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  402102:	0118      	lsls	r0, r3, #4
  402104:	eb07 0e00 	add.w	lr, r7, r0
		hri_pwm_write_CMR_reg(hw, ch->index, ch->mode);
  402108:	5c3a      	ldrb	r2, [r7, r0]
  40210a:	f8de 1004 	ldr.w	r1, [lr, #4]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR = data;
  40210e:	3210      	adds	r2, #16
  402110:	0152      	lsls	r2, r2, #5
  402112:	50a1      	str	r1, [r4, r2]
		hri_pwm_write_CDTY_reg(hw, ch->index, ch->duty_cycle);
  402114:	5c3a      	ldrb	r2, [r7, r0]
  402116:	f8de 100c 	ldr.w	r1, [lr, #12]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTY = data;
  40211a:	3210      	adds	r2, #16
  40211c:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402120:	6051      	str	r1, [r2, #4]
		hri_pwm_write_CPRD_reg(hw, ch->index, ch->period);
  402122:	5c3a      	ldrb	r2, [r7, r0]
  402124:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRD = data;
  402128:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  40212c:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
	for (i = 0; i < cfg->ch_num; i++) {
  402130:	3301      	adds	r3, #1
  402132:	b25b      	sxtb	r3, r3
  402134:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402136:	4293      	cmp	r3, r2
  402138:	d3e2      	bcc.n	402100 <_pwm_init+0x50>
  40213a:	2300      	movs	r3, #0
  40213c:	e014      	b.n	402168 <_pwm_init+0xb8>
	}
	/* Init comparison */
	for (i = 0; i < cfg->comp_num; i++) {
		comp = cfg->comp + i;
  40213e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  402140:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  402144:	0082      	lsls	r2, r0, #2
  402146:	eb01 0e02 	add.w	lr, r1, r2
		hri_pwm_write_CMPM_reg(hw, comp->index, comp->comp_cmpm);
  40214a:	5c88      	ldrb	r0, [r1, r2]
  40214c:	f8de 7004 	ldr.w	r7, [lr, #4]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM = data;
  402150:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  402154:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
		hri_pwm_write_CMPV_reg(hw, comp->index, comp->comp_cmpv);
  402158:	5c8a      	ldrb	r2, [r1, r2]
  40215a:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV = data;
  40215e:	3213      	adds	r2, #19
  402160:	0112      	lsls	r2, r2, #4
  402162:	50a1      	str	r1, [r4, r2]
	for (i = 0; i < cfg->comp_num; i++) {
  402164:	3301      	adds	r3, #1
  402166:	b25b      	sxtb	r3, r3
  402168:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  40216a:	4293      	cmp	r3, r2
  40216c:	d3e7      	bcc.n	40213e <_pwm_init+0x8e>
	}

	_pwm_init_irq_param(hw, device);
  40216e:	4631      	mov	r1, r6
  402170:	4620      	mov	r0, r4
  402172:	4b1b      	ldr	r3, [pc, #108]	; (4021e0 <_pwm_init+0x130>)
  402174:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  402176:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40217a:	2b00      	cmp	r3, #0
  40217c:	db0d      	blt.n	40219a <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40217e:	095a      	lsrs	r2, r3, #5
  402180:	f003 031f 	and.w	r3, r3, #31
  402184:	2101      	movs	r1, #1
  402186:	fa01 f303 	lsl.w	r3, r1, r3
  40218a:	3220      	adds	r2, #32
  40218c:	4915      	ldr	r1, [pc, #84]	; (4021e4 <_pwm_init+0x134>)
  40218e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402192:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402196:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  40219a:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40219e:	2b00      	cmp	r3, #0
  4021a0:	db09      	blt.n	4021b6 <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4021a2:	095a      	lsrs	r2, r3, #5
  4021a4:	f003 031f 	and.w	r3, r3, #31
  4021a8:	2101      	movs	r1, #1
  4021aa:	fa01 f303 	lsl.w	r3, r1, r3
  4021ae:	3260      	adds	r2, #96	; 0x60
  4021b0:	490c      	ldr	r1, [pc, #48]	; (4021e4 <_pwm_init+0x134>)
  4021b2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  4021b6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4021ba:	2b00      	cmp	r3, #0
  4021bc:	db08      	blt.n	4021d0 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4021be:	0959      	lsrs	r1, r3, #5
  4021c0:	f003 031f 	and.w	r3, r3, #31
  4021c4:	2201      	movs	r2, #1
  4021c6:	fa02 f303 	lsl.w	r3, r2, r3
  4021ca:	4a06      	ldr	r2, [pc, #24]	; (4021e4 <_pwm_init+0x134>)
  4021cc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	return ERR_NONE;
}
  4021d0:	2000      	movs	r0, #0
  4021d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4021d4:	00405fd4 	.word	0x00405fd4
  4021d8:	004017cd 	.word	0x004017cd
  4021dc:	00402021 	.word	0x00402021
  4021e0:	00402051 	.word	0x00402051
  4021e4:	e000e100 	.word	0xe000e100

004021e8 <_pwm_enable>:

	hri_pwm_write_DIS_reg(device->hw, PWM_DIS_MASK);
}

void _pwm_enable(struct _pwm_device *const device)
{
  4021e8:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  4021ea:	4604      	mov	r4, r0
  4021ec:	f240 12b5 	movw	r2, #437	; 0x1b5
  4021f0:	490b      	ldr	r1, [pc, #44]	; (402220 <_pwm_enable+0x38>)
  4021f2:	3000      	adds	r0, #0
  4021f4:	bf18      	it	ne
  4021f6:	2001      	movne	r0, #1
  4021f8:	4b0a      	ldr	r3, [pc, #40]	; (402224 <_pwm_enable+0x3c>)
  4021fa:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  4021fc:	6920      	ldr	r0, [r4, #16]
  4021fe:	4b0a      	ldr	r3, [pc, #40]	; (402228 <_pwm_enable+0x40>)
  402200:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  402202:	2300      	movs	r3, #0
  402204:	e008      	b.n	402218 <_pwm_enable+0x30>
		hri_pwm_write_ENA_reg(device->hw, 0x1u << cfg->ch[i].index);
  402206:	6921      	ldr	r1, [r4, #16]
  402208:	6b05      	ldr	r5, [r0, #48]	; 0x30
  40220a:	011a      	lsls	r2, r3, #4
  40220c:	5cad      	ldrb	r5, [r5, r2]
  40220e:	2201      	movs	r2, #1
  402210:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_ENA_reg(const void *const hw, hri_pwm_ena_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ENA = data;
  402212:	604a      	str	r2, [r1, #4]
	for (i = 0; i < cfg->ch_num; i++) {
  402214:	3301      	adds	r3, #1
  402216:	b25b      	sxtb	r3, r3
  402218:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40221a:	4293      	cmp	r3, r2
  40221c:	d3f3      	bcc.n	402206 <_pwm_enable+0x1e>
	}
}
  40221e:	bd38      	pop	{r3, r4, r5, pc}
  402220:	00405fd4 	.word	0x00405fd4
  402224:	004017cd 	.word	0x004017cd
  402228:	00402021 	.word	0x00402021

0040222c <_pwm_disable>:

void _pwm_disable(struct _pwm_device *const device)
{
  40222c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  40222e:	4604      	mov	r4, r0
  402230:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
  402234:	490b      	ldr	r1, [pc, #44]	; (402264 <_pwm_disable+0x38>)
  402236:	3000      	adds	r0, #0
  402238:	bf18      	it	ne
  40223a:	2001      	movne	r0, #1
  40223c:	4b0a      	ldr	r3, [pc, #40]	; (402268 <_pwm_disable+0x3c>)
  40223e:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  402240:	6920      	ldr	r0, [r4, #16]
  402242:	4b0a      	ldr	r3, [pc, #40]	; (40226c <_pwm_disable+0x40>)
  402244:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  402246:	2300      	movs	r3, #0
  402248:	e008      	b.n	40225c <_pwm_disable+0x30>
		hri_pwm_write_DIS_reg(device->hw, 0x1u << cfg->ch[i].index);
  40224a:	6921      	ldr	r1, [r4, #16]
  40224c:	6b05      	ldr	r5, [r0, #48]	; 0x30
  40224e:	011a      	lsls	r2, r3, #4
  402250:	5cad      	ldrb	r5, [r5, r2]
  402252:	2201      	movs	r2, #1
  402254:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_DIS_reg(const void *const hw, hri_pwm_dis_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_DIS = data;
  402256:	608a      	str	r2, [r1, #8]
	for (i = 0; i < cfg->ch_num; i++) {
  402258:	3301      	adds	r3, #1
  40225a:	b25b      	sxtb	r3, r3
  40225c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40225e:	4293      	cmp	r3, r2
  402260:	d3f3      	bcc.n	40224a <_pwm_disable+0x1e>
	}
}
  402262:	bd38      	pop	{r3, r4, r5, pc}
  402264:	00405fd4 	.word	0x00405fd4
  402268:	004017cd 	.word	0x004017cd
  40226c:	00402021 	.word	0x00402021

00402270 <_pwm_set_param>:

void _pwm_set_param(struct _pwm_device *const device, const pwm_period_t period, const pwm_period_t duty_cycle)
{
  402270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402272:	460d      	mov	r5, r1
  402274:	4616      	mov	r6, r2
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device && (duty_cycle < period));
  402276:	4604      	mov	r4, r0
  402278:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
  40227c:	4911      	ldr	r1, [pc, #68]	; (4022c4 <_pwm_set_param+0x54>)
  40227e:	2800      	cmp	r0, #0
  402280:	bf18      	it	ne
  402282:	42ae      	cmpne	r6, r5
  402284:	bf34      	ite	cc
  402286:	2001      	movcc	r0, #1
  402288:	2000      	movcs	r0, #0
  40228a:	4b0f      	ldr	r3, [pc, #60]	; (4022c8 <_pwm_set_param+0x58>)
  40228c:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  40228e:	6920      	ldr	r0, [r4, #16]
  402290:	4b0e      	ldr	r3, [pc, #56]	; (4022cc <_pwm_set_param+0x5c>)
  402292:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  402294:	2300      	movs	r3, #0
  402296:	e010      	b.n	4022ba <_pwm_set_param+0x4a>
		hri_pwm_write_CDTYUPD_reg(device->hw, cfg->ch[i].index, duty_cycle);
  402298:	6922      	ldr	r2, [r4, #16]
  40229a:	6b07      	ldr	r7, [r0, #48]	; 0x30
  40229c:	0119      	lsls	r1, r3, #4
  40229e:	5c7f      	ldrb	r7, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  4022a0:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  4022a4:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		hri_pwm_write_CPRDUPD_reg(device->hw, cfg->ch[i].index, period);
  4022a8:	6922      	ldr	r2, [r4, #16]
  4022aa:	6b07      	ldr	r7, [r0, #48]	; 0x30
  4022ac:	5c79      	ldrb	r1, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRDUPD = data;
  4022ae:	eb02 1241 	add.w	r2, r2, r1, lsl #5
  4022b2:	f8c2 5210 	str.w	r5, [r2, #528]	; 0x210
	for (i = 0; i < cfg->ch_num; i++) {
  4022b6:	3301      	adds	r3, #1
  4022b8:	b2db      	uxtb	r3, r3
  4022ba:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4022bc:	4293      	cmp	r3, r2
  4022be:	d3eb      	bcc.n	402298 <_pwm_set_param+0x28>
	}
}
  4022c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4022c2:	bf00      	nop
  4022c4:	00405fd4 	.word	0x00405fd4
  4022c8:	004017cd 	.word	0x004017cd
  4022cc:	00402021 	.word	0x00402021

004022d0 <_pwm_is_enabled>:

bool _pwm_is_enabled(const struct _pwm_device *const device)
{
  4022d0:	b510      	push	{r4, lr}
	ASSERT(device);
  4022d2:	4604      	mov	r4, r0
  4022d4:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  4022d8:	4907      	ldr	r1, [pc, #28]	; (4022f8 <_pwm_is_enabled+0x28>)
  4022da:	3000      	adds	r0, #0
  4022dc:	bf18      	it	ne
  4022de:	2001      	movne	r0, #1
  4022e0:	4b06      	ldr	r3, [pc, #24]	; (4022fc <_pwm_is_enabled+0x2c>)
  4022e2:	4798      	blx	r3
	uint8_t status = hri_pwm_get_SR_reg(device->hw, 0x0F);
  4022e4:	6923      	ldr	r3, [r4, #16]
	tmp = ((Pwm *)hw)->PWM_SR;
  4022e6:	68db      	ldr	r3, [r3, #12]
	if (status == 0) {
  4022e8:	f013 0f0f 	tst.w	r3, #15
  4022ec:	d001      	beq.n	4022f2 <_pwm_is_enabled+0x22>
		return false;
	} else {
		return true;
  4022ee:	2001      	movs	r0, #1
	}
}
  4022f0:	bd10      	pop	{r4, pc}
		return false;
  4022f2:	2000      	movs	r0, #0
  4022f4:	bd10      	pop	{r4, pc}
  4022f6:	bf00      	nop
  4022f8:	00405fd4 	.word	0x00405fd4
  4022fc:	004017cd 	.word	0x004017cd

00402300 <_pwm_set_irq_state>:

	return hri_pwm_read_CDTY_reg(device->hw, cfg->ch[0].index);
}

void _pwm_set_irq_state(struct _pwm_device *const device, const enum _pwm_callback_type type, const bool disable)
{
  402300:	b538      	push	{r3, r4, r5, lr}
  402302:	460d      	mov	r5, r1
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device);
  402304:	4604      	mov	r4, r0
  402306:	f44f 7200 	mov.w	r2, #512	; 0x200
  40230a:	4912      	ldr	r1, [pc, #72]	; (402354 <_pwm_set_irq_state+0x54>)
  40230c:	3000      	adds	r0, #0
  40230e:	bf18      	it	ne
  402310:	2001      	movne	r0, #1
  402312:	4b11      	ldr	r3, [pc, #68]	; (402358 <_pwm_set_irq_state+0x58>)
  402314:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  402316:	6920      	ldr	r0, [r4, #16]
  402318:	4b10      	ldr	r3, [pc, #64]	; (40235c <_pwm_set_irq_state+0x5c>)
  40231a:	4798      	blx	r3

	if (PWM_DEVICE_PERIOD_CB == type) {
  40231c:	b18d      	cbz	r5, 402342 <_pwm_set_irq_state+0x42>
		for (i = 0; i < cfg->ch_num; i++) {
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
		}
	} else if (PWM_DEVICE_ERROR_CB == type) {
  40231e:	2d01      	cmp	r5, #1
  402320:	d011      	beq.n	402346 <_pwm_set_irq_state+0x46>
  402322:	bd38      	pop	{r3, r4, r5, pc}
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
  402324:	6921      	ldr	r1, [r4, #16]
  402326:	6b05      	ldr	r5, [r0, #48]	; 0x30
  402328:	0113      	lsls	r3, r2, #4
  40232a:	5ced      	ldrb	r5, [r5, r3]
  40232c:	2301      	movs	r3, #1
  40232e:	40ab      	lsls	r3, r5
	((Pwm *)hw)->PWM_IER1 = data;
  402330:	610b      	str	r3, [r1, #16]
	((Pwm *)hw)->PWM_IDR1 = ~data;
  402332:	43db      	mvns	r3, r3
  402334:	614b      	str	r3, [r1, #20]
		for (i = 0; i < cfg->ch_num; i++) {
  402336:	3201      	adds	r2, #1
  402338:	b2d2      	uxtb	r2, r2
  40233a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  40233c:	429a      	cmp	r2, r3
  40233e:	d3f1      	bcc.n	402324 <_pwm_set_irq_state+0x24>
  402340:	bd38      	pop	{r3, r4, r5, pc}
  402342:	2200      	movs	r2, #0
  402344:	e7f9      	b.n	40233a <_pwm_set_irq_state+0x3a>
		ASSERT(false);
  402346:	f240 2209 	movw	r2, #521	; 0x209
  40234a:	4902      	ldr	r1, [pc, #8]	; (402354 <_pwm_set_irq_state+0x54>)
  40234c:	2000      	movs	r0, #0
  40234e:	4b02      	ldr	r3, [pc, #8]	; (402358 <_pwm_set_irq_state+0x58>)
  402350:	4798      	blx	r3
	}
}
  402352:	e7e6      	b.n	402322 <_pwm_set_irq_state+0x22>
  402354:	00405fd4 	.word	0x00405fd4
  402358:	004017cd 	.word	0x004017cd
  40235c:	00402021 	.word	0x00402021

00402360 <_pwm_get_pwm>:
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_pwm_get_pwm(void)
{
	return NULL;
}
  402360:	2000      	movs	r0, #0
  402362:	4770      	bx	lr

00402364 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  402364:	4b03      	ldr	r3, [pc, #12]	; (402374 <_system_time_init+0x10>)
  402366:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40236a:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  40236c:	2205      	movs	r2, #5
  40236e:	601a      	str	r2, [r3, #0]
  402370:	4770      	bx	lr
  402372:	bf00      	nop
  402374:	e000e010 	.word	0xe000e010

00402378 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  402378:	b508      	push	{r3, lr}
	_system_time_init(hw);
  40237a:	4b01      	ldr	r3, [pc, #4]	; (402380 <_delay_init+0x8>)
  40237c:	4798      	blx	r3
  40237e:	bd08      	pop	{r3, pc}
  402380:	00402365 	.word	0x00402365

00402384 <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  402384:	2300      	movs	r3, #0
  402386:	2b01      	cmp	r3, #1
  402388:	d815      	bhi.n	4023b6 <get_cfg+0x32>
{
  40238a:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  40238c:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  402390:	008a      	lsls	r2, r1, #2
  402392:	490a      	ldr	r1, [pc, #40]	; (4023bc <get_cfg+0x38>)
  402394:	588a      	ldr	r2, [r1, r2]
  402396:	4282      	cmp	r2, r0
  402398:	d007      	beq.n	4023aa <get_cfg+0x26>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  40239a:	3301      	adds	r3, #1
  40239c:	b2db      	uxtb	r3, r3
  40239e:	2b01      	cmp	r3, #1
  4023a0:	d9f4      	bls.n	40238c <get_cfg+0x8>
			return &(_tcs[i]);
		}
	}

	return NULL;
  4023a2:	2000      	movs	r0, #0
}
  4023a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4023a8:	4770      	bx	lr
			return &(_tcs[i]);
  4023aa:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  4023ae:	00a3      	lsls	r3, r4, #2
  4023b0:	4608      	mov	r0, r1
  4023b2:	4418      	add	r0, r3
  4023b4:	e7f6      	b.n	4023a4 <get_cfg+0x20>
	return NULL;
  4023b6:	2000      	movs	r0, #0
  4023b8:	4770      	bx	lr
  4023ba:	bf00      	nop
  4023bc:	20400000 	.word	0x20400000

004023c0 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  4023c0:	4b06      	ldr	r3, [pc, #24]	; (4023dc <_tc_init_irq_param+0x1c>)
  4023c2:	4298      	cmp	r0, r3
  4023c4:	d003      	beq.n	4023ce <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC3) {
  4023c6:	4b06      	ldr	r3, [pc, #24]	; (4023e0 <_tc_init_irq_param+0x20>)
  4023c8:	4298      	cmp	r0, r3
  4023ca:	d003      	beq.n	4023d4 <_tc_init_irq_param+0x14>
  4023cc:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  4023ce:	4b05      	ldr	r3, [pc, #20]	; (4023e4 <_tc_init_irq_param+0x24>)
  4023d0:	6019      	str	r1, [r3, #0]
  4023d2:	e7f8      	b.n	4023c6 <_tc_init_irq_param+0x6>
		_tc3_dev = (struct _timer_device *)dev;
  4023d4:	4b03      	ldr	r3, [pc, #12]	; (4023e4 <_tc_init_irq_param+0x24>)
  4023d6:	6059      	str	r1, [r3, #4]
	}
}
  4023d8:	e7f8      	b.n	4023cc <_tc_init_irq_param+0xc>
  4023da:	bf00      	nop
  4023dc:	4000c000 	.word	0x4000c000
  4023e0:	40054000 	.word	0x40054000
  4023e4:	20400398 	.word	0x20400398

004023e8 <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  4023e8:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  4023ea:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  4023ec:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  4023ee:	f013 0f10 	tst.w	r3, #16
  4023f2:	d100      	bne.n	4023f6 <tc_interrupt_handler+0xe>
  4023f4:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  4023f6:	6803      	ldr	r3, [r0, #0]
  4023f8:	4798      	blx	r3
	}
}
  4023fa:	e7fb      	b.n	4023f4 <tc_interrupt_handler+0xc>

004023fc <_timer_init>:
{
  4023fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402400:	4606      	mov	r6, r0
  402402:	460c      	mov	r4, r1
		struct tc_configuration *cfg     = get_cfg(hw);
  402404:	4608      	mov	r0, r1
  402406:	4b2f      	ldr	r3, [pc, #188]	; (4024c4 <_timer_init+0xc8>)
  402408:	4798      	blx	r3
  40240a:	4605      	mov	r5, r0
		uint32_t ra = cfg->ra;
  40240c:	f8d0 a014 	ldr.w	sl, [r0, #20]
		uint32_t rb = cfg->rb;
  402410:	f8d0 9018 	ldr.w	r9, [r0, #24]
		uint32_t rc = cfg->rc;
  402414:	69c7      	ldr	r7, [r0, #28]
		uint32_t ext_mode = cfg->ext_mode;
  402416:	f8d0 800c 	ldr.w	r8, [r0, #12]
		device->hw = hw;
  40241a:	60f4      	str	r4, [r6, #12]
		ASSERT(ARRAY_SIZE(_tcs));
  40241c:	22c3      	movs	r2, #195	; 0xc3
  40241e:	492a      	ldr	r1, [pc, #168]	; (4024c8 <_timer_init+0xcc>)
  402420:	2001      	movs	r0, #1
  402422:	4b2a      	ldr	r3, [pc, #168]	; (4024cc <_timer_init+0xd0>)
  402424:	4798      	blx	r3
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  402426:	f248 0307 	movw	r3, #32775	; 0x8007
  40242a:	6063      	str	r3, [r4, #4]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  40242c:	f8c4 a014 	str.w	sl, [r4, #20]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  402430:	f8c4 9018 	str.w	r9, [r4, #24]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  402434:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  402438:	61e7      	str	r7, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  40243a:	2300      	movs	r3, #0
  40243c:	6263      	str	r3, [r4, #36]	; 0x24
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  40243e:	f248 020f 	movw	r2, #32783	; 0x800f
  402442:	6462      	str	r2, [r4, #68]	; 0x44
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  402444:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  402448:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  40244c:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  402450:	65e7      	str	r7, [r4, #92]	; 0x5c
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  402452:	6663      	str	r3, [r4, #100]	; 0x64
		hri_tc_write_FMR_reg(hw, cfg->fmr);
  402454:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  402456:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
		_tc_init_irq_param(hw, device);
  40245a:	4631      	mov	r1, r6
  40245c:	4620      	mov	r0, r4
  40245e:	4b1c      	ldr	r3, [pc, #112]	; (4024d0 <_timer_init+0xd4>)
  402460:	4798      	blx	r3
		NVIC_DisableIRQ(cfg->irq);
  402462:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402466:	2b00      	cmp	r3, #0
  402468:	db0d      	blt.n	402486 <_timer_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40246a:	095a      	lsrs	r2, r3, #5
  40246c:	f003 031f 	and.w	r3, r3, #31
  402470:	2101      	movs	r1, #1
  402472:	fa01 f303 	lsl.w	r3, r1, r3
  402476:	3220      	adds	r2, #32
  402478:	4916      	ldr	r1, [pc, #88]	; (4024d4 <_timer_init+0xd8>)
  40247a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  40247e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402482:	f3bf 8f6f 	isb	sy
		NVIC_ClearPendingIRQ(cfg->irq);
  402486:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40248a:	2b00      	cmp	r3, #0
  40248c:	db09      	blt.n	4024a2 <_timer_init+0xa6>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40248e:	095a      	lsrs	r2, r3, #5
  402490:	f003 031f 	and.w	r3, r3, #31
  402494:	2101      	movs	r1, #1
  402496:	fa01 f303 	lsl.w	r3, r1, r3
  40249a:	3260      	adds	r2, #96	; 0x60
  40249c:	490d      	ldr	r1, [pc, #52]	; (4024d4 <_timer_init+0xd8>)
  40249e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		NVIC_EnableIRQ(cfg->irq);
  4024a2:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4024a6:	2b00      	cmp	r3, #0
  4024a8:	db08      	blt.n	4024bc <_timer_init+0xc0>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4024aa:	0959      	lsrs	r1, r3, #5
  4024ac:	f003 031f 	and.w	r3, r3, #31
  4024b0:	2201      	movs	r2, #1
  4024b2:	fa02 f303 	lsl.w	r3, r2, r3
  4024b6:	4a07      	ldr	r2, [pc, #28]	; (4024d4 <_timer_init+0xd8>)
  4024b8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  4024bc:	2000      	movs	r0, #0
  4024be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4024c2:	bf00      	nop
  4024c4:	00402385 	.word	0x00402385
  4024c8:	00405fec 	.word	0x00405fec
  4024cc:	004017cd 	.word	0x004017cd
  4024d0:	004023c1 	.word	0x004023c1
  4024d4:	e000e100 	.word	0xe000e100

004024d8 <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  4024d8:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  4024da:	2305      	movs	r3, #5
  4024dc:	6013      	str	r3, [r2, #0]
	hri_tc_write_CCR_reg(device->hw, 1, TC_CCR_CLKEN | TC_CCR_SWTRG);
  4024de:	68c2      	ldr	r2, [r0, #12]
  4024e0:	6413      	str	r3, [r2, #64]	; 0x40
  4024e2:	4770      	bx	lr

004024e4 <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0) | hri_tc_get_SR_CLKSTA_bit(device->hw, 1);
  4024e4:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  4024e6:	6a13      	ldr	r3, [r2, #32]
  4024e8:	f3c3 4300 	ubfx	r3, r3, #16, #1
  4024ec:	6e10      	ldr	r0, [r2, #96]	; 0x60
  4024ee:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
  4024f2:	4318      	orrs	r0, r3
  4024f4:	4770      	bx	lr

004024f6 <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  4024f6:	2000      	movs	r0, #0
  4024f8:	4770      	bx	lr
	...

004024fc <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  4024fc:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  4024fe:	4b02      	ldr	r3, [pc, #8]	; (402508 <TC0_Handler+0xc>)
  402500:	6818      	ldr	r0, [r3, #0]
  402502:	4b02      	ldr	r3, [pc, #8]	; (40250c <TC0_Handler+0x10>)
  402504:	4798      	blx	r3
  402506:	bd08      	pop	{r3, pc}
  402508:	20400398 	.word	0x20400398
  40250c:	004023e9 	.word	0x004023e9

00402510 <TC9_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC9_Handler(void)
{
  402510:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
  402512:	4b02      	ldr	r3, [pc, #8]	; (40251c <TC9_Handler+0xc>)
  402514:	6858      	ldr	r0, [r3, #4]
  402516:	4b02      	ldr	r3, [pc, #8]	; (402520 <TC9_Handler+0x10>)
  402518:	4798      	blx	r3
  40251a:	bd08      	pop	{r3, pc}
  40251c:	20400398 	.word	0x20400398
  402520:	004023e9 	.word	0x004023e9

00402524 <_usart_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given usart hardware instance
 */
static uint8_t _usart_get_hardware_index(const void *const hw)
{
  402524:	b510      	push	{r4, lr}
	ASSERT(hw);
  402526:	4604      	mov	r4, r0
  402528:	f240 222b 	movw	r2, #555	; 0x22b
  40252c:	4905      	ldr	r1, [pc, #20]	; (402544 <_usart_get_hardware_index+0x20>)
  40252e:	3000      	adds	r0, #0
  402530:	bf18      	it	ne
  402532:	2001      	movne	r0, #1
  402534:	4b04      	ldr	r3, [pc, #16]	; (402548 <_usart_get_hardware_index+0x24>)
  402536:	4798      	blx	r3

#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)USART0) / sizeof(Usart);
#endif

	return ((uint32_t)hw - (uint32_t)USART0) >> 14;
  402538:	4804      	ldr	r0, [pc, #16]	; (40254c <_usart_get_hardware_index+0x28>)
  40253a:	4420      	add	r0, r4
}
  40253c:	f3c0 3087 	ubfx	r0, r0, #14, #8
  402540:	bd10      	pop	{r4, pc}
  402542:	bf00      	nop
  402544:	0040600c 	.word	0x0040600c
  402548:	004017cd 	.word	0x004017cd
  40254c:	bffdc000 	.word	0xbffdc000

00402550 <_get_usart_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given usart hardware instance
 */
static uint8_t _get_usart_index(const void *const hw)
{
  402550:	b510      	push	{r4, lr}
	ASSERT(hw);
  402552:	4604      	mov	r4, r0
  402554:	f240 2287 	movw	r2, #647	; 0x287
  402558:	490e      	ldr	r1, [pc, #56]	; (402594 <_get_usart_index+0x44>)
  40255a:	3000      	adds	r0, #0
  40255c:	bf18      	it	ne
  40255e:	2001      	movne	r0, #1
  402560:	4b0d      	ldr	r3, [pc, #52]	; (402598 <_get_usart_index+0x48>)
  402562:	4798      	blx	r3
	uint8_t usart_offset = _usart_get_hardware_index(hw);
  402564:	4620      	mov	r0, r4
  402566:	4b0d      	ldr	r3, [pc, #52]	; (40259c <_get_usart_index+0x4c>)
  402568:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  40256a:	2300      	movs	r3, #0
  40256c:	b143      	cbz	r3, 402580 <_get_usart_index+0x30>
		if (_usarts[i].number == usart_offset) {
			return i;
		}
	}

	ASSERT(false);
  40256e:	f240 2291 	movw	r2, #657	; 0x291
  402572:	4908      	ldr	r1, [pc, #32]	; (402594 <_get_usart_index+0x44>)
  402574:	2000      	movs	r0, #0
  402576:	4b08      	ldr	r3, [pc, #32]	; (402598 <_get_usart_index+0x48>)
  402578:	4798      	blx	r3
	return 0;
  40257a:	2300      	movs	r3, #0
}
  40257c:	4618      	mov	r0, r3
  40257e:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == usart_offset) {
  402580:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  402584:	008a      	lsls	r2, r1, #2
  402586:	4906      	ldr	r1, [pc, #24]	; (4025a0 <_get_usart_index+0x50>)
  402588:	5c8a      	ldrb	r2, [r1, r2]
  40258a:	4290      	cmp	r0, r2
  40258c:	d0f6      	beq.n	40257c <_get_usart_index+0x2c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  40258e:	3301      	adds	r3, #1
  402590:	b2db      	uxtb	r3, r3
  402592:	e7eb      	b.n	40256c <_get_usart_index+0x1c>
  402594:	0040600c 	.word	0x0040600c
  402598:	004017cd 	.word	0x004017cd
  40259c:	00402525 	.word	0x00402525
  4025a0:	00406000 	.word	0x00406000

004025a4 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
  4025a4:	b510      	push	{r4, lr}
	ASSERT(hw);
  4025a6:	4604      	mov	r4, r0
  4025a8:	f240 229e 	movw	r2, #670	; 0x29e
  4025ac:	4911      	ldr	r1, [pc, #68]	; (4025f4 <_usart_init+0x50>)
  4025ae:	3000      	adds	r0, #0
  4025b0:	bf18      	it	ne
  4025b2:	2001      	movne	r0, #1
  4025b4:	4b10      	ldr	r3, [pc, #64]	; (4025f8 <_usart_init+0x54>)
  4025b6:	4798      	blx	r3
	uint8_t i = _get_usart_index(hw);
  4025b8:	4620      	mov	r0, r4
  4025ba:	4b10      	ldr	r3, [pc, #64]	; (4025fc <_usart_init+0x58>)
  4025bc:	4798      	blx	r3
}

static inline void hri_usart_write_US_WPMR_reg(const void *const hw, hri_usart_us_wpmr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_WPMR = data;
  4025be:	4b10      	ldr	r3, [pc, #64]	; (402600 <_usart_init+0x5c>)
  4025c0:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	((Usart *)hw)->US_MR = data;
  4025c4:	2300      	movs	r3, #0
  4025c6:	6063      	str	r3, [r4, #4]
	((Usart *)hw)->US_RTOR = data;
  4025c8:	6263      	str	r3, [r4, #36]	; 0x24
	((Usart *)hw)->US_TTGR = data;
  4025ca:	62a3      	str	r3, [r4, #40]	; 0x28
}

static inline void hri_usart_write_US_CR_reg(const void *const hw, hri_usart_us_cr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_CR = data;
  4025cc:	22ac      	movs	r2, #172	; 0xac
  4025ce:	6022      	str	r2, [r4, #0]
  4025d0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4025d4:	6022      	str	r2, [r4, #0]
  4025d6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4025da:	6022      	str	r2, [r4, #0]
	/* Reset status bits. */
	hri_usart_write_US_CR_reg(hw, US_CR_RSTSTA);
	/* Turn off RTS and DTR if exist. */
	hri_usart_write_US_CR_reg(hw, US_CR_USART_RTSDIS);

	hri_usart_write_US_MR_reg(hw, _usarts[i].us_mr);
  4025dc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  4025e0:	0081      	lsls	r1, r0, #2
  4025e2:	4a08      	ldr	r2, [pc, #32]	; (402604 <_usart_init+0x60>)
  4025e4:	440a      	add	r2, r1
  4025e6:	6852      	ldr	r2, [r2, #4]
	((Usart *)hw)->US_MR = data;
  4025e8:	6062      	str	r2, [r4, #4]
	((Usart *)hw)->US_BRGR = data;
  4025ea:	4a07      	ldr	r2, [pc, #28]	; (402608 <_usart_init+0x64>)
  4025ec:	6222      	str	r2, [r4, #32]
	hri_usart_write_US_BRGR_reg(hw, _usarts[i].us_brgr);

	return ERR_NONE;
}
  4025ee:	4618      	mov	r0, r3
  4025f0:	bd10      	pop	{r4, pc}
  4025f2:	bf00      	nop
  4025f4:	0040600c 	.word	0x0040600c
  4025f8:	004017cd 	.word	0x004017cd
  4025fc:	00402551 	.word	0x00402551
  402600:	55534100 	.word	0x55534100
  402604:	00406000 	.word	0x00406000
  402608:	000100f4 	.word	0x000100f4

0040260c <_usart_sync_init>:
{
  40260c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40260e:	460c      	mov	r4, r1
	ASSERT(device);
  402610:	4e09      	ldr	r6, [pc, #36]	; (402638 <_usart_sync_init+0x2c>)
  402612:	4607      	mov	r7, r0
  402614:	22bd      	movs	r2, #189	; 0xbd
  402616:	4631      	mov	r1, r6
  402618:	3000      	adds	r0, #0
  40261a:	bf18      	it	ne
  40261c:	2001      	movne	r0, #1
  40261e:	4d07      	ldr	r5, [pc, #28]	; (40263c <_usart_sync_init+0x30>)
  402620:	47a8      	blx	r5
	ASSERT(hw);
  402622:	22be      	movs	r2, #190	; 0xbe
  402624:	4631      	mov	r1, r6
  402626:	1c20      	adds	r0, r4, #0
  402628:	bf18      	it	ne
  40262a:	2001      	movne	r0, #1
  40262c:	47a8      	blx	r5
	device->hw = hw;
  40262e:	603c      	str	r4, [r7, #0]
	return _usart_init(hw);
  402630:	4620      	mov	r0, r4
  402632:	4b03      	ldr	r3, [pc, #12]	; (402640 <_usart_sync_init+0x34>)
  402634:	4798      	blx	r3
}
  402636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402638:	0040600c 	.word	0x0040600c
  40263c:	004017cd 	.word	0x004017cd
  402640:	004025a5 	.word	0x004025a5

00402644 <_usart_sync_enable>:
{
  402644:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
  402646:	4e0a      	ldr	r6, [pc, #40]	; (402670 <_usart_sync_enable+0x2c>)
  402648:	4604      	mov	r4, r0
  40264a:	f240 1205 	movw	r2, #261	; 0x105
  40264e:	4631      	mov	r1, r6
  402650:	3000      	adds	r0, #0
  402652:	bf18      	it	ne
  402654:	2001      	movne	r0, #1
  402656:	4d07      	ldr	r5, [pc, #28]	; (402674 <_usart_sync_enable+0x30>)
  402658:	47a8      	blx	r5
	_usart_enable(device->hw);
  40265a:	6824      	ldr	r4, [r4, #0]
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline void _usart_enable(void *const hw)
{
	ASSERT(hw);
  40265c:	f240 22c7 	movw	r2, #711	; 0x2c7
  402660:	4631      	mov	r1, r6
  402662:	1c20      	adds	r0, r4, #0
  402664:	bf18      	it	ne
  402666:	2001      	movne	r0, #1
  402668:	47a8      	blx	r5
	((Usart *)hw)->US_CR = data;
  40266a:	2350      	movs	r3, #80	; 0x50
  40266c:	6023      	str	r3, [r4, #0]
  40266e:	bd70      	pop	{r4, r5, r6, pc}
  402670:	0040600c 	.word	0x0040600c
  402674:	004017cd 	.word	0x004017cd

00402678 <_usart_sync_write_byte>:
{
  402678:	b538      	push	{r3, r4, r5, lr}
  40267a:	460c      	mov	r4, r1
	ASSERT(device);
  40267c:	4605      	mov	r5, r0
  40267e:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  402682:	4904      	ldr	r1, [pc, #16]	; (402694 <_usart_sync_write_byte+0x1c>)
  402684:	3000      	adds	r0, #0
  402686:	bf18      	it	ne
  402688:	2001      	movne	r0, #1
  40268a:	4b03      	ldr	r3, [pc, #12]	; (402698 <_usart_sync_write_byte+0x20>)
  40268c:	4798      	blx	r3
	hri_usart_write_US_THR_reg(device->hw, (hri_usart_us_thr_reg_t)data);
  40268e:	682b      	ldr	r3, [r5, #0]
}

static inline void hri_usart_write_US_THR_reg(const void *const hw, hri_usart_us_thr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_THR = data;
  402690:	61dc      	str	r4, [r3, #28]
  402692:	bd38      	pop	{r3, r4, r5, pc}
  402694:	0040600c 	.word	0x0040600c
  402698:	004017cd 	.word	0x004017cd

0040269c <_usart_sync_read_byte>:
{
  40269c:	b510      	push	{r4, lr}
	ASSERT(device);
  40269e:	4604      	mov	r4, r0
  4026a0:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  4026a4:	4904      	ldr	r1, [pc, #16]	; (4026b8 <_usart_sync_read_byte+0x1c>)
  4026a6:	3000      	adds	r0, #0
  4026a8:	bf18      	it	ne
  4026aa:	2001      	movne	r0, #1
  4026ac:	4b03      	ldr	r3, [pc, #12]	; (4026bc <_usart_sync_read_byte+0x20>)
  4026ae:	4798      	blx	r3
	return (uint8_t)(hri_usart_read_US_RHR_reg(device->hw) & 0xff);
  4026b0:	6823      	ldr	r3, [r4, #0]
	return ((Usart *)hw)->US_RHR;
  4026b2:	6998      	ldr	r0, [r3, #24]
}
  4026b4:	b2c0      	uxtb	r0, r0
  4026b6:	bd10      	pop	{r4, pc}
  4026b8:	0040600c 	.word	0x0040600c
  4026bc:	004017cd 	.word	0x004017cd

004026c0 <_usart_sync_is_ready_to_send>:
{
  4026c0:	b510      	push	{r4, lr}
	ASSERT(device);
  4026c2:	4604      	mov	r4, r0
  4026c4:	f240 12c3 	movw	r2, #451	; 0x1c3
  4026c8:	4905      	ldr	r1, [pc, #20]	; (4026e0 <_usart_sync_is_ready_to_send+0x20>)
  4026ca:	3000      	adds	r0, #0
  4026cc:	bf18      	it	ne
  4026ce:	2001      	movne	r0, #1
  4026d0:	4b04      	ldr	r3, [pc, #16]	; (4026e4 <_usart_sync_is_ready_to_send+0x24>)
  4026d2:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXRDY_bit(device->hw);
  4026d4:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0;
  4026d6:	6958      	ldr	r0, [r3, #20]
}
  4026d8:	f3c0 0040 	ubfx	r0, r0, #1, #1
  4026dc:	bd10      	pop	{r4, pc}
  4026de:	bf00      	nop
  4026e0:	0040600c 	.word	0x0040600c
  4026e4:	004017cd 	.word	0x004017cd

004026e8 <_usart_sync_is_transmit_done>:
{
  4026e8:	b510      	push	{r4, lr}
	ASSERT(device);
  4026ea:	4604      	mov	r4, r0
  4026ec:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  4026f0:	4905      	ldr	r1, [pc, #20]	; (402708 <_usart_sync_is_transmit_done+0x20>)
  4026f2:	3000      	adds	r0, #0
  4026f4:	bf18      	it	ne
  4026f6:	2001      	movne	r0, #1
  4026f8:	4b04      	ldr	r3, [pc, #16]	; (40270c <_usart_sync_is_transmit_done+0x24>)
  4026fa:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXEMPTY_bit(device->hw);
  4026fc:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0;
  4026fe:	6958      	ldr	r0, [r3, #20]
}
  402700:	f3c0 2040 	ubfx	r0, r0, #9, #1
  402704:	bd10      	pop	{r4, pc}
  402706:	bf00      	nop
  402708:	0040600c 	.word	0x0040600c
  40270c:	004017cd 	.word	0x004017cd

00402710 <_usart_sync_is_byte_received>:
{
  402710:	b510      	push	{r4, lr}
	ASSERT(device);
  402712:	4604      	mov	r4, r0
  402714:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  402718:	4905      	ldr	r1, [pc, #20]	; (402730 <_usart_sync_is_byte_received+0x20>)
  40271a:	3000      	adds	r0, #0
  40271c:	bf18      	it	ne
  40271e:	2001      	movne	r0, #1
  402720:	4b04      	ldr	r3, [pc, #16]	; (402734 <_usart_sync_is_byte_received+0x24>)
  402722:	4798      	blx	r3
	return hri_usart_get_US_CSR_RXRDY_bit(device->hw);
  402724:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0;
  402726:	6958      	ldr	r0, [r3, #20]
  402728:	f000 0001 	and.w	r0, r0, #1
}
  40272c:	bd10      	pop	{r4, pc}
  40272e:	bf00      	nop
  402730:	0040600c 	.word	0x0040600c
  402734:	004017cd 	.word	0x004017cd

00402738 <_usart_get_usart_sync>:
}
  402738:	2000      	movs	r0, #0
  40273a:	4770      	bx	lr

0040273c <_dma_init>:

/* DMAC channel configurations */
const static struct dmac_channel_cfg _cfgs[] = {REPEAT_MACRO(DMAC_CHANNEL_CFG, i, DMAC_CH_NUM)};

int32_t _dma_init(void)
{
  40273c:	b430      	push	{r4, r5}
	uint8_t i;

	/* Clear the pending Interrupt Status bit */
	for (i = 0; i < DMAC_CH_NUM; i++) {
  40273e:	2300      	movs	r3, #0
  402740:	e004      	b.n	40274c <_dma_init+0x10>
	return tmp;
}

static inline hri_xdmac_cis_reg_t hri_xdmac_read_CIS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  402742:	0199      	lsls	r1, r3, #6
  402744:	4a16      	ldr	r2, [pc, #88]	; (4027a0 <_dma_init+0x64>)
  402746:	5852      	ldr	r2, [r2, r1]
  402748:	3301      	adds	r3, #1
  40274a:	b2db      	uxtb	r3, r3
  40274c:	2b17      	cmp	r3, #23
  40274e:	d9f8      	bls.n	402742 <_dma_init+0x6>
  402750:	2300      	movs	r3, #0
  402752:	e014      	b.n	40277e <_dma_init+0x42>
}

static inline void hri_xdmac_write_CNDC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cndc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CNDC = data;
  402754:	4c13      	ldr	r4, [pc, #76]	; (4027a4 <_dma_init+0x68>)
  402756:	eb04 1283 	add.w	r2, r4, r3, lsl #6
  40275a:	2100      	movs	r1, #0
  40275c:	66d1      	str	r1, [r2, #108]	; 0x6c
}

static inline void hri_xdmac_write_CBC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cbc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CBC = data;
  40275e:	6751      	str	r1, [r2, #116]	; 0x74
}

static inline void hri_xdmac_write_CSUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_csus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSUS = data;
  402760:	1c98      	adds	r0, r3, #2
  402762:	0180      	lsls	r0, r0, #6
  402764:	1825      	adds	r5, r4, r0
  402766:	5021      	str	r1, [r4, r0]
}

static inline void hri_xdmac_write_CDUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cdus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDUS = data;
  402768:	6069      	str	r1, [r5, #4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
		hri_xdmac_write_CNDC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CBC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CSUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CDUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CC_reg(XDMAC, i, _cfgs[i].config_reg);
  40276a:	490f      	ldr	r1, [pc, #60]	; (4027a8 <_dma_init+0x6c>)
  40276c:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC = data;
  402770:	6790      	str	r0, [r2, #120]	; 0x78
		hri_xdmac_write_CDS_MSP_reg(XDMAC, i, _cfgs[i].cds_msp);
  402772:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  402776:	6849      	ldr	r1, [r1, #4]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDS_MSP = data;
  402778:	67d1      	str	r1, [r2, #124]	; 0x7c
	for (i = 0; i < DMAC_CH_NUM; i++) {
  40277a:	3301      	adds	r3, #1
  40277c:	b2db      	uxtb	r3, r3
  40277e:	2b17      	cmp	r3, #23
  402780:	d9e8      	bls.n	402754 <_dma_init+0x18>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402782:	4b0a      	ldr	r3, [pc, #40]	; (4027ac <_dma_init+0x70>)
  402784:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402788:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40278c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402790:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402794:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402798:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(XDMAC_IRQn);
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_EnableIRQ(XDMAC_IRQn);

	return ERR_NONE;
}
  40279a:	2000      	movs	r0, #0
  40279c:	bc30      	pop	{r4, r5}
  40279e:	4770      	bx	lr
  4027a0:	4007805c 	.word	0x4007805c
  4027a4:	40078000 	.word	0x40078000
  4027a8:	00406028 	.word	0x00406028
  4027ac:	e000e100 	.word	0xe000e100

004027b0 <_dma_set_destination_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDA = data;
  4027b0:	0180      	lsls	r0, r0, #6
  4027b2:	4b02      	ldr	r3, [pc, #8]	; (4027bc <_dma_set_destination_address+0xc>)
  4027b4:	5019      	str	r1, [r3, r0]
int32_t _dma_set_destination_address(const uint8_t channel, const void *const dst)
{
	hri_xdmac_write_CDA_reg(XDMAC, channel, (uint32_t)dst);

	return ERR_NONE;
}
  4027b6:	2000      	movs	r0, #0
  4027b8:	4770      	bx	lr
  4027ba:	bf00      	nop
  4027bc:	40078064 	.word	0x40078064

004027c0 <_dma_set_source_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSA = data;
  4027c0:	0180      	lsls	r0, r0, #6
  4027c2:	4b02      	ldr	r3, [pc, #8]	; (4027cc <_dma_set_source_address+0xc>)
  4027c4:	5019      	str	r1, [r3, r0]
int32_t _dma_set_source_address(const uint8_t channel, const void *const src)
{
	hri_xdmac_write_CSA_reg(XDMAC, channel, (uint32_t)src);

	return ERR_NONE;
}
  4027c6:	2000      	movs	r0, #0
  4027c8:	4770      	bx	lr
  4027ca:	bf00      	nop
  4027cc:	40078060 	.word	0x40078060

004027d0 <_dma_set_data_amount>:
	tmp = ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC;
  4027d0:	0180      	lsls	r0, r0, #6
  4027d2:	4a04      	ldr	r2, [pc, #16]	; (4027e4 <_dma_set_data_amount+0x14>)
  4027d4:	4402      	add	r2, r0
  4027d6:	6f93      	ldr	r3, [r2, #120]	; 0x78
	tmp = (tmp & XDMAC_CC_DWIDTH(mask)) >> XDMAC_CC_DWIDTH_Pos;
  4027d8:	f3c3 23c1 	ubfx	r3, r3, #11, #2
int32_t _dma_set_data_amount(const uint8_t channel, const uint32_t amount)
{
	uint8_t width;

	width = hri_xdmac_get_CC_DWIDTH_bf(XDMAC, channel, 0x3);
	hri_xdmac_write_CUBC_reg(XDMAC, channel, amount >> width);
  4027dc:	40d9      	lsrs	r1, r3
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CUBC = data;
  4027de:	6711      	str	r1, [r2, #112]	; 0x70

	return ERR_NONE;
}
  4027e0:	2000      	movs	r0, #0
  4027e2:	4770      	bx	lr
  4027e4:	40078000 	.word	0x40078000

004027e8 <_dma_enable_transaction>:

int32_t _dma_enable_transaction(const uint8_t channel, const bool software_trigger)
{
	hri_xdmac_set_GS_reg(XDMAC, 1 << channel);
  4027e8:	2301      	movs	r3, #1
  4027ea:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GD = XDMAC_GS_ST23;
}

static inline void hri_xdmac_set_GS_reg(const void *const hw, hri_xdmac_gs_reg_t mask)
{
	((Xdmac *)hw)->XDMAC_GE = mask;
  4027ee:	4b03      	ldr	r3, [pc, #12]	; (4027fc <_dma_enable_transaction+0x14>)
  4027f0:	61d8      	str	r0, [r3, #28]

	if (software_trigger) {
  4027f2:	b101      	cbz	r1, 4027f6 <_dma_enable_transaction+0xe>
}

static inline void hri_xdmac_write_GSWR_reg(const void *const hw, hri_xdmac_gswr_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XDMAC_GSWR = data;
  4027f4:	6398      	str	r0, [r3, #56]	; 0x38
		hri_xdmac_write_GSWR_reg(XDMAC, 1 << channel);
	}

	return ERR_NONE;
}
  4027f6:	2000      	movs	r0, #0
  4027f8:	4770      	bx	lr
  4027fa:	bf00      	nop
  4027fc:	40078000 	.word	0x40078000

00402800 <_dma_get_channel_resource>:

int32_t _dma_get_channel_resource(struct _dma_resource **resource, const uint8_t channel)
{
	*resource = &_resources[channel];
  402800:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  402804:	008a      	lsls	r2, r1, #2
  402806:	4b02      	ldr	r3, [pc, #8]	; (402810 <_dma_get_channel_resource+0x10>)
  402808:	4413      	add	r3, r2
  40280a:	6003      	str	r3, [r0, #0]

	return ERR_NONE;
}
  40280c:	2000      	movs	r0, #0
  40280e:	4770      	bx	lr
  402810:	204003a0 	.word	0x204003a0

00402814 <_dma_set_irq_state>:

void _dma_set_irq_state(const uint8_t channel, const enum _dma_callback_type type, const bool state)
{
	if (state) {
  402814:	b19a      	cbz	r2, 40283e <_dma_set_irq_state+0x2a>
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  402816:	b951      	cbnz	r1, 40282e <_dma_set_irq_state+0x1a>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  402818:	0182      	lsls	r2, r0, #6
  40281a:	4b13      	ldr	r3, [pc, #76]	; (402868 <_dma_set_irq_state+0x54>)
  40281c:	4413      	add	r3, r2
  40281e:	2201      	movs	r2, #1
  402820:	651a      	str	r2, [r3, #80]	; 0x50
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_BIE);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_RBIE | XDMAC_CIE_WBIE | XDMAC_CIE_ROIE);
		}
		hri_xdmac_set_GIM_reg(XDMAC, (1 << channel));
  402822:	2301      	movs	r3, #1
  402824:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GIE = mask;
  402828:	4b0f      	ldr	r3, [pc, #60]	; (402868 <_dma_set_irq_state+0x54>)
  40282a:	60d8      	str	r0, [r3, #12]
  40282c:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  40282e:	2901      	cmp	r1, #1
  402830:	d1f7      	bne.n	402822 <_dma_set_irq_state+0xe>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  402832:	0182      	lsls	r2, r0, #6
  402834:	4b0c      	ldr	r3, [pc, #48]	; (402868 <_dma_set_irq_state+0x54>)
  402836:	4413      	add	r3, r2
  402838:	2270      	movs	r2, #112	; 0x70
  40283a:	651a      	str	r2, [r3, #80]	; 0x50
  40283c:	e7f1      	b.n	402822 <_dma_set_irq_state+0xe>
	} else {
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  40283e:	b951      	cbnz	r1, 402856 <_dma_set_irq_state+0x42>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  402840:	0182      	lsls	r2, r0, #6
  402842:	4b09      	ldr	r3, [pc, #36]	; (402868 <_dma_set_irq_state+0x54>)
  402844:	4413      	add	r3, r2
  402846:	2201      	movs	r2, #1
  402848:	655a      	str	r2, [r3, #84]	; 0x54
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_BID);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_RBEID | XDMAC_CID_WBEID | XDMAC_CID_ROID);
		}
		hri_xdmac_clear_GIM_reg(XDMAC, (1 << channel));
  40284a:	2301      	movs	r3, #1
  40284c:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GID = mask;
  402850:	4b05      	ldr	r3, [pc, #20]	; (402868 <_dma_set_irq_state+0x54>)
  402852:	6118      	str	r0, [r3, #16]
  402854:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  402856:	2901      	cmp	r1, #1
  402858:	d1f7      	bne.n	40284a <_dma_set_irq_state+0x36>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  40285a:	0182      	lsls	r2, r0, #6
  40285c:	4b02      	ldr	r3, [pc, #8]	; (402868 <_dma_set_irq_state+0x54>)
  40285e:	4413      	add	r3, r2
  402860:	2270      	movs	r2, #112	; 0x70
  402862:	655a      	str	r2, [r3, #84]	; 0x54
  402864:	e7f1      	b.n	40284a <_dma_set_irq_state+0x36>
  402866:	bf00      	nop
  402868:	40078000 	.word	0x40078000

0040286c <XDMAC_Handler>:
	return ((Xdmac *)hw)->XDMAC_GIS;
  40286c:	4b17      	ldr	r3, [pc, #92]	; (4028cc <XDMAC_Handler+0x60>)
  40286e:	6999      	ldr	r1, [r3, #24]
	uint32_t              pend;

	pend = hri_xdmac_read_GIS_reg(XDMAC);

	/* Get the first pending channel ID */
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  402870:	2300      	movs	r3, #0
  402872:	2b17      	cmp	r3, #23
  402874:	d81b      	bhi.n	4028ae <XDMAC_Handler+0x42>
		if ((pend >> i) & 1) {
  402876:	fa21 f203 	lsr.w	r2, r1, r3
  40287a:	f012 0f01 	tst.w	r2, #1
  40287e:	d102      	bne.n	402886 <XDMAC_Handler+0x1a>
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  402880:	3301      	adds	r3, #1
  402882:	b2db      	uxtb	r3, r3
  402884:	e7f5      	b.n	402872 <XDMAC_Handler+0x6>
			channel = i;
  402886:	b25b      	sxtb	r3, r3
			break;
		}
	}

	if (channel < 0) {
  402888:	2b00      	cmp	r3, #0
  40288a:	db1d      	blt.n	4028c8 <XDMAC_Handler+0x5c>
{
  40288c:	b510      	push	{r4, lr}
		return;
	}

	tmp_resource = &_resources[channel];
  40288e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  402892:	0090      	lsls	r0, r2, #2
  402894:	4a0e      	ldr	r2, [pc, #56]	; (4028d0 <XDMAC_Handler+0x64>)
  402896:	4410      	add	r0, r2
	status       = hri_xdmac_read_CIS_reg(XDMAC, channel);
  402898:	b2d9      	uxtb	r1, r3
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  40289a:	0189      	lsls	r1, r1, #6
  40289c:	4a0d      	ldr	r2, [pc, #52]	; (4028d4 <XDMAC_Handler+0x68>)
  40289e:	5852      	ldr	r2, [r2, r1]

	if (status & (XDMAC_CIS_RBEIS | XDMAC_CIS_WBEIS | XDMAC_CIS_ROIS)) {
  4028a0:	f012 0f70 	tst.w	r2, #112	; 0x70
  4028a4:	d106      	bne.n	4028b4 <XDMAC_Handler+0x48>
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (status & XDMAC_CIS_BIS) {
  4028a6:	f012 0f01 	tst.w	r2, #1
  4028aa:	d106      	bne.n	4028ba <XDMAC_Handler+0x4e>
  4028ac:	bd10      	pop	{r4, pc}
	int8_t                channel = -1;
  4028ae:	f04f 33ff 	mov.w	r3, #4294967295
  4028b2:	e7e9      	b.n	402888 <XDMAC_Handler+0x1c>
		tmp_resource->dma_cb.error(tmp_resource);
  4028b4:	6843      	ldr	r3, [r0, #4]
  4028b6:	4798      	blx	r3
  4028b8:	bd10      	pop	{r4, pc}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
  4028ba:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  4028be:	00a3      	lsls	r3, r4, #2
  4028c0:	4a03      	ldr	r2, [pc, #12]	; (4028d0 <XDMAC_Handler+0x64>)
  4028c2:	58d3      	ldr	r3, [r2, r3]
  4028c4:	4798      	blx	r3
  4028c6:	e7f1      	b.n	4028ac <XDMAC_Handler+0x40>
  4028c8:	4770      	bx	lr
  4028ca:	bf00      	nop
  4028cc:	40078000 	.word	0x40078000
  4028d0:	204003a0 	.word	0x204003a0
  4028d4:	4007805c 	.word	0x4007805c

004028d8 <main>:




int main(void)
{
  4028d8:	b508      	push	{r3, lr}
	
	
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  4028da:	4b10      	ldr	r3, [pc, #64]	; (40291c <main+0x44>)
  4028dc:	4798      	blx	r3
	//CAN is currently disabled
	//Temp 3 currently disabled as pin is shared with edbg com
	
	/* Additional User initialisation */
	dma_adc_init();
  4028de:	4b10      	ldr	r3, [pc, #64]	; (402920 <main+0x48>)
  4028e0:	4798      	blx	r3
	pwm_init_user();
  4028e2:	4b10      	ldr	r3, [pc, #64]	; (402924 <main+0x4c>)
  4028e4:	4798      	blx	r3
	encoder_init();
  4028e6:	4b10      	ldr	r3, [pc, #64]	; (402928 <main+0x50>)
  4028e8:	4798      	blx	r3
	pos_sens_init();
  4028ea:	4b10      	ldr	r3, [pc, #64]	; (40292c <main+0x54>)
  4028ec:	4798      	blx	r3
	
	/* Enable all devices */
	pwm_enable_all();
  4028ee:	4b10      	ldr	r3, [pc, #64]	; (402930 <main+0x58>)
  4028f0:	4798      	blx	r3
	adc_enable_all();
  4028f2:	4b10      	ldr	r3, [pc, #64]	; (402934 <main+0x5c>)
  4028f4:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  4028f6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4028fa:	4b0f      	ldr	r3, [pc, #60]	; (402938 <main+0x60>)
  4028fc:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(PIN_GPIO_DCDC_ON_OFF, true);		//enables the DC-DC converter for the HV side
	
	timer_start(&ENCODER_A);
  4028fe:	480f      	ldr	r0, [pc, #60]	; (40293c <main+0x64>)
  402900:	4c0f      	ldr	r4, [pc, #60]	; (402940 <main+0x68>)
  402902:	47a0      	blx	r4
	timer_start(&ENCODER_B);
  402904:	480f      	ldr	r0, [pc, #60]	; (402944 <main+0x6c>)
  402906:	47a0      	blx	r4
	
	//test position sensor
	//POS_Sensor_Initial_Test();
	
	
	pwm_set_duty(PWM_PHASE_B, 500);
  402908:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  40290c:	2102      	movs	r1, #2
  40290e:	480e      	ldr	r0, [pc, #56]	; (402948 <main+0x70>)
  402910:	4b0e      	ldr	r3, [pc, #56]	; (40294c <main+0x74>)
  402912:	4798      	blx	r3
	pwm_disable(&PWM_1);
  402914:	480e      	ldr	r0, [pc, #56]	; (402950 <main+0x78>)
  402916:	4b0f      	ldr	r3, [pc, #60]	; (402954 <main+0x7c>)
  402918:	4798      	blx	r3
  40291a:	e7fe      	b.n	40291a <main+0x42>
  40291c:	004001d5 	.word	0x004001d5
  402920:	00400791 	.word	0x00400791
  402924:	004008ed 	.word	0x004008ed
  402928:	004001e9 	.word	0x004001e9
  40292c:	00400505 	.word	0x00400505
  402930:	004009c1 	.word	0x004009c1
  402934:	0040087d 	.word	0x0040087d
  402938:	400e0e00 	.word	0x400e0e00
  40293c:	204005e4 	.word	0x204005e4
  402940:	0040164d 	.word	0x0040164d
  402944:	20400534 	.word	0x20400534
  402948:	20400518 	.word	0x20400518
  40294c:	00400a21 	.word	0x00400a21
  402950:	204006bc 	.word	0x204006bc
  402954:	004014a5 	.word	0x004014a5

00402958 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
  402958:	b958      	cbnz	r0, 402972 <_read+0x1a>
{
  40295a:	b508      	push	{r3, lr}
  40295c:	460b      	mov	r3, r1
  40295e:	4611      	mov	r1, r2
  402960:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
  402962:	4b05      	ldr	r3, [pc, #20]	; (402978 <_read+0x20>)
  402964:	4798      	blx	r3
	if (n < 0) {
  402966:	2800      	cmp	r0, #0
  402968:	db00      	blt.n	40296c <_read+0x14>
		return -1;
	}

	return n;
}
  40296a:	bd08      	pop	{r3, pc}
		return -1;
  40296c:	f04f 30ff 	mov.w	r0, #4294967295
  402970:	bd08      	pop	{r3, pc}
		return -1;
  402972:	f04f 30ff 	mov.w	r0, #4294967295
  402976:	4770      	bx	lr
  402978:	004029d1 	.word	0x004029d1

0040297c <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
  40297c:	3801      	subs	r0, #1
  40297e:	2802      	cmp	r0, #2
  402980:	d80b      	bhi.n	40299a <_write+0x1e>
{
  402982:	b508      	push	{r3, lr}
  402984:	460b      	mov	r3, r1
  402986:	4611      	mov	r1, r2
  402988:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
  40298a:	4b05      	ldr	r3, [pc, #20]	; (4029a0 <_write+0x24>)
  40298c:	4798      	blx	r3
	if (n < 0) {
  40298e:	2800      	cmp	r0, #0
  402990:	db00      	blt.n	402994 <_write+0x18>
		return -1;
	}

	return n;
}
  402992:	bd08      	pop	{r3, pc}
		return -1;
  402994:	f04f 30ff 	mov.w	r0, #4294967295
  402998:	bd08      	pop	{r3, pc}
		return -1;
  40299a:	f04f 30ff 	mov.w	r0, #4294967295
  40299e:	4770      	bx	lr
  4029a0:	004029f5 	.word	0x004029f5

004029a4 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
  4029a4:	b570      	push	{r4, r5, r6, lr}
  4029a6:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
  4029a8:	4d06      	ldr	r5, [pc, #24]	; (4029c4 <stdio_io_init+0x20>)
  4029aa:	682b      	ldr	r3, [r5, #0]
  4029ac:	2100      	movs	r1, #0
  4029ae:	6898      	ldr	r0, [r3, #8]
  4029b0:	4c05      	ldr	r4, [pc, #20]	; (4029c8 <stdio_io_init+0x24>)
  4029b2:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4029b4:	682b      	ldr	r3, [r5, #0]
  4029b6:	2100      	movs	r1, #0
  4029b8:	6858      	ldr	r0, [r3, #4]
  4029ba:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
  4029bc:	4b03      	ldr	r3, [pc, #12]	; (4029cc <stdio_io_init+0x28>)
  4029be:	601e      	str	r6, [r3, #0]
  4029c0:	bd70      	pop	{r4, r5, r6, pc}
  4029c2:	bf00      	nop
  4029c4:	20400048 	.word	0x20400048
  4029c8:	00403cb5 	.word	0x00403cb5
  4029cc:	204004c0 	.word	0x204004c0

004029d0 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
  4029d0:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  4029d2:	4b06      	ldr	r3, [pc, #24]	; (4029ec <stdio_io_read+0x1c>)
  4029d4:	681b      	ldr	r3, [r3, #0]
  4029d6:	b133      	cbz	r3, 4029e6 <stdio_io_read+0x16>
  4029d8:	460a      	mov	r2, r1
  4029da:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
  4029dc:	b292      	uxth	r2, r2
  4029de:	4618      	mov	r0, r3
  4029e0:	4b03      	ldr	r3, [pc, #12]	; (4029f0 <stdio_io_read+0x20>)
  4029e2:	4798      	blx	r3
  4029e4:	bd08      	pop	{r3, pc}
		return 0;
  4029e6:	2000      	movs	r0, #0
}
  4029e8:	bd08      	pop	{r3, pc}
  4029ea:	bf00      	nop
  4029ec:	204004c0 	.word	0x204004c0
  4029f0:	004013e1 	.word	0x004013e1

004029f4 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
  4029f4:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  4029f6:	4b06      	ldr	r3, [pc, #24]	; (402a10 <stdio_io_write+0x1c>)
  4029f8:	681b      	ldr	r3, [r3, #0]
  4029fa:	b133      	cbz	r3, 402a0a <stdio_io_write+0x16>
  4029fc:	460a      	mov	r2, r1
  4029fe:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
  402a00:	b292      	uxth	r2, r2
  402a02:	4618      	mov	r0, r3
  402a04:	4b03      	ldr	r3, [pc, #12]	; (402a14 <stdio_io_write+0x20>)
  402a06:	4798      	blx	r3
  402a08:	bd08      	pop	{r3, pc}
		return 0;
  402a0a:	2000      	movs	r0, #0
}
  402a0c:	bd08      	pop	{r3, pc}
  402a0e:	bf00      	nop
  402a10:	204004c0 	.word	0x204004c0
  402a14:	004013b1 	.word	0x004013b1

00402a18 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
  402a18:	b510      	push	{r4, lr}

	usart_sync_enable(&EDBG_COM);
  402a1a:	4c04      	ldr	r4, [pc, #16]	; (402a2c <stdio_redirect_init+0x14>)
  402a1c:	4620      	mov	r0, r4
  402a1e:	4b04      	ldr	r3, [pc, #16]	; (402a30 <stdio_redirect_init+0x18>)
  402a20:	4798      	blx	r3
	stdio_io_init(&EDBG_COM.io);
  402a22:	4620      	mov	r0, r4
  402a24:	4b03      	ldr	r3, [pc, #12]	; (402a34 <stdio_redirect_init+0x1c>)
  402a26:	4798      	blx	r3
  402a28:	bd10      	pop	{r4, pc}
  402a2a:	bf00      	nop
  402a2c:	204005d8 	.word	0x204005d8
  402a30:	004017a1 	.word	0x004017a1
  402a34:	004029a5 	.word	0x004029a5

00402a38 <__aeabi_drsub>:
  402a38:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402a3c:	e002      	b.n	402a44 <__adddf3>
  402a3e:	bf00      	nop

00402a40 <__aeabi_dsub>:
  402a40:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402a44 <__adddf3>:
  402a44:	b530      	push	{r4, r5, lr}
  402a46:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402a4a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402a4e:	ea94 0f05 	teq	r4, r5
  402a52:	bf08      	it	eq
  402a54:	ea90 0f02 	teqeq	r0, r2
  402a58:	bf1f      	itttt	ne
  402a5a:	ea54 0c00 	orrsne.w	ip, r4, r0
  402a5e:	ea55 0c02 	orrsne.w	ip, r5, r2
  402a62:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402a66:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402a6a:	f000 80e2 	beq.w	402c32 <__adddf3+0x1ee>
  402a6e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402a72:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402a76:	bfb8      	it	lt
  402a78:	426d      	neglt	r5, r5
  402a7a:	dd0c      	ble.n	402a96 <__adddf3+0x52>
  402a7c:	442c      	add	r4, r5
  402a7e:	ea80 0202 	eor.w	r2, r0, r2
  402a82:	ea81 0303 	eor.w	r3, r1, r3
  402a86:	ea82 0000 	eor.w	r0, r2, r0
  402a8a:	ea83 0101 	eor.w	r1, r3, r1
  402a8e:	ea80 0202 	eor.w	r2, r0, r2
  402a92:	ea81 0303 	eor.w	r3, r1, r3
  402a96:	2d36      	cmp	r5, #54	; 0x36
  402a98:	bf88      	it	hi
  402a9a:	bd30      	pophi	{r4, r5, pc}
  402a9c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402aa0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402aa4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402aa8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402aac:	d002      	beq.n	402ab4 <__adddf3+0x70>
  402aae:	4240      	negs	r0, r0
  402ab0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402ab4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402ab8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402abc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402ac0:	d002      	beq.n	402ac8 <__adddf3+0x84>
  402ac2:	4252      	negs	r2, r2
  402ac4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402ac8:	ea94 0f05 	teq	r4, r5
  402acc:	f000 80a7 	beq.w	402c1e <__adddf3+0x1da>
  402ad0:	f1a4 0401 	sub.w	r4, r4, #1
  402ad4:	f1d5 0e20 	rsbs	lr, r5, #32
  402ad8:	db0d      	blt.n	402af6 <__adddf3+0xb2>
  402ada:	fa02 fc0e 	lsl.w	ip, r2, lr
  402ade:	fa22 f205 	lsr.w	r2, r2, r5
  402ae2:	1880      	adds	r0, r0, r2
  402ae4:	f141 0100 	adc.w	r1, r1, #0
  402ae8:	fa03 f20e 	lsl.w	r2, r3, lr
  402aec:	1880      	adds	r0, r0, r2
  402aee:	fa43 f305 	asr.w	r3, r3, r5
  402af2:	4159      	adcs	r1, r3
  402af4:	e00e      	b.n	402b14 <__adddf3+0xd0>
  402af6:	f1a5 0520 	sub.w	r5, r5, #32
  402afa:	f10e 0e20 	add.w	lr, lr, #32
  402afe:	2a01      	cmp	r2, #1
  402b00:	fa03 fc0e 	lsl.w	ip, r3, lr
  402b04:	bf28      	it	cs
  402b06:	f04c 0c02 	orrcs.w	ip, ip, #2
  402b0a:	fa43 f305 	asr.w	r3, r3, r5
  402b0e:	18c0      	adds	r0, r0, r3
  402b10:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402b14:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402b18:	d507      	bpl.n	402b2a <__adddf3+0xe6>
  402b1a:	f04f 0e00 	mov.w	lr, #0
  402b1e:	f1dc 0c00 	rsbs	ip, ip, #0
  402b22:	eb7e 0000 	sbcs.w	r0, lr, r0
  402b26:	eb6e 0101 	sbc.w	r1, lr, r1
  402b2a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402b2e:	d31b      	bcc.n	402b68 <__adddf3+0x124>
  402b30:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402b34:	d30c      	bcc.n	402b50 <__adddf3+0x10c>
  402b36:	0849      	lsrs	r1, r1, #1
  402b38:	ea5f 0030 	movs.w	r0, r0, rrx
  402b3c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402b40:	f104 0401 	add.w	r4, r4, #1
  402b44:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402b48:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402b4c:	f080 809a 	bcs.w	402c84 <__adddf3+0x240>
  402b50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402b54:	bf08      	it	eq
  402b56:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402b5a:	f150 0000 	adcs.w	r0, r0, #0
  402b5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402b62:	ea41 0105 	orr.w	r1, r1, r5
  402b66:	bd30      	pop	{r4, r5, pc}
  402b68:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402b6c:	4140      	adcs	r0, r0
  402b6e:	eb41 0101 	adc.w	r1, r1, r1
  402b72:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402b76:	f1a4 0401 	sub.w	r4, r4, #1
  402b7a:	d1e9      	bne.n	402b50 <__adddf3+0x10c>
  402b7c:	f091 0f00 	teq	r1, #0
  402b80:	bf04      	itt	eq
  402b82:	4601      	moveq	r1, r0
  402b84:	2000      	moveq	r0, #0
  402b86:	fab1 f381 	clz	r3, r1
  402b8a:	bf08      	it	eq
  402b8c:	3320      	addeq	r3, #32
  402b8e:	f1a3 030b 	sub.w	r3, r3, #11
  402b92:	f1b3 0220 	subs.w	r2, r3, #32
  402b96:	da0c      	bge.n	402bb2 <__adddf3+0x16e>
  402b98:	320c      	adds	r2, #12
  402b9a:	dd08      	ble.n	402bae <__adddf3+0x16a>
  402b9c:	f102 0c14 	add.w	ip, r2, #20
  402ba0:	f1c2 020c 	rsb	r2, r2, #12
  402ba4:	fa01 f00c 	lsl.w	r0, r1, ip
  402ba8:	fa21 f102 	lsr.w	r1, r1, r2
  402bac:	e00c      	b.n	402bc8 <__adddf3+0x184>
  402bae:	f102 0214 	add.w	r2, r2, #20
  402bb2:	bfd8      	it	le
  402bb4:	f1c2 0c20 	rsble	ip, r2, #32
  402bb8:	fa01 f102 	lsl.w	r1, r1, r2
  402bbc:	fa20 fc0c 	lsr.w	ip, r0, ip
  402bc0:	bfdc      	itt	le
  402bc2:	ea41 010c 	orrle.w	r1, r1, ip
  402bc6:	4090      	lslle	r0, r2
  402bc8:	1ae4      	subs	r4, r4, r3
  402bca:	bfa2      	ittt	ge
  402bcc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402bd0:	4329      	orrge	r1, r5
  402bd2:	bd30      	popge	{r4, r5, pc}
  402bd4:	ea6f 0404 	mvn.w	r4, r4
  402bd8:	3c1f      	subs	r4, #31
  402bda:	da1c      	bge.n	402c16 <__adddf3+0x1d2>
  402bdc:	340c      	adds	r4, #12
  402bde:	dc0e      	bgt.n	402bfe <__adddf3+0x1ba>
  402be0:	f104 0414 	add.w	r4, r4, #20
  402be4:	f1c4 0220 	rsb	r2, r4, #32
  402be8:	fa20 f004 	lsr.w	r0, r0, r4
  402bec:	fa01 f302 	lsl.w	r3, r1, r2
  402bf0:	ea40 0003 	orr.w	r0, r0, r3
  402bf4:	fa21 f304 	lsr.w	r3, r1, r4
  402bf8:	ea45 0103 	orr.w	r1, r5, r3
  402bfc:	bd30      	pop	{r4, r5, pc}
  402bfe:	f1c4 040c 	rsb	r4, r4, #12
  402c02:	f1c4 0220 	rsb	r2, r4, #32
  402c06:	fa20 f002 	lsr.w	r0, r0, r2
  402c0a:	fa01 f304 	lsl.w	r3, r1, r4
  402c0e:	ea40 0003 	orr.w	r0, r0, r3
  402c12:	4629      	mov	r1, r5
  402c14:	bd30      	pop	{r4, r5, pc}
  402c16:	fa21 f004 	lsr.w	r0, r1, r4
  402c1a:	4629      	mov	r1, r5
  402c1c:	bd30      	pop	{r4, r5, pc}
  402c1e:	f094 0f00 	teq	r4, #0
  402c22:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402c26:	bf06      	itte	eq
  402c28:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402c2c:	3401      	addeq	r4, #1
  402c2e:	3d01      	subne	r5, #1
  402c30:	e74e      	b.n	402ad0 <__adddf3+0x8c>
  402c32:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402c36:	bf18      	it	ne
  402c38:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402c3c:	d029      	beq.n	402c92 <__adddf3+0x24e>
  402c3e:	ea94 0f05 	teq	r4, r5
  402c42:	bf08      	it	eq
  402c44:	ea90 0f02 	teqeq	r0, r2
  402c48:	d005      	beq.n	402c56 <__adddf3+0x212>
  402c4a:	ea54 0c00 	orrs.w	ip, r4, r0
  402c4e:	bf04      	itt	eq
  402c50:	4619      	moveq	r1, r3
  402c52:	4610      	moveq	r0, r2
  402c54:	bd30      	pop	{r4, r5, pc}
  402c56:	ea91 0f03 	teq	r1, r3
  402c5a:	bf1e      	ittt	ne
  402c5c:	2100      	movne	r1, #0
  402c5e:	2000      	movne	r0, #0
  402c60:	bd30      	popne	{r4, r5, pc}
  402c62:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402c66:	d105      	bne.n	402c74 <__adddf3+0x230>
  402c68:	0040      	lsls	r0, r0, #1
  402c6a:	4149      	adcs	r1, r1
  402c6c:	bf28      	it	cs
  402c6e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402c72:	bd30      	pop	{r4, r5, pc}
  402c74:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402c78:	bf3c      	itt	cc
  402c7a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402c7e:	bd30      	popcc	{r4, r5, pc}
  402c80:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402c84:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402c88:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402c8c:	f04f 0000 	mov.w	r0, #0
  402c90:	bd30      	pop	{r4, r5, pc}
  402c92:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402c96:	bf1a      	itte	ne
  402c98:	4619      	movne	r1, r3
  402c9a:	4610      	movne	r0, r2
  402c9c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402ca0:	bf1c      	itt	ne
  402ca2:	460b      	movne	r3, r1
  402ca4:	4602      	movne	r2, r0
  402ca6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402caa:	bf06      	itte	eq
  402cac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402cb0:	ea91 0f03 	teqeq	r1, r3
  402cb4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402cb8:	bd30      	pop	{r4, r5, pc}
  402cba:	bf00      	nop

00402cbc <__aeabi_ui2d>:
  402cbc:	f090 0f00 	teq	r0, #0
  402cc0:	bf04      	itt	eq
  402cc2:	2100      	moveq	r1, #0
  402cc4:	4770      	bxeq	lr
  402cc6:	b530      	push	{r4, r5, lr}
  402cc8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402ccc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402cd0:	f04f 0500 	mov.w	r5, #0
  402cd4:	f04f 0100 	mov.w	r1, #0
  402cd8:	e750      	b.n	402b7c <__adddf3+0x138>
  402cda:	bf00      	nop

00402cdc <__aeabi_i2d>:
  402cdc:	f090 0f00 	teq	r0, #0
  402ce0:	bf04      	itt	eq
  402ce2:	2100      	moveq	r1, #0
  402ce4:	4770      	bxeq	lr
  402ce6:	b530      	push	{r4, r5, lr}
  402ce8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402cec:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402cf0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402cf4:	bf48      	it	mi
  402cf6:	4240      	negmi	r0, r0
  402cf8:	f04f 0100 	mov.w	r1, #0
  402cfc:	e73e      	b.n	402b7c <__adddf3+0x138>
  402cfe:	bf00      	nop

00402d00 <__aeabi_f2d>:
  402d00:	0042      	lsls	r2, r0, #1
  402d02:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402d06:	ea4f 0131 	mov.w	r1, r1, rrx
  402d0a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402d0e:	bf1f      	itttt	ne
  402d10:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402d14:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402d18:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402d1c:	4770      	bxne	lr
  402d1e:	f092 0f00 	teq	r2, #0
  402d22:	bf14      	ite	ne
  402d24:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402d28:	4770      	bxeq	lr
  402d2a:	b530      	push	{r4, r5, lr}
  402d2c:	f44f 7460 	mov.w	r4, #896	; 0x380
  402d30:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402d34:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402d38:	e720      	b.n	402b7c <__adddf3+0x138>
  402d3a:	bf00      	nop

00402d3c <__aeabi_ul2d>:
  402d3c:	ea50 0201 	orrs.w	r2, r0, r1
  402d40:	bf08      	it	eq
  402d42:	4770      	bxeq	lr
  402d44:	b530      	push	{r4, r5, lr}
  402d46:	f04f 0500 	mov.w	r5, #0
  402d4a:	e00a      	b.n	402d62 <__aeabi_l2d+0x16>

00402d4c <__aeabi_l2d>:
  402d4c:	ea50 0201 	orrs.w	r2, r0, r1
  402d50:	bf08      	it	eq
  402d52:	4770      	bxeq	lr
  402d54:	b530      	push	{r4, r5, lr}
  402d56:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402d5a:	d502      	bpl.n	402d62 <__aeabi_l2d+0x16>
  402d5c:	4240      	negs	r0, r0
  402d5e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402d62:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402d66:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402d6a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402d6e:	f43f aedc 	beq.w	402b2a <__adddf3+0xe6>
  402d72:	f04f 0203 	mov.w	r2, #3
  402d76:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402d7a:	bf18      	it	ne
  402d7c:	3203      	addne	r2, #3
  402d7e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402d82:	bf18      	it	ne
  402d84:	3203      	addne	r2, #3
  402d86:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402d8a:	f1c2 0320 	rsb	r3, r2, #32
  402d8e:	fa00 fc03 	lsl.w	ip, r0, r3
  402d92:	fa20 f002 	lsr.w	r0, r0, r2
  402d96:	fa01 fe03 	lsl.w	lr, r1, r3
  402d9a:	ea40 000e 	orr.w	r0, r0, lr
  402d9e:	fa21 f102 	lsr.w	r1, r1, r2
  402da2:	4414      	add	r4, r2
  402da4:	e6c1      	b.n	402b2a <__adddf3+0xe6>
  402da6:	bf00      	nop

00402da8 <__aeabi_dmul>:
  402da8:	b570      	push	{r4, r5, r6, lr}
  402daa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402dae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402db2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402db6:	bf1d      	ittte	ne
  402db8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402dbc:	ea94 0f0c 	teqne	r4, ip
  402dc0:	ea95 0f0c 	teqne	r5, ip
  402dc4:	f000 f8de 	bleq	402f84 <__aeabi_dmul+0x1dc>
  402dc8:	442c      	add	r4, r5
  402dca:	ea81 0603 	eor.w	r6, r1, r3
  402dce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402dd2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402dd6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402dda:	bf18      	it	ne
  402ddc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402de0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402de4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402de8:	d038      	beq.n	402e5c <__aeabi_dmul+0xb4>
  402dea:	fba0 ce02 	umull	ip, lr, r0, r2
  402dee:	f04f 0500 	mov.w	r5, #0
  402df2:	fbe1 e502 	umlal	lr, r5, r1, r2
  402df6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402dfa:	fbe0 e503 	umlal	lr, r5, r0, r3
  402dfe:	f04f 0600 	mov.w	r6, #0
  402e02:	fbe1 5603 	umlal	r5, r6, r1, r3
  402e06:	f09c 0f00 	teq	ip, #0
  402e0a:	bf18      	it	ne
  402e0c:	f04e 0e01 	orrne.w	lr, lr, #1
  402e10:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402e14:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402e18:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402e1c:	d204      	bcs.n	402e28 <__aeabi_dmul+0x80>
  402e1e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402e22:	416d      	adcs	r5, r5
  402e24:	eb46 0606 	adc.w	r6, r6, r6
  402e28:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402e2c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402e30:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402e34:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402e38:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402e3c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402e40:	bf88      	it	hi
  402e42:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402e46:	d81e      	bhi.n	402e86 <__aeabi_dmul+0xde>
  402e48:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402e4c:	bf08      	it	eq
  402e4e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402e52:	f150 0000 	adcs.w	r0, r0, #0
  402e56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402e5a:	bd70      	pop	{r4, r5, r6, pc}
  402e5c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402e60:	ea46 0101 	orr.w	r1, r6, r1
  402e64:	ea40 0002 	orr.w	r0, r0, r2
  402e68:	ea81 0103 	eor.w	r1, r1, r3
  402e6c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402e70:	bfc2      	ittt	gt
  402e72:	ebd4 050c 	rsbsgt	r5, r4, ip
  402e76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402e7a:	bd70      	popgt	{r4, r5, r6, pc}
  402e7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402e80:	f04f 0e00 	mov.w	lr, #0
  402e84:	3c01      	subs	r4, #1
  402e86:	f300 80ab 	bgt.w	402fe0 <__aeabi_dmul+0x238>
  402e8a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402e8e:	bfde      	ittt	le
  402e90:	2000      	movle	r0, #0
  402e92:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402e96:	bd70      	pople	{r4, r5, r6, pc}
  402e98:	f1c4 0400 	rsb	r4, r4, #0
  402e9c:	3c20      	subs	r4, #32
  402e9e:	da35      	bge.n	402f0c <__aeabi_dmul+0x164>
  402ea0:	340c      	adds	r4, #12
  402ea2:	dc1b      	bgt.n	402edc <__aeabi_dmul+0x134>
  402ea4:	f104 0414 	add.w	r4, r4, #20
  402ea8:	f1c4 0520 	rsb	r5, r4, #32
  402eac:	fa00 f305 	lsl.w	r3, r0, r5
  402eb0:	fa20 f004 	lsr.w	r0, r0, r4
  402eb4:	fa01 f205 	lsl.w	r2, r1, r5
  402eb8:	ea40 0002 	orr.w	r0, r0, r2
  402ebc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402ec0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402ec4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402ec8:	fa21 f604 	lsr.w	r6, r1, r4
  402ecc:	eb42 0106 	adc.w	r1, r2, r6
  402ed0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402ed4:	bf08      	it	eq
  402ed6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402eda:	bd70      	pop	{r4, r5, r6, pc}
  402edc:	f1c4 040c 	rsb	r4, r4, #12
  402ee0:	f1c4 0520 	rsb	r5, r4, #32
  402ee4:	fa00 f304 	lsl.w	r3, r0, r4
  402ee8:	fa20 f005 	lsr.w	r0, r0, r5
  402eec:	fa01 f204 	lsl.w	r2, r1, r4
  402ef0:	ea40 0002 	orr.w	r0, r0, r2
  402ef4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402ef8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402efc:	f141 0100 	adc.w	r1, r1, #0
  402f00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402f04:	bf08      	it	eq
  402f06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402f0a:	bd70      	pop	{r4, r5, r6, pc}
  402f0c:	f1c4 0520 	rsb	r5, r4, #32
  402f10:	fa00 f205 	lsl.w	r2, r0, r5
  402f14:	ea4e 0e02 	orr.w	lr, lr, r2
  402f18:	fa20 f304 	lsr.w	r3, r0, r4
  402f1c:	fa01 f205 	lsl.w	r2, r1, r5
  402f20:	ea43 0302 	orr.w	r3, r3, r2
  402f24:	fa21 f004 	lsr.w	r0, r1, r4
  402f28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402f2c:	fa21 f204 	lsr.w	r2, r1, r4
  402f30:	ea20 0002 	bic.w	r0, r0, r2
  402f34:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402f38:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402f3c:	bf08      	it	eq
  402f3e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402f42:	bd70      	pop	{r4, r5, r6, pc}
  402f44:	f094 0f00 	teq	r4, #0
  402f48:	d10f      	bne.n	402f6a <__aeabi_dmul+0x1c2>
  402f4a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402f4e:	0040      	lsls	r0, r0, #1
  402f50:	eb41 0101 	adc.w	r1, r1, r1
  402f54:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402f58:	bf08      	it	eq
  402f5a:	3c01      	subeq	r4, #1
  402f5c:	d0f7      	beq.n	402f4e <__aeabi_dmul+0x1a6>
  402f5e:	ea41 0106 	orr.w	r1, r1, r6
  402f62:	f095 0f00 	teq	r5, #0
  402f66:	bf18      	it	ne
  402f68:	4770      	bxne	lr
  402f6a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402f6e:	0052      	lsls	r2, r2, #1
  402f70:	eb43 0303 	adc.w	r3, r3, r3
  402f74:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402f78:	bf08      	it	eq
  402f7a:	3d01      	subeq	r5, #1
  402f7c:	d0f7      	beq.n	402f6e <__aeabi_dmul+0x1c6>
  402f7e:	ea43 0306 	orr.w	r3, r3, r6
  402f82:	4770      	bx	lr
  402f84:	ea94 0f0c 	teq	r4, ip
  402f88:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402f8c:	bf18      	it	ne
  402f8e:	ea95 0f0c 	teqne	r5, ip
  402f92:	d00c      	beq.n	402fae <__aeabi_dmul+0x206>
  402f94:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402f98:	bf18      	it	ne
  402f9a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402f9e:	d1d1      	bne.n	402f44 <__aeabi_dmul+0x19c>
  402fa0:	ea81 0103 	eor.w	r1, r1, r3
  402fa4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402fa8:	f04f 0000 	mov.w	r0, #0
  402fac:	bd70      	pop	{r4, r5, r6, pc}
  402fae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402fb2:	bf06      	itte	eq
  402fb4:	4610      	moveq	r0, r2
  402fb6:	4619      	moveq	r1, r3
  402fb8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402fbc:	d019      	beq.n	402ff2 <__aeabi_dmul+0x24a>
  402fbe:	ea94 0f0c 	teq	r4, ip
  402fc2:	d102      	bne.n	402fca <__aeabi_dmul+0x222>
  402fc4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402fc8:	d113      	bne.n	402ff2 <__aeabi_dmul+0x24a>
  402fca:	ea95 0f0c 	teq	r5, ip
  402fce:	d105      	bne.n	402fdc <__aeabi_dmul+0x234>
  402fd0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402fd4:	bf1c      	itt	ne
  402fd6:	4610      	movne	r0, r2
  402fd8:	4619      	movne	r1, r3
  402fda:	d10a      	bne.n	402ff2 <__aeabi_dmul+0x24a>
  402fdc:	ea81 0103 	eor.w	r1, r1, r3
  402fe0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402fe4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402fe8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402fec:	f04f 0000 	mov.w	r0, #0
  402ff0:	bd70      	pop	{r4, r5, r6, pc}
  402ff2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402ff6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402ffa:	bd70      	pop	{r4, r5, r6, pc}

00402ffc <__aeabi_ddiv>:
  402ffc:	b570      	push	{r4, r5, r6, lr}
  402ffe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403002:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403006:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40300a:	bf1d      	ittte	ne
  40300c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403010:	ea94 0f0c 	teqne	r4, ip
  403014:	ea95 0f0c 	teqne	r5, ip
  403018:	f000 f8a7 	bleq	40316a <__aeabi_ddiv+0x16e>
  40301c:	eba4 0405 	sub.w	r4, r4, r5
  403020:	ea81 0e03 	eor.w	lr, r1, r3
  403024:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403028:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40302c:	f000 8088 	beq.w	403140 <__aeabi_ddiv+0x144>
  403030:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403034:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403038:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40303c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  403040:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403044:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403048:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40304c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  403050:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  403054:	429d      	cmp	r5, r3
  403056:	bf08      	it	eq
  403058:	4296      	cmpeq	r6, r2
  40305a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40305e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  403062:	d202      	bcs.n	40306a <__aeabi_ddiv+0x6e>
  403064:	085b      	lsrs	r3, r3, #1
  403066:	ea4f 0232 	mov.w	r2, r2, rrx
  40306a:	1ab6      	subs	r6, r6, r2
  40306c:	eb65 0503 	sbc.w	r5, r5, r3
  403070:	085b      	lsrs	r3, r3, #1
  403072:	ea4f 0232 	mov.w	r2, r2, rrx
  403076:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40307a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40307e:	ebb6 0e02 	subs.w	lr, r6, r2
  403082:	eb75 0e03 	sbcs.w	lr, r5, r3
  403086:	bf22      	ittt	cs
  403088:	1ab6      	subcs	r6, r6, r2
  40308a:	4675      	movcs	r5, lr
  40308c:	ea40 000c 	orrcs.w	r0, r0, ip
  403090:	085b      	lsrs	r3, r3, #1
  403092:	ea4f 0232 	mov.w	r2, r2, rrx
  403096:	ebb6 0e02 	subs.w	lr, r6, r2
  40309a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40309e:	bf22      	ittt	cs
  4030a0:	1ab6      	subcs	r6, r6, r2
  4030a2:	4675      	movcs	r5, lr
  4030a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4030a8:	085b      	lsrs	r3, r3, #1
  4030aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4030ae:	ebb6 0e02 	subs.w	lr, r6, r2
  4030b2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4030b6:	bf22      	ittt	cs
  4030b8:	1ab6      	subcs	r6, r6, r2
  4030ba:	4675      	movcs	r5, lr
  4030bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4030c0:	085b      	lsrs	r3, r3, #1
  4030c2:	ea4f 0232 	mov.w	r2, r2, rrx
  4030c6:	ebb6 0e02 	subs.w	lr, r6, r2
  4030ca:	eb75 0e03 	sbcs.w	lr, r5, r3
  4030ce:	bf22      	ittt	cs
  4030d0:	1ab6      	subcs	r6, r6, r2
  4030d2:	4675      	movcs	r5, lr
  4030d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4030d8:	ea55 0e06 	orrs.w	lr, r5, r6
  4030dc:	d018      	beq.n	403110 <__aeabi_ddiv+0x114>
  4030de:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4030e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4030e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4030ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4030ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4030f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4030f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4030fa:	d1c0      	bne.n	40307e <__aeabi_ddiv+0x82>
  4030fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403100:	d10b      	bne.n	40311a <__aeabi_ddiv+0x11e>
  403102:	ea41 0100 	orr.w	r1, r1, r0
  403106:	f04f 0000 	mov.w	r0, #0
  40310a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40310e:	e7b6      	b.n	40307e <__aeabi_ddiv+0x82>
  403110:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403114:	bf04      	itt	eq
  403116:	4301      	orreq	r1, r0
  403118:	2000      	moveq	r0, #0
  40311a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40311e:	bf88      	it	hi
  403120:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403124:	f63f aeaf 	bhi.w	402e86 <__aeabi_dmul+0xde>
  403128:	ebb5 0c03 	subs.w	ip, r5, r3
  40312c:	bf04      	itt	eq
  40312e:	ebb6 0c02 	subseq.w	ip, r6, r2
  403132:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403136:	f150 0000 	adcs.w	r0, r0, #0
  40313a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40313e:	bd70      	pop	{r4, r5, r6, pc}
  403140:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403144:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403148:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40314c:	bfc2      	ittt	gt
  40314e:	ebd4 050c 	rsbsgt	r5, r4, ip
  403152:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403156:	bd70      	popgt	{r4, r5, r6, pc}
  403158:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40315c:	f04f 0e00 	mov.w	lr, #0
  403160:	3c01      	subs	r4, #1
  403162:	e690      	b.n	402e86 <__aeabi_dmul+0xde>
  403164:	ea45 0e06 	orr.w	lr, r5, r6
  403168:	e68d      	b.n	402e86 <__aeabi_dmul+0xde>
  40316a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40316e:	ea94 0f0c 	teq	r4, ip
  403172:	bf08      	it	eq
  403174:	ea95 0f0c 	teqeq	r5, ip
  403178:	f43f af3b 	beq.w	402ff2 <__aeabi_dmul+0x24a>
  40317c:	ea94 0f0c 	teq	r4, ip
  403180:	d10a      	bne.n	403198 <__aeabi_ddiv+0x19c>
  403182:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403186:	f47f af34 	bne.w	402ff2 <__aeabi_dmul+0x24a>
  40318a:	ea95 0f0c 	teq	r5, ip
  40318e:	f47f af25 	bne.w	402fdc <__aeabi_dmul+0x234>
  403192:	4610      	mov	r0, r2
  403194:	4619      	mov	r1, r3
  403196:	e72c      	b.n	402ff2 <__aeabi_dmul+0x24a>
  403198:	ea95 0f0c 	teq	r5, ip
  40319c:	d106      	bne.n	4031ac <__aeabi_ddiv+0x1b0>
  40319e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4031a2:	f43f aefd 	beq.w	402fa0 <__aeabi_dmul+0x1f8>
  4031a6:	4610      	mov	r0, r2
  4031a8:	4619      	mov	r1, r3
  4031aa:	e722      	b.n	402ff2 <__aeabi_dmul+0x24a>
  4031ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4031b0:	bf18      	it	ne
  4031b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4031b6:	f47f aec5 	bne.w	402f44 <__aeabi_dmul+0x19c>
  4031ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4031be:	f47f af0d 	bne.w	402fdc <__aeabi_dmul+0x234>
  4031c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4031c6:	f47f aeeb 	bne.w	402fa0 <__aeabi_dmul+0x1f8>
  4031ca:	e712      	b.n	402ff2 <__aeabi_dmul+0x24a>

004031cc <__gedf2>:
  4031cc:	f04f 3cff 	mov.w	ip, #4294967295
  4031d0:	e006      	b.n	4031e0 <__cmpdf2+0x4>
  4031d2:	bf00      	nop

004031d4 <__ledf2>:
  4031d4:	f04f 0c01 	mov.w	ip, #1
  4031d8:	e002      	b.n	4031e0 <__cmpdf2+0x4>
  4031da:	bf00      	nop

004031dc <__cmpdf2>:
  4031dc:	f04f 0c01 	mov.w	ip, #1
  4031e0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4031e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4031e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4031ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4031f0:	bf18      	it	ne
  4031f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4031f6:	d01b      	beq.n	403230 <__cmpdf2+0x54>
  4031f8:	b001      	add	sp, #4
  4031fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4031fe:	bf0c      	ite	eq
  403200:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403204:	ea91 0f03 	teqne	r1, r3
  403208:	bf02      	ittt	eq
  40320a:	ea90 0f02 	teqeq	r0, r2
  40320e:	2000      	moveq	r0, #0
  403210:	4770      	bxeq	lr
  403212:	f110 0f00 	cmn.w	r0, #0
  403216:	ea91 0f03 	teq	r1, r3
  40321a:	bf58      	it	pl
  40321c:	4299      	cmppl	r1, r3
  40321e:	bf08      	it	eq
  403220:	4290      	cmpeq	r0, r2
  403222:	bf2c      	ite	cs
  403224:	17d8      	asrcs	r0, r3, #31
  403226:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40322a:	f040 0001 	orr.w	r0, r0, #1
  40322e:	4770      	bx	lr
  403230:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403234:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403238:	d102      	bne.n	403240 <__cmpdf2+0x64>
  40323a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40323e:	d107      	bne.n	403250 <__cmpdf2+0x74>
  403240:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403244:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403248:	d1d6      	bne.n	4031f8 <__cmpdf2+0x1c>
  40324a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40324e:	d0d3      	beq.n	4031f8 <__cmpdf2+0x1c>
  403250:	f85d 0b04 	ldr.w	r0, [sp], #4
  403254:	4770      	bx	lr
  403256:	bf00      	nop

00403258 <__aeabi_cdrcmple>:
  403258:	4684      	mov	ip, r0
  40325a:	4610      	mov	r0, r2
  40325c:	4662      	mov	r2, ip
  40325e:	468c      	mov	ip, r1
  403260:	4619      	mov	r1, r3
  403262:	4663      	mov	r3, ip
  403264:	e000      	b.n	403268 <__aeabi_cdcmpeq>
  403266:	bf00      	nop

00403268 <__aeabi_cdcmpeq>:
  403268:	b501      	push	{r0, lr}
  40326a:	f7ff ffb7 	bl	4031dc <__cmpdf2>
  40326e:	2800      	cmp	r0, #0
  403270:	bf48      	it	mi
  403272:	f110 0f00 	cmnmi.w	r0, #0
  403276:	bd01      	pop	{r0, pc}

00403278 <__aeabi_dcmpeq>:
  403278:	f84d ed08 	str.w	lr, [sp, #-8]!
  40327c:	f7ff fff4 	bl	403268 <__aeabi_cdcmpeq>
  403280:	bf0c      	ite	eq
  403282:	2001      	moveq	r0, #1
  403284:	2000      	movne	r0, #0
  403286:	f85d fb08 	ldr.w	pc, [sp], #8
  40328a:	bf00      	nop

0040328c <__aeabi_dcmplt>:
  40328c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403290:	f7ff ffea 	bl	403268 <__aeabi_cdcmpeq>
  403294:	bf34      	ite	cc
  403296:	2001      	movcc	r0, #1
  403298:	2000      	movcs	r0, #0
  40329a:	f85d fb08 	ldr.w	pc, [sp], #8
  40329e:	bf00      	nop

004032a0 <__aeabi_dcmple>:
  4032a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4032a4:	f7ff ffe0 	bl	403268 <__aeabi_cdcmpeq>
  4032a8:	bf94      	ite	ls
  4032aa:	2001      	movls	r0, #1
  4032ac:	2000      	movhi	r0, #0
  4032ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4032b2:	bf00      	nop

004032b4 <__aeabi_dcmpge>:
  4032b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4032b8:	f7ff ffce 	bl	403258 <__aeabi_cdrcmple>
  4032bc:	bf94      	ite	ls
  4032be:	2001      	movls	r0, #1
  4032c0:	2000      	movhi	r0, #0
  4032c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4032c6:	bf00      	nop

004032c8 <__aeabi_dcmpgt>:
  4032c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4032cc:	f7ff ffc4 	bl	403258 <__aeabi_cdrcmple>
  4032d0:	bf34      	ite	cc
  4032d2:	2001      	movcc	r0, #1
  4032d4:	2000      	movcs	r0, #0
  4032d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4032da:	bf00      	nop

004032dc <__aeabi_dcmpun>:
  4032dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4032e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4032e4:	d102      	bne.n	4032ec <__aeabi_dcmpun+0x10>
  4032e6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4032ea:	d10a      	bne.n	403302 <__aeabi_dcmpun+0x26>
  4032ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4032f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4032f4:	d102      	bne.n	4032fc <__aeabi_dcmpun+0x20>
  4032f6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4032fa:	d102      	bne.n	403302 <__aeabi_dcmpun+0x26>
  4032fc:	f04f 0000 	mov.w	r0, #0
  403300:	4770      	bx	lr
  403302:	f04f 0001 	mov.w	r0, #1
  403306:	4770      	bx	lr

00403308 <__aeabi_d2iz>:
  403308:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40330c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403310:	d215      	bcs.n	40333e <__aeabi_d2iz+0x36>
  403312:	d511      	bpl.n	403338 <__aeabi_d2iz+0x30>
  403314:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403318:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40331c:	d912      	bls.n	403344 <__aeabi_d2iz+0x3c>
  40331e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403322:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403326:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40332a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40332e:	fa23 f002 	lsr.w	r0, r3, r2
  403332:	bf18      	it	ne
  403334:	4240      	negne	r0, r0
  403336:	4770      	bx	lr
  403338:	f04f 0000 	mov.w	r0, #0
  40333c:	4770      	bx	lr
  40333e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  403342:	d105      	bne.n	403350 <__aeabi_d2iz+0x48>
  403344:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  403348:	bf08      	it	eq
  40334a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40334e:	4770      	bx	lr
  403350:	f04f 0000 	mov.w	r0, #0
  403354:	4770      	bx	lr
  403356:	bf00      	nop

00403358 <__libc_init_array>:
  403358:	b570      	push	{r4, r5, r6, lr}
  40335a:	4e0d      	ldr	r6, [pc, #52]	; (403390 <__libc_init_array+0x38>)
  40335c:	4c0d      	ldr	r4, [pc, #52]	; (403394 <__libc_init_array+0x3c>)
  40335e:	1ba4      	subs	r4, r4, r6
  403360:	10a4      	asrs	r4, r4, #2
  403362:	2500      	movs	r5, #0
  403364:	42a5      	cmp	r5, r4
  403366:	d109      	bne.n	40337c <__libc_init_array+0x24>
  403368:	4e0b      	ldr	r6, [pc, #44]	; (403398 <__libc_init_array+0x40>)
  40336a:	4c0c      	ldr	r4, [pc, #48]	; (40339c <__libc_init_array+0x44>)
  40336c:	f003 f81c 	bl	4063a8 <_init>
  403370:	1ba4      	subs	r4, r4, r6
  403372:	10a4      	asrs	r4, r4, #2
  403374:	2500      	movs	r5, #0
  403376:	42a5      	cmp	r5, r4
  403378:	d105      	bne.n	403386 <__libc_init_array+0x2e>
  40337a:	bd70      	pop	{r4, r5, r6, pc}
  40337c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  403380:	4798      	blx	r3
  403382:	3501      	adds	r5, #1
  403384:	e7ee      	b.n	403364 <__libc_init_array+0xc>
  403386:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  40338a:	4798      	blx	r3
  40338c:	3501      	adds	r5, #1
  40338e:	e7f2      	b.n	403376 <__libc_init_array+0x1e>
  403390:	004063b4 	.word	0x004063b4
  403394:	004063b4 	.word	0x004063b4
  403398:	004063b4 	.word	0x004063b4
  40339c:	004063b8 	.word	0x004063b8

004033a0 <memcpy>:
  4033a0:	b510      	push	{r4, lr}
  4033a2:	1e43      	subs	r3, r0, #1
  4033a4:	440a      	add	r2, r1
  4033a6:	4291      	cmp	r1, r2
  4033a8:	d100      	bne.n	4033ac <memcpy+0xc>
  4033aa:	bd10      	pop	{r4, pc}
  4033ac:	f811 4b01 	ldrb.w	r4, [r1], #1
  4033b0:	f803 4f01 	strb.w	r4, [r3, #1]!
  4033b4:	e7f7      	b.n	4033a6 <memcpy+0x6>

004033b6 <memset>:
  4033b6:	4402      	add	r2, r0
  4033b8:	4603      	mov	r3, r0
  4033ba:	4293      	cmp	r3, r2
  4033bc:	d100      	bne.n	4033c0 <memset+0xa>
  4033be:	4770      	bx	lr
  4033c0:	f803 1b01 	strb.w	r1, [r3], #1
  4033c4:	e7f9      	b.n	4033ba <memset+0x4>

004033c6 <__cvt>:
  4033c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4033ca:	b088      	sub	sp, #32
  4033cc:	2b00      	cmp	r3, #0
  4033ce:	9f14      	ldr	r7, [sp, #80]	; 0x50
  4033d0:	9912      	ldr	r1, [sp, #72]	; 0x48
  4033d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4033d4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  4033d8:	461e      	mov	r6, r3
  4033da:	f027 0720 	bic.w	r7, r7, #32
  4033de:	bfbb      	ittet	lt
  4033e0:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  4033e4:	461e      	movlt	r6, r3
  4033e6:	2300      	movge	r3, #0
  4033e8:	232d      	movlt	r3, #45	; 0x2d
  4033ea:	2f46      	cmp	r7, #70	; 0x46
  4033ec:	4614      	mov	r4, r2
  4033ee:	700b      	strb	r3, [r1, #0]
  4033f0:	d004      	beq.n	4033fc <__cvt+0x36>
  4033f2:	2f45      	cmp	r7, #69	; 0x45
  4033f4:	d100      	bne.n	4033f8 <__cvt+0x32>
  4033f6:	3501      	adds	r5, #1
  4033f8:	2302      	movs	r3, #2
  4033fa:	e000      	b.n	4033fe <__cvt+0x38>
  4033fc:	2303      	movs	r3, #3
  4033fe:	aa07      	add	r2, sp, #28
  403400:	9204      	str	r2, [sp, #16]
  403402:	aa06      	add	r2, sp, #24
  403404:	9203      	str	r2, [sp, #12]
  403406:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  40340a:	4622      	mov	r2, r4
  40340c:	4633      	mov	r3, r6
  40340e:	f000 fd9b 	bl	403f48 <_dtoa_r>
  403412:	2f47      	cmp	r7, #71	; 0x47
  403414:	4680      	mov	r8, r0
  403416:	d102      	bne.n	40341e <__cvt+0x58>
  403418:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40341a:	07db      	lsls	r3, r3, #31
  40341c:	d526      	bpl.n	40346c <__cvt+0xa6>
  40341e:	2f46      	cmp	r7, #70	; 0x46
  403420:	eb08 0905 	add.w	r9, r8, r5
  403424:	d111      	bne.n	40344a <__cvt+0x84>
  403426:	f898 3000 	ldrb.w	r3, [r8]
  40342a:	2b30      	cmp	r3, #48	; 0x30
  40342c:	d10a      	bne.n	403444 <__cvt+0x7e>
  40342e:	2200      	movs	r2, #0
  403430:	2300      	movs	r3, #0
  403432:	4620      	mov	r0, r4
  403434:	4631      	mov	r1, r6
  403436:	f7ff ff1f 	bl	403278 <__aeabi_dcmpeq>
  40343a:	b918      	cbnz	r0, 403444 <__cvt+0x7e>
  40343c:	f1c5 0501 	rsb	r5, r5, #1
  403440:	f8ca 5000 	str.w	r5, [sl]
  403444:	f8da 3000 	ldr.w	r3, [sl]
  403448:	4499      	add	r9, r3
  40344a:	2200      	movs	r2, #0
  40344c:	2300      	movs	r3, #0
  40344e:	4620      	mov	r0, r4
  403450:	4631      	mov	r1, r6
  403452:	f7ff ff11 	bl	403278 <__aeabi_dcmpeq>
  403456:	b938      	cbnz	r0, 403468 <__cvt+0xa2>
  403458:	2230      	movs	r2, #48	; 0x30
  40345a:	9b07      	ldr	r3, [sp, #28]
  40345c:	4599      	cmp	r9, r3
  40345e:	d905      	bls.n	40346c <__cvt+0xa6>
  403460:	1c59      	adds	r1, r3, #1
  403462:	9107      	str	r1, [sp, #28]
  403464:	701a      	strb	r2, [r3, #0]
  403466:	e7f8      	b.n	40345a <__cvt+0x94>
  403468:	f8cd 901c 	str.w	r9, [sp, #28]
  40346c:	9b07      	ldr	r3, [sp, #28]
  40346e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  403470:	eba3 0308 	sub.w	r3, r3, r8
  403474:	4640      	mov	r0, r8
  403476:	6013      	str	r3, [r2, #0]
  403478:	b008      	add	sp, #32
  40347a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040347e <__exponent>:
  40347e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  403480:	4603      	mov	r3, r0
  403482:	2900      	cmp	r1, #0
  403484:	bfb8      	it	lt
  403486:	4249      	neglt	r1, r1
  403488:	f803 2b02 	strb.w	r2, [r3], #2
  40348c:	bfb4      	ite	lt
  40348e:	222d      	movlt	r2, #45	; 0x2d
  403490:	222b      	movge	r2, #43	; 0x2b
  403492:	2909      	cmp	r1, #9
  403494:	7042      	strb	r2, [r0, #1]
  403496:	dd20      	ble.n	4034da <__exponent+0x5c>
  403498:	f10d 0207 	add.w	r2, sp, #7
  40349c:	4617      	mov	r7, r2
  40349e:	260a      	movs	r6, #10
  4034a0:	fb91 f5f6 	sdiv	r5, r1, r6
  4034a4:	fb06 1115 	mls	r1, r6, r5, r1
  4034a8:	3130      	adds	r1, #48	; 0x30
  4034aa:	2d09      	cmp	r5, #9
  4034ac:	f802 1c01 	strb.w	r1, [r2, #-1]
  4034b0:	f102 34ff 	add.w	r4, r2, #4294967295
  4034b4:	4629      	mov	r1, r5
  4034b6:	dc09      	bgt.n	4034cc <__exponent+0x4e>
  4034b8:	3130      	adds	r1, #48	; 0x30
  4034ba:	3a02      	subs	r2, #2
  4034bc:	f804 1c01 	strb.w	r1, [r4, #-1]
  4034c0:	42ba      	cmp	r2, r7
  4034c2:	461c      	mov	r4, r3
  4034c4:	d304      	bcc.n	4034d0 <__exponent+0x52>
  4034c6:	1a20      	subs	r0, r4, r0
  4034c8:	b003      	add	sp, #12
  4034ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4034cc:	4622      	mov	r2, r4
  4034ce:	e7e7      	b.n	4034a0 <__exponent+0x22>
  4034d0:	f812 1b01 	ldrb.w	r1, [r2], #1
  4034d4:	f803 1b01 	strb.w	r1, [r3], #1
  4034d8:	e7f2      	b.n	4034c0 <__exponent+0x42>
  4034da:	2230      	movs	r2, #48	; 0x30
  4034dc:	461c      	mov	r4, r3
  4034de:	4411      	add	r1, r2
  4034e0:	f804 2b02 	strb.w	r2, [r4], #2
  4034e4:	7059      	strb	r1, [r3, #1]
  4034e6:	e7ee      	b.n	4034c6 <__exponent+0x48>

004034e8 <_printf_float>:
  4034e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034ec:	b091      	sub	sp, #68	; 0x44
  4034ee:	460c      	mov	r4, r1
  4034f0:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  4034f2:	4693      	mov	fp, r2
  4034f4:	461e      	mov	r6, r3
  4034f6:	4605      	mov	r5, r0
  4034f8:	f001 fc74 	bl	404de4 <_localeconv_r>
  4034fc:	6803      	ldr	r3, [r0, #0]
  4034fe:	9309      	str	r3, [sp, #36]	; 0x24
  403500:	4618      	mov	r0, r3
  403502:	f000 fc8d 	bl	403e20 <strlen>
  403506:	2300      	movs	r3, #0
  403508:	930e      	str	r3, [sp, #56]	; 0x38
  40350a:	683b      	ldr	r3, [r7, #0]
  40350c:	900a      	str	r0, [sp, #40]	; 0x28
  40350e:	3307      	adds	r3, #7
  403510:	f023 0307 	bic.w	r3, r3, #7
  403514:	f103 0208 	add.w	r2, r3, #8
  403518:	f894 8018 	ldrb.w	r8, [r4, #24]
  40351c:	f8d4 a000 	ldr.w	sl, [r4]
  403520:	603a      	str	r2, [r7, #0]
  403522:	e9d3 2300 	ldrd	r2, r3, [r3]
  403526:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  40352a:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  40352e:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  403530:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  403534:	930b      	str	r3, [sp, #44]	; 0x2c
  403536:	f04f 32ff 	mov.w	r2, #4294967295
  40353a:	4ba6      	ldr	r3, [pc, #664]	; (4037d4 <_printf_float+0x2ec>)
  40353c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40353e:	4638      	mov	r0, r7
  403540:	f7ff fecc 	bl	4032dc <__aeabi_dcmpun>
  403544:	2800      	cmp	r0, #0
  403546:	f040 81f7 	bne.w	403938 <_printf_float+0x450>
  40354a:	f04f 32ff 	mov.w	r2, #4294967295
  40354e:	4ba1      	ldr	r3, [pc, #644]	; (4037d4 <_printf_float+0x2ec>)
  403550:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403552:	4638      	mov	r0, r7
  403554:	f7ff fea4 	bl	4032a0 <__aeabi_dcmple>
  403558:	2800      	cmp	r0, #0
  40355a:	f040 81ed 	bne.w	403938 <_printf_float+0x450>
  40355e:	2200      	movs	r2, #0
  403560:	2300      	movs	r3, #0
  403562:	4638      	mov	r0, r7
  403564:	4649      	mov	r1, r9
  403566:	f7ff fe91 	bl	40328c <__aeabi_dcmplt>
  40356a:	b110      	cbz	r0, 403572 <_printf_float+0x8a>
  40356c:	232d      	movs	r3, #45	; 0x2d
  40356e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403572:	4b99      	ldr	r3, [pc, #612]	; (4037d8 <_printf_float+0x2f0>)
  403574:	4f99      	ldr	r7, [pc, #612]	; (4037dc <_printf_float+0x2f4>)
  403576:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40357a:	bf98      	it	ls
  40357c:	461f      	movls	r7, r3
  40357e:	2303      	movs	r3, #3
  403580:	6123      	str	r3, [r4, #16]
  403582:	f02a 0304 	bic.w	r3, sl, #4
  403586:	6023      	str	r3, [r4, #0]
  403588:	f04f 0900 	mov.w	r9, #0
  40358c:	9600      	str	r6, [sp, #0]
  40358e:	465b      	mov	r3, fp
  403590:	aa0f      	add	r2, sp, #60	; 0x3c
  403592:	4621      	mov	r1, r4
  403594:	4628      	mov	r0, r5
  403596:	f000 f9df 	bl	403958 <_printf_common>
  40359a:	3001      	adds	r0, #1
  40359c:	f040 809a 	bne.w	4036d4 <_printf_float+0x1ec>
  4035a0:	f04f 30ff 	mov.w	r0, #4294967295
  4035a4:	b011      	add	sp, #68	; 0x44
  4035a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035aa:	6862      	ldr	r2, [r4, #4]
  4035ac:	1c53      	adds	r3, r2, #1
  4035ae:	a80e      	add	r0, sp, #56	; 0x38
  4035b0:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  4035b4:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  4035b8:	d141      	bne.n	40363e <_printf_float+0x156>
  4035ba:	2206      	movs	r2, #6
  4035bc:	6062      	str	r2, [r4, #4]
  4035be:	6023      	str	r3, [r4, #0]
  4035c0:	2100      	movs	r1, #0
  4035c2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  4035c6:	9301      	str	r3, [sp, #4]
  4035c8:	6863      	ldr	r3, [r4, #4]
  4035ca:	9005      	str	r0, [sp, #20]
  4035cc:	9202      	str	r2, [sp, #8]
  4035ce:	9300      	str	r3, [sp, #0]
  4035d0:	463a      	mov	r2, r7
  4035d2:	464b      	mov	r3, r9
  4035d4:	9106      	str	r1, [sp, #24]
  4035d6:	f8cd 8010 	str.w	r8, [sp, #16]
  4035da:	f8cd e00c 	str.w	lr, [sp, #12]
  4035de:	4628      	mov	r0, r5
  4035e0:	f7ff fef1 	bl	4033c6 <__cvt>
  4035e4:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  4035e8:	2b47      	cmp	r3, #71	; 0x47
  4035ea:	4607      	mov	r7, r0
  4035ec:	d109      	bne.n	403602 <_printf_float+0x11a>
  4035ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4035f0:	1cd8      	adds	r0, r3, #3
  4035f2:	db02      	blt.n	4035fa <_printf_float+0x112>
  4035f4:	6862      	ldr	r2, [r4, #4]
  4035f6:	4293      	cmp	r3, r2
  4035f8:	dd59      	ble.n	4036ae <_printf_float+0x1c6>
  4035fa:	f1a8 0802 	sub.w	r8, r8, #2
  4035fe:	fa5f f888 	uxtb.w	r8, r8
  403602:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  403606:	990d      	ldr	r1, [sp, #52]	; 0x34
  403608:	d836      	bhi.n	403678 <_printf_float+0x190>
  40360a:	3901      	subs	r1, #1
  40360c:	4642      	mov	r2, r8
  40360e:	f104 0050 	add.w	r0, r4, #80	; 0x50
  403612:	910d      	str	r1, [sp, #52]	; 0x34
  403614:	f7ff ff33 	bl	40347e <__exponent>
  403618:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40361a:	1883      	adds	r3, r0, r2
  40361c:	2a01      	cmp	r2, #1
  40361e:	4681      	mov	r9, r0
  403620:	6123      	str	r3, [r4, #16]
  403622:	dc02      	bgt.n	40362a <_printf_float+0x142>
  403624:	6822      	ldr	r2, [r4, #0]
  403626:	07d1      	lsls	r1, r2, #31
  403628:	d501      	bpl.n	40362e <_printf_float+0x146>
  40362a:	3301      	adds	r3, #1
  40362c:	6123      	str	r3, [r4, #16]
  40362e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  403632:	2b00      	cmp	r3, #0
  403634:	d0aa      	beq.n	40358c <_printf_float+0xa4>
  403636:	232d      	movs	r3, #45	; 0x2d
  403638:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  40363c:	e7a6      	b.n	40358c <_printf_float+0xa4>
  40363e:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  403642:	d002      	beq.n	40364a <_printf_float+0x162>
  403644:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  403648:	d1b9      	bne.n	4035be <_printf_float+0xd6>
  40364a:	b19a      	cbz	r2, 403674 <_printf_float+0x18c>
  40364c:	2100      	movs	r1, #0
  40364e:	9106      	str	r1, [sp, #24]
  403650:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  403654:	e88d 000c 	stmia.w	sp, {r2, r3}
  403658:	6023      	str	r3, [r4, #0]
  40365a:	9005      	str	r0, [sp, #20]
  40365c:	463a      	mov	r2, r7
  40365e:	f8cd 8010 	str.w	r8, [sp, #16]
  403662:	f8cd e00c 	str.w	lr, [sp, #12]
  403666:	9102      	str	r1, [sp, #8]
  403668:	464b      	mov	r3, r9
  40366a:	4628      	mov	r0, r5
  40366c:	f7ff feab 	bl	4033c6 <__cvt>
  403670:	4607      	mov	r7, r0
  403672:	e7bc      	b.n	4035ee <_printf_float+0x106>
  403674:	2201      	movs	r2, #1
  403676:	e7a1      	b.n	4035bc <_printf_float+0xd4>
  403678:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40367c:	d119      	bne.n	4036b2 <_printf_float+0x1ca>
  40367e:	2900      	cmp	r1, #0
  403680:	6863      	ldr	r3, [r4, #4]
  403682:	dd0c      	ble.n	40369e <_printf_float+0x1b6>
  403684:	6121      	str	r1, [r4, #16]
  403686:	b913      	cbnz	r3, 40368e <_printf_float+0x1a6>
  403688:	6822      	ldr	r2, [r4, #0]
  40368a:	07d2      	lsls	r2, r2, #31
  40368c:	d502      	bpl.n	403694 <_printf_float+0x1ac>
  40368e:	3301      	adds	r3, #1
  403690:	440b      	add	r3, r1
  403692:	6123      	str	r3, [r4, #16]
  403694:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403696:	65a3      	str	r3, [r4, #88]	; 0x58
  403698:	f04f 0900 	mov.w	r9, #0
  40369c:	e7c7      	b.n	40362e <_printf_float+0x146>
  40369e:	b913      	cbnz	r3, 4036a6 <_printf_float+0x1be>
  4036a0:	6822      	ldr	r2, [r4, #0]
  4036a2:	07d0      	lsls	r0, r2, #31
  4036a4:	d501      	bpl.n	4036aa <_printf_float+0x1c2>
  4036a6:	3302      	adds	r3, #2
  4036a8:	e7f3      	b.n	403692 <_printf_float+0x1aa>
  4036aa:	2301      	movs	r3, #1
  4036ac:	e7f1      	b.n	403692 <_printf_float+0x1aa>
  4036ae:	f04f 0867 	mov.w	r8, #103	; 0x67
  4036b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4036b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036b6:	4293      	cmp	r3, r2
  4036b8:	db05      	blt.n	4036c6 <_printf_float+0x1de>
  4036ba:	6822      	ldr	r2, [r4, #0]
  4036bc:	6123      	str	r3, [r4, #16]
  4036be:	07d1      	lsls	r1, r2, #31
  4036c0:	d5e8      	bpl.n	403694 <_printf_float+0x1ac>
  4036c2:	3301      	adds	r3, #1
  4036c4:	e7e5      	b.n	403692 <_printf_float+0x1aa>
  4036c6:	2b00      	cmp	r3, #0
  4036c8:	bfd4      	ite	le
  4036ca:	f1c3 0302 	rsble	r3, r3, #2
  4036ce:	2301      	movgt	r3, #1
  4036d0:	4413      	add	r3, r2
  4036d2:	e7de      	b.n	403692 <_printf_float+0x1aa>
  4036d4:	6823      	ldr	r3, [r4, #0]
  4036d6:	055a      	lsls	r2, r3, #21
  4036d8:	d407      	bmi.n	4036ea <_printf_float+0x202>
  4036da:	6923      	ldr	r3, [r4, #16]
  4036dc:	463a      	mov	r2, r7
  4036de:	4659      	mov	r1, fp
  4036e0:	4628      	mov	r0, r5
  4036e2:	47b0      	blx	r6
  4036e4:	3001      	adds	r0, #1
  4036e6:	d12a      	bne.n	40373e <_printf_float+0x256>
  4036e8:	e75a      	b.n	4035a0 <_printf_float+0xb8>
  4036ea:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4036ee:	f240 80dc 	bls.w	4038aa <_printf_float+0x3c2>
  4036f2:	2200      	movs	r2, #0
  4036f4:	2300      	movs	r3, #0
  4036f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  4036fa:	f7ff fdbd 	bl	403278 <__aeabi_dcmpeq>
  4036fe:	2800      	cmp	r0, #0
  403700:	d039      	beq.n	403776 <_printf_float+0x28e>
  403702:	2301      	movs	r3, #1
  403704:	4a36      	ldr	r2, [pc, #216]	; (4037e0 <_printf_float+0x2f8>)
  403706:	4659      	mov	r1, fp
  403708:	4628      	mov	r0, r5
  40370a:	47b0      	blx	r6
  40370c:	3001      	adds	r0, #1
  40370e:	f43f af47 	beq.w	4035a0 <_printf_float+0xb8>
  403712:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403714:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403716:	429a      	cmp	r2, r3
  403718:	db02      	blt.n	403720 <_printf_float+0x238>
  40371a:	6823      	ldr	r3, [r4, #0]
  40371c:	07d8      	lsls	r0, r3, #31
  40371e:	d50e      	bpl.n	40373e <_printf_float+0x256>
  403720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403722:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403724:	4659      	mov	r1, fp
  403726:	4628      	mov	r0, r5
  403728:	47b0      	blx	r6
  40372a:	3001      	adds	r0, #1
  40372c:	f43f af38 	beq.w	4035a0 <_printf_float+0xb8>
  403730:	2700      	movs	r7, #0
  403732:	f104 081a 	add.w	r8, r4, #26
  403736:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403738:	3b01      	subs	r3, #1
  40373a:	429f      	cmp	r7, r3
  40373c:	db11      	blt.n	403762 <_printf_float+0x27a>
  40373e:	6823      	ldr	r3, [r4, #0]
  403740:	079f      	lsls	r7, r3, #30
  403742:	d508      	bpl.n	403756 <_printf_float+0x26e>
  403744:	2700      	movs	r7, #0
  403746:	f104 0819 	add.w	r8, r4, #25
  40374a:	68e3      	ldr	r3, [r4, #12]
  40374c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40374e:	1a9b      	subs	r3, r3, r2
  403750:	429f      	cmp	r7, r3
  403752:	f2c0 80e7 	blt.w	403924 <_printf_float+0x43c>
  403756:	68e0      	ldr	r0, [r4, #12]
  403758:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40375a:	4298      	cmp	r0, r3
  40375c:	bfb8      	it	lt
  40375e:	4618      	movlt	r0, r3
  403760:	e720      	b.n	4035a4 <_printf_float+0xbc>
  403762:	2301      	movs	r3, #1
  403764:	4642      	mov	r2, r8
  403766:	4659      	mov	r1, fp
  403768:	4628      	mov	r0, r5
  40376a:	47b0      	blx	r6
  40376c:	3001      	adds	r0, #1
  40376e:	f43f af17 	beq.w	4035a0 <_printf_float+0xb8>
  403772:	3701      	adds	r7, #1
  403774:	e7df      	b.n	403736 <_printf_float+0x24e>
  403776:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403778:	2b00      	cmp	r3, #0
  40377a:	dc33      	bgt.n	4037e4 <_printf_float+0x2fc>
  40377c:	2301      	movs	r3, #1
  40377e:	4a18      	ldr	r2, [pc, #96]	; (4037e0 <_printf_float+0x2f8>)
  403780:	4659      	mov	r1, fp
  403782:	4628      	mov	r0, r5
  403784:	47b0      	blx	r6
  403786:	3001      	adds	r0, #1
  403788:	f43f af0a 	beq.w	4035a0 <_printf_float+0xb8>
  40378c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40378e:	b923      	cbnz	r3, 40379a <_printf_float+0x2b2>
  403790:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403792:	b913      	cbnz	r3, 40379a <_printf_float+0x2b2>
  403794:	6823      	ldr	r3, [r4, #0]
  403796:	07d9      	lsls	r1, r3, #31
  403798:	d5d1      	bpl.n	40373e <_printf_float+0x256>
  40379a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40379c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40379e:	4659      	mov	r1, fp
  4037a0:	4628      	mov	r0, r5
  4037a2:	47b0      	blx	r6
  4037a4:	3001      	adds	r0, #1
  4037a6:	f43f aefb 	beq.w	4035a0 <_printf_float+0xb8>
  4037aa:	f04f 0800 	mov.w	r8, #0
  4037ae:	f104 091a 	add.w	r9, r4, #26
  4037b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037b4:	425b      	negs	r3, r3
  4037b6:	4598      	cmp	r8, r3
  4037b8:	db01      	blt.n	4037be <_printf_float+0x2d6>
  4037ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037bc:	e78e      	b.n	4036dc <_printf_float+0x1f4>
  4037be:	2301      	movs	r3, #1
  4037c0:	464a      	mov	r2, r9
  4037c2:	4659      	mov	r1, fp
  4037c4:	4628      	mov	r0, r5
  4037c6:	47b0      	blx	r6
  4037c8:	3001      	adds	r0, #1
  4037ca:	f43f aee9 	beq.w	4035a0 <_printf_float+0xb8>
  4037ce:	f108 0801 	add.w	r8, r8, #1
  4037d2:	e7ee      	b.n	4037b2 <_printf_float+0x2ca>
  4037d4:	7fefffff 	.word	0x7fefffff
  4037d8:	004060ec 	.word	0x004060ec
  4037dc:	004060f0 	.word	0x004060f0
  4037e0:	004060fc 	.word	0x004060fc
  4037e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4037e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4037e8:	429a      	cmp	r2, r3
  4037ea:	bfa8      	it	ge
  4037ec:	461a      	movge	r2, r3
  4037ee:	2a00      	cmp	r2, #0
  4037f0:	4690      	mov	r8, r2
  4037f2:	dc36      	bgt.n	403862 <_printf_float+0x37a>
  4037f4:	f104 031a 	add.w	r3, r4, #26
  4037f8:	f04f 0a00 	mov.w	sl, #0
  4037fc:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  403800:	930b      	str	r3, [sp, #44]	; 0x2c
  403802:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  403806:	eba9 0308 	sub.w	r3, r9, r8
  40380a:	459a      	cmp	sl, r3
  40380c:	db31      	blt.n	403872 <_printf_float+0x38a>
  40380e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403810:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403812:	429a      	cmp	r2, r3
  403814:	db38      	blt.n	403888 <_printf_float+0x3a0>
  403816:	6823      	ldr	r3, [r4, #0]
  403818:	07da      	lsls	r2, r3, #31
  40381a:	d435      	bmi.n	403888 <_printf_float+0x3a0>
  40381c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40381e:	990d      	ldr	r1, [sp, #52]	; 0x34
  403820:	eba3 0209 	sub.w	r2, r3, r9
  403824:	eba3 0801 	sub.w	r8, r3, r1
  403828:	4590      	cmp	r8, r2
  40382a:	bfa8      	it	ge
  40382c:	4690      	movge	r8, r2
  40382e:	f1b8 0f00 	cmp.w	r8, #0
  403832:	dc31      	bgt.n	403898 <_printf_float+0x3b0>
  403834:	2700      	movs	r7, #0
  403836:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  40383a:	f104 091a 	add.w	r9, r4, #26
  40383e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403840:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403842:	1a9b      	subs	r3, r3, r2
  403844:	eba3 0308 	sub.w	r3, r3, r8
  403848:	429f      	cmp	r7, r3
  40384a:	f6bf af78 	bge.w	40373e <_printf_float+0x256>
  40384e:	2301      	movs	r3, #1
  403850:	464a      	mov	r2, r9
  403852:	4659      	mov	r1, fp
  403854:	4628      	mov	r0, r5
  403856:	47b0      	blx	r6
  403858:	3001      	adds	r0, #1
  40385a:	f43f aea1 	beq.w	4035a0 <_printf_float+0xb8>
  40385e:	3701      	adds	r7, #1
  403860:	e7ed      	b.n	40383e <_printf_float+0x356>
  403862:	4613      	mov	r3, r2
  403864:	4659      	mov	r1, fp
  403866:	463a      	mov	r2, r7
  403868:	4628      	mov	r0, r5
  40386a:	47b0      	blx	r6
  40386c:	3001      	adds	r0, #1
  40386e:	d1c1      	bne.n	4037f4 <_printf_float+0x30c>
  403870:	e696      	b.n	4035a0 <_printf_float+0xb8>
  403872:	2301      	movs	r3, #1
  403874:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403876:	4659      	mov	r1, fp
  403878:	4628      	mov	r0, r5
  40387a:	47b0      	blx	r6
  40387c:	3001      	adds	r0, #1
  40387e:	f43f ae8f 	beq.w	4035a0 <_printf_float+0xb8>
  403882:	f10a 0a01 	add.w	sl, sl, #1
  403886:	e7bc      	b.n	403802 <_printf_float+0x31a>
  403888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40388a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40388c:	4659      	mov	r1, fp
  40388e:	4628      	mov	r0, r5
  403890:	47b0      	blx	r6
  403892:	3001      	adds	r0, #1
  403894:	d1c2      	bne.n	40381c <_printf_float+0x334>
  403896:	e683      	b.n	4035a0 <_printf_float+0xb8>
  403898:	4643      	mov	r3, r8
  40389a:	eb07 0209 	add.w	r2, r7, r9
  40389e:	4659      	mov	r1, fp
  4038a0:	4628      	mov	r0, r5
  4038a2:	47b0      	blx	r6
  4038a4:	3001      	adds	r0, #1
  4038a6:	d1c5      	bne.n	403834 <_printf_float+0x34c>
  4038a8:	e67a      	b.n	4035a0 <_printf_float+0xb8>
  4038aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4038ac:	2a01      	cmp	r2, #1
  4038ae:	dc01      	bgt.n	4038b4 <_printf_float+0x3cc>
  4038b0:	07db      	lsls	r3, r3, #31
  4038b2:	d534      	bpl.n	40391e <_printf_float+0x436>
  4038b4:	2301      	movs	r3, #1
  4038b6:	463a      	mov	r2, r7
  4038b8:	4659      	mov	r1, fp
  4038ba:	4628      	mov	r0, r5
  4038bc:	47b0      	blx	r6
  4038be:	3001      	adds	r0, #1
  4038c0:	f43f ae6e 	beq.w	4035a0 <_printf_float+0xb8>
  4038c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4038c8:	4659      	mov	r1, fp
  4038ca:	4628      	mov	r0, r5
  4038cc:	47b0      	blx	r6
  4038ce:	3001      	adds	r0, #1
  4038d0:	f43f ae66 	beq.w	4035a0 <_printf_float+0xb8>
  4038d4:	2200      	movs	r2, #0
  4038d6:	2300      	movs	r3, #0
  4038d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  4038dc:	f7ff fccc 	bl	403278 <__aeabi_dcmpeq>
  4038e0:	b150      	cbz	r0, 4038f8 <_printf_float+0x410>
  4038e2:	2700      	movs	r7, #0
  4038e4:	f104 081a 	add.w	r8, r4, #26
  4038e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4038ea:	3b01      	subs	r3, #1
  4038ec:	429f      	cmp	r7, r3
  4038ee:	db0c      	blt.n	40390a <_printf_float+0x422>
  4038f0:	464b      	mov	r3, r9
  4038f2:	f104 0250 	add.w	r2, r4, #80	; 0x50
  4038f6:	e6f2      	b.n	4036de <_printf_float+0x1f6>
  4038f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4038fa:	1c7a      	adds	r2, r7, #1
  4038fc:	3b01      	subs	r3, #1
  4038fe:	4659      	mov	r1, fp
  403900:	4628      	mov	r0, r5
  403902:	47b0      	blx	r6
  403904:	3001      	adds	r0, #1
  403906:	d1f3      	bne.n	4038f0 <_printf_float+0x408>
  403908:	e64a      	b.n	4035a0 <_printf_float+0xb8>
  40390a:	2301      	movs	r3, #1
  40390c:	4642      	mov	r2, r8
  40390e:	4659      	mov	r1, fp
  403910:	4628      	mov	r0, r5
  403912:	47b0      	blx	r6
  403914:	3001      	adds	r0, #1
  403916:	f43f ae43 	beq.w	4035a0 <_printf_float+0xb8>
  40391a:	3701      	adds	r7, #1
  40391c:	e7e4      	b.n	4038e8 <_printf_float+0x400>
  40391e:	2301      	movs	r3, #1
  403920:	463a      	mov	r2, r7
  403922:	e7ec      	b.n	4038fe <_printf_float+0x416>
  403924:	2301      	movs	r3, #1
  403926:	4642      	mov	r2, r8
  403928:	4659      	mov	r1, fp
  40392a:	4628      	mov	r0, r5
  40392c:	47b0      	blx	r6
  40392e:	3001      	adds	r0, #1
  403930:	f43f ae36 	beq.w	4035a0 <_printf_float+0xb8>
  403934:	3701      	adds	r7, #1
  403936:	e708      	b.n	40374a <_printf_float+0x262>
  403938:	463a      	mov	r2, r7
  40393a:	464b      	mov	r3, r9
  40393c:	4638      	mov	r0, r7
  40393e:	4649      	mov	r1, r9
  403940:	f7ff fccc 	bl	4032dc <__aeabi_dcmpun>
  403944:	2800      	cmp	r0, #0
  403946:	f43f ae30 	beq.w	4035aa <_printf_float+0xc2>
  40394a:	4b01      	ldr	r3, [pc, #4]	; (403950 <_printf_float+0x468>)
  40394c:	4f01      	ldr	r7, [pc, #4]	; (403954 <_printf_float+0x46c>)
  40394e:	e612      	b.n	403576 <_printf_float+0x8e>
  403950:	004060f4 	.word	0x004060f4
  403954:	004060f8 	.word	0x004060f8

00403958 <_printf_common>:
  403958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40395c:	4691      	mov	r9, r2
  40395e:	461f      	mov	r7, r3
  403960:	688a      	ldr	r2, [r1, #8]
  403962:	690b      	ldr	r3, [r1, #16]
  403964:	f8dd 8020 	ldr.w	r8, [sp, #32]
  403968:	4293      	cmp	r3, r2
  40396a:	bfb8      	it	lt
  40396c:	4613      	movlt	r3, r2
  40396e:	f8c9 3000 	str.w	r3, [r9]
  403972:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  403976:	4606      	mov	r6, r0
  403978:	460c      	mov	r4, r1
  40397a:	b112      	cbz	r2, 403982 <_printf_common+0x2a>
  40397c:	3301      	adds	r3, #1
  40397e:	f8c9 3000 	str.w	r3, [r9]
  403982:	6823      	ldr	r3, [r4, #0]
  403984:	0699      	lsls	r1, r3, #26
  403986:	bf42      	ittt	mi
  403988:	f8d9 3000 	ldrmi.w	r3, [r9]
  40398c:	3302      	addmi	r3, #2
  40398e:	f8c9 3000 	strmi.w	r3, [r9]
  403992:	6825      	ldr	r5, [r4, #0]
  403994:	f015 0506 	ands.w	r5, r5, #6
  403998:	d107      	bne.n	4039aa <_printf_common+0x52>
  40399a:	f104 0a19 	add.w	sl, r4, #25
  40399e:	68e3      	ldr	r3, [r4, #12]
  4039a0:	f8d9 2000 	ldr.w	r2, [r9]
  4039a4:	1a9b      	subs	r3, r3, r2
  4039a6:	429d      	cmp	r5, r3
  4039a8:	db29      	blt.n	4039fe <_printf_common+0xa6>
  4039aa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  4039ae:	6822      	ldr	r2, [r4, #0]
  4039b0:	3300      	adds	r3, #0
  4039b2:	bf18      	it	ne
  4039b4:	2301      	movne	r3, #1
  4039b6:	0692      	lsls	r2, r2, #26
  4039b8:	d42e      	bmi.n	403a18 <_printf_common+0xc0>
  4039ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4039be:	4639      	mov	r1, r7
  4039c0:	4630      	mov	r0, r6
  4039c2:	47c0      	blx	r8
  4039c4:	3001      	adds	r0, #1
  4039c6:	d021      	beq.n	403a0c <_printf_common+0xb4>
  4039c8:	6823      	ldr	r3, [r4, #0]
  4039ca:	68e5      	ldr	r5, [r4, #12]
  4039cc:	f8d9 2000 	ldr.w	r2, [r9]
  4039d0:	f003 0306 	and.w	r3, r3, #6
  4039d4:	2b04      	cmp	r3, #4
  4039d6:	bf08      	it	eq
  4039d8:	1aad      	subeq	r5, r5, r2
  4039da:	68a3      	ldr	r3, [r4, #8]
  4039dc:	6922      	ldr	r2, [r4, #16]
  4039de:	bf0c      	ite	eq
  4039e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  4039e4:	2500      	movne	r5, #0
  4039e6:	4293      	cmp	r3, r2
  4039e8:	bfc4      	itt	gt
  4039ea:	1a9b      	subgt	r3, r3, r2
  4039ec:	18ed      	addgt	r5, r5, r3
  4039ee:	f04f 0900 	mov.w	r9, #0
  4039f2:	341a      	adds	r4, #26
  4039f4:	454d      	cmp	r5, r9
  4039f6:	d11b      	bne.n	403a30 <_printf_common+0xd8>
  4039f8:	2000      	movs	r0, #0
  4039fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039fe:	2301      	movs	r3, #1
  403a00:	4652      	mov	r2, sl
  403a02:	4639      	mov	r1, r7
  403a04:	4630      	mov	r0, r6
  403a06:	47c0      	blx	r8
  403a08:	3001      	adds	r0, #1
  403a0a:	d103      	bne.n	403a14 <_printf_common+0xbc>
  403a0c:	f04f 30ff 	mov.w	r0, #4294967295
  403a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a14:	3501      	adds	r5, #1
  403a16:	e7c2      	b.n	40399e <_printf_common+0x46>
  403a18:	18e1      	adds	r1, r4, r3
  403a1a:	1c5a      	adds	r2, r3, #1
  403a1c:	2030      	movs	r0, #48	; 0x30
  403a1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  403a22:	4422      	add	r2, r4
  403a24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  403a28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  403a2c:	3302      	adds	r3, #2
  403a2e:	e7c4      	b.n	4039ba <_printf_common+0x62>
  403a30:	2301      	movs	r3, #1
  403a32:	4622      	mov	r2, r4
  403a34:	4639      	mov	r1, r7
  403a36:	4630      	mov	r0, r6
  403a38:	47c0      	blx	r8
  403a3a:	3001      	adds	r0, #1
  403a3c:	d0e6      	beq.n	403a0c <_printf_common+0xb4>
  403a3e:	f109 0901 	add.w	r9, r9, #1
  403a42:	e7d7      	b.n	4039f4 <_printf_common+0x9c>

00403a44 <_printf_i>:
  403a44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403a48:	4617      	mov	r7, r2
  403a4a:	7e0a      	ldrb	r2, [r1, #24]
  403a4c:	b085      	sub	sp, #20
  403a4e:	2a6e      	cmp	r2, #110	; 0x6e
  403a50:	4698      	mov	r8, r3
  403a52:	4606      	mov	r6, r0
  403a54:	460c      	mov	r4, r1
  403a56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a58:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  403a5c:	f000 80bc 	beq.w	403bd8 <_printf_i+0x194>
  403a60:	d81a      	bhi.n	403a98 <_printf_i+0x54>
  403a62:	2a63      	cmp	r2, #99	; 0x63
  403a64:	d02e      	beq.n	403ac4 <_printf_i+0x80>
  403a66:	d80a      	bhi.n	403a7e <_printf_i+0x3a>
  403a68:	2a00      	cmp	r2, #0
  403a6a:	f000 80c8 	beq.w	403bfe <_printf_i+0x1ba>
  403a6e:	2a58      	cmp	r2, #88	; 0x58
  403a70:	f000 808a 	beq.w	403b88 <_printf_i+0x144>
  403a74:	f104 0542 	add.w	r5, r4, #66	; 0x42
  403a78:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  403a7c:	e02a      	b.n	403ad4 <_printf_i+0x90>
  403a7e:	2a64      	cmp	r2, #100	; 0x64
  403a80:	d001      	beq.n	403a86 <_printf_i+0x42>
  403a82:	2a69      	cmp	r2, #105	; 0x69
  403a84:	d1f6      	bne.n	403a74 <_printf_i+0x30>
  403a86:	6821      	ldr	r1, [r4, #0]
  403a88:	681a      	ldr	r2, [r3, #0]
  403a8a:	f011 0f80 	tst.w	r1, #128	; 0x80
  403a8e:	d023      	beq.n	403ad8 <_printf_i+0x94>
  403a90:	1d11      	adds	r1, r2, #4
  403a92:	6019      	str	r1, [r3, #0]
  403a94:	6813      	ldr	r3, [r2, #0]
  403a96:	e027      	b.n	403ae8 <_printf_i+0xa4>
  403a98:	2a73      	cmp	r2, #115	; 0x73
  403a9a:	f000 80b4 	beq.w	403c06 <_printf_i+0x1c2>
  403a9e:	d808      	bhi.n	403ab2 <_printf_i+0x6e>
  403aa0:	2a6f      	cmp	r2, #111	; 0x6f
  403aa2:	d02a      	beq.n	403afa <_printf_i+0xb6>
  403aa4:	2a70      	cmp	r2, #112	; 0x70
  403aa6:	d1e5      	bne.n	403a74 <_printf_i+0x30>
  403aa8:	680a      	ldr	r2, [r1, #0]
  403aaa:	f042 0220 	orr.w	r2, r2, #32
  403aae:	600a      	str	r2, [r1, #0]
  403ab0:	e003      	b.n	403aba <_printf_i+0x76>
  403ab2:	2a75      	cmp	r2, #117	; 0x75
  403ab4:	d021      	beq.n	403afa <_printf_i+0xb6>
  403ab6:	2a78      	cmp	r2, #120	; 0x78
  403ab8:	d1dc      	bne.n	403a74 <_printf_i+0x30>
  403aba:	2278      	movs	r2, #120	; 0x78
  403abc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  403ac0:	496e      	ldr	r1, [pc, #440]	; (403c7c <_printf_i+0x238>)
  403ac2:	e064      	b.n	403b8e <_printf_i+0x14a>
  403ac4:	681a      	ldr	r2, [r3, #0]
  403ac6:	f101 0542 	add.w	r5, r1, #66	; 0x42
  403aca:	1d11      	adds	r1, r2, #4
  403acc:	6019      	str	r1, [r3, #0]
  403ace:	6813      	ldr	r3, [r2, #0]
  403ad0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403ad4:	2301      	movs	r3, #1
  403ad6:	e0a3      	b.n	403c20 <_printf_i+0x1dc>
  403ad8:	f011 0f40 	tst.w	r1, #64	; 0x40
  403adc:	f102 0104 	add.w	r1, r2, #4
  403ae0:	6019      	str	r1, [r3, #0]
  403ae2:	d0d7      	beq.n	403a94 <_printf_i+0x50>
  403ae4:	f9b2 3000 	ldrsh.w	r3, [r2]
  403ae8:	2b00      	cmp	r3, #0
  403aea:	da03      	bge.n	403af4 <_printf_i+0xb0>
  403aec:	222d      	movs	r2, #45	; 0x2d
  403aee:	425b      	negs	r3, r3
  403af0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  403af4:	4962      	ldr	r1, [pc, #392]	; (403c80 <_printf_i+0x23c>)
  403af6:	220a      	movs	r2, #10
  403af8:	e017      	b.n	403b2a <_printf_i+0xe6>
  403afa:	6820      	ldr	r0, [r4, #0]
  403afc:	6819      	ldr	r1, [r3, #0]
  403afe:	f010 0f80 	tst.w	r0, #128	; 0x80
  403b02:	d003      	beq.n	403b0c <_printf_i+0xc8>
  403b04:	1d08      	adds	r0, r1, #4
  403b06:	6018      	str	r0, [r3, #0]
  403b08:	680b      	ldr	r3, [r1, #0]
  403b0a:	e006      	b.n	403b1a <_printf_i+0xd6>
  403b0c:	f010 0f40 	tst.w	r0, #64	; 0x40
  403b10:	f101 0004 	add.w	r0, r1, #4
  403b14:	6018      	str	r0, [r3, #0]
  403b16:	d0f7      	beq.n	403b08 <_printf_i+0xc4>
  403b18:	880b      	ldrh	r3, [r1, #0]
  403b1a:	4959      	ldr	r1, [pc, #356]	; (403c80 <_printf_i+0x23c>)
  403b1c:	2a6f      	cmp	r2, #111	; 0x6f
  403b1e:	bf14      	ite	ne
  403b20:	220a      	movne	r2, #10
  403b22:	2208      	moveq	r2, #8
  403b24:	2000      	movs	r0, #0
  403b26:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  403b2a:	6865      	ldr	r5, [r4, #4]
  403b2c:	60a5      	str	r5, [r4, #8]
  403b2e:	2d00      	cmp	r5, #0
  403b30:	f2c0 809c 	blt.w	403c6c <_printf_i+0x228>
  403b34:	6820      	ldr	r0, [r4, #0]
  403b36:	f020 0004 	bic.w	r0, r0, #4
  403b3a:	6020      	str	r0, [r4, #0]
  403b3c:	2b00      	cmp	r3, #0
  403b3e:	d13f      	bne.n	403bc0 <_printf_i+0x17c>
  403b40:	2d00      	cmp	r5, #0
  403b42:	f040 8095 	bne.w	403c70 <_printf_i+0x22c>
  403b46:	4675      	mov	r5, lr
  403b48:	2a08      	cmp	r2, #8
  403b4a:	d10b      	bne.n	403b64 <_printf_i+0x120>
  403b4c:	6823      	ldr	r3, [r4, #0]
  403b4e:	07da      	lsls	r2, r3, #31
  403b50:	d508      	bpl.n	403b64 <_printf_i+0x120>
  403b52:	6923      	ldr	r3, [r4, #16]
  403b54:	6862      	ldr	r2, [r4, #4]
  403b56:	429a      	cmp	r2, r3
  403b58:	bfde      	ittt	le
  403b5a:	2330      	movle	r3, #48	; 0x30
  403b5c:	f805 3c01 	strble.w	r3, [r5, #-1]
  403b60:	f105 35ff 	addle.w	r5, r5, #4294967295
  403b64:	ebae 0305 	sub.w	r3, lr, r5
  403b68:	6123      	str	r3, [r4, #16]
  403b6a:	f8cd 8000 	str.w	r8, [sp]
  403b6e:	463b      	mov	r3, r7
  403b70:	aa03      	add	r2, sp, #12
  403b72:	4621      	mov	r1, r4
  403b74:	4630      	mov	r0, r6
  403b76:	f7ff feef 	bl	403958 <_printf_common>
  403b7a:	3001      	adds	r0, #1
  403b7c:	d155      	bne.n	403c2a <_printf_i+0x1e6>
  403b7e:	f04f 30ff 	mov.w	r0, #4294967295
  403b82:	b005      	add	sp, #20
  403b84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403b88:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  403b8c:	493c      	ldr	r1, [pc, #240]	; (403c80 <_printf_i+0x23c>)
  403b8e:	6822      	ldr	r2, [r4, #0]
  403b90:	6818      	ldr	r0, [r3, #0]
  403b92:	f012 0f80 	tst.w	r2, #128	; 0x80
  403b96:	f100 0504 	add.w	r5, r0, #4
  403b9a:	601d      	str	r5, [r3, #0]
  403b9c:	d001      	beq.n	403ba2 <_printf_i+0x15e>
  403b9e:	6803      	ldr	r3, [r0, #0]
  403ba0:	e002      	b.n	403ba8 <_printf_i+0x164>
  403ba2:	0655      	lsls	r5, r2, #25
  403ba4:	d5fb      	bpl.n	403b9e <_printf_i+0x15a>
  403ba6:	8803      	ldrh	r3, [r0, #0]
  403ba8:	07d0      	lsls	r0, r2, #31
  403baa:	bf44      	itt	mi
  403bac:	f042 0220 	orrmi.w	r2, r2, #32
  403bb0:	6022      	strmi	r2, [r4, #0]
  403bb2:	b91b      	cbnz	r3, 403bbc <_printf_i+0x178>
  403bb4:	6822      	ldr	r2, [r4, #0]
  403bb6:	f022 0220 	bic.w	r2, r2, #32
  403bba:	6022      	str	r2, [r4, #0]
  403bbc:	2210      	movs	r2, #16
  403bbe:	e7b1      	b.n	403b24 <_printf_i+0xe0>
  403bc0:	4675      	mov	r5, lr
  403bc2:	fbb3 f0f2 	udiv	r0, r3, r2
  403bc6:	fb02 3310 	mls	r3, r2, r0, r3
  403bca:	5ccb      	ldrb	r3, [r1, r3]
  403bcc:	f805 3d01 	strb.w	r3, [r5, #-1]!
  403bd0:	4603      	mov	r3, r0
  403bd2:	2800      	cmp	r0, #0
  403bd4:	d1f5      	bne.n	403bc2 <_printf_i+0x17e>
  403bd6:	e7b7      	b.n	403b48 <_printf_i+0x104>
  403bd8:	6808      	ldr	r0, [r1, #0]
  403bda:	681a      	ldr	r2, [r3, #0]
  403bdc:	6949      	ldr	r1, [r1, #20]
  403bde:	f010 0f80 	tst.w	r0, #128	; 0x80
  403be2:	d004      	beq.n	403bee <_printf_i+0x1aa>
  403be4:	1d10      	adds	r0, r2, #4
  403be6:	6018      	str	r0, [r3, #0]
  403be8:	6813      	ldr	r3, [r2, #0]
  403bea:	6019      	str	r1, [r3, #0]
  403bec:	e007      	b.n	403bfe <_printf_i+0x1ba>
  403bee:	f010 0f40 	tst.w	r0, #64	; 0x40
  403bf2:	f102 0004 	add.w	r0, r2, #4
  403bf6:	6018      	str	r0, [r3, #0]
  403bf8:	6813      	ldr	r3, [r2, #0]
  403bfa:	d0f6      	beq.n	403bea <_printf_i+0x1a6>
  403bfc:	8019      	strh	r1, [r3, #0]
  403bfe:	2300      	movs	r3, #0
  403c00:	6123      	str	r3, [r4, #16]
  403c02:	4675      	mov	r5, lr
  403c04:	e7b1      	b.n	403b6a <_printf_i+0x126>
  403c06:	681a      	ldr	r2, [r3, #0]
  403c08:	1d11      	adds	r1, r2, #4
  403c0a:	6019      	str	r1, [r3, #0]
  403c0c:	6815      	ldr	r5, [r2, #0]
  403c0e:	6862      	ldr	r2, [r4, #4]
  403c10:	2100      	movs	r1, #0
  403c12:	4628      	mov	r0, r5
  403c14:	f001 f964 	bl	404ee0 <memchr>
  403c18:	b108      	cbz	r0, 403c1e <_printf_i+0x1da>
  403c1a:	1b40      	subs	r0, r0, r5
  403c1c:	6060      	str	r0, [r4, #4]
  403c1e:	6863      	ldr	r3, [r4, #4]
  403c20:	6123      	str	r3, [r4, #16]
  403c22:	2300      	movs	r3, #0
  403c24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403c28:	e79f      	b.n	403b6a <_printf_i+0x126>
  403c2a:	6923      	ldr	r3, [r4, #16]
  403c2c:	462a      	mov	r2, r5
  403c2e:	4639      	mov	r1, r7
  403c30:	4630      	mov	r0, r6
  403c32:	47c0      	blx	r8
  403c34:	3001      	adds	r0, #1
  403c36:	d0a2      	beq.n	403b7e <_printf_i+0x13a>
  403c38:	6823      	ldr	r3, [r4, #0]
  403c3a:	079b      	lsls	r3, r3, #30
  403c3c:	d507      	bpl.n	403c4e <_printf_i+0x20a>
  403c3e:	2500      	movs	r5, #0
  403c40:	f104 0919 	add.w	r9, r4, #25
  403c44:	68e3      	ldr	r3, [r4, #12]
  403c46:	9a03      	ldr	r2, [sp, #12]
  403c48:	1a9b      	subs	r3, r3, r2
  403c4a:	429d      	cmp	r5, r3
  403c4c:	db05      	blt.n	403c5a <_printf_i+0x216>
  403c4e:	68e0      	ldr	r0, [r4, #12]
  403c50:	9b03      	ldr	r3, [sp, #12]
  403c52:	4298      	cmp	r0, r3
  403c54:	bfb8      	it	lt
  403c56:	4618      	movlt	r0, r3
  403c58:	e793      	b.n	403b82 <_printf_i+0x13e>
  403c5a:	2301      	movs	r3, #1
  403c5c:	464a      	mov	r2, r9
  403c5e:	4639      	mov	r1, r7
  403c60:	4630      	mov	r0, r6
  403c62:	47c0      	blx	r8
  403c64:	3001      	adds	r0, #1
  403c66:	d08a      	beq.n	403b7e <_printf_i+0x13a>
  403c68:	3501      	adds	r5, #1
  403c6a:	e7eb      	b.n	403c44 <_printf_i+0x200>
  403c6c:	2b00      	cmp	r3, #0
  403c6e:	d1a7      	bne.n	403bc0 <_printf_i+0x17c>
  403c70:	780b      	ldrb	r3, [r1, #0]
  403c72:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403c76:	f104 0542 	add.w	r5, r4, #66	; 0x42
  403c7a:	e765      	b.n	403b48 <_printf_i+0x104>
  403c7c:	0040610f 	.word	0x0040610f
  403c80:	004060fe 	.word	0x004060fe

00403c84 <iprintf>:
  403c84:	b40f      	push	{r0, r1, r2, r3}
  403c86:	4b0a      	ldr	r3, [pc, #40]	; (403cb0 <iprintf+0x2c>)
  403c88:	b513      	push	{r0, r1, r4, lr}
  403c8a:	681c      	ldr	r4, [r3, #0]
  403c8c:	b124      	cbz	r4, 403c98 <iprintf+0x14>
  403c8e:	69a3      	ldr	r3, [r4, #24]
  403c90:	b913      	cbnz	r3, 403c98 <iprintf+0x14>
  403c92:	4620      	mov	r0, r4
  403c94:	f001 f81c 	bl	404cd0 <__sinit>
  403c98:	ab05      	add	r3, sp, #20
  403c9a:	9a04      	ldr	r2, [sp, #16]
  403c9c:	68a1      	ldr	r1, [r4, #8]
  403c9e:	9301      	str	r3, [sp, #4]
  403ca0:	4620      	mov	r0, r4
  403ca2:	f001 fd1f 	bl	4056e4 <_vfiprintf_r>
  403ca6:	b002      	add	sp, #8
  403ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403cac:	b004      	add	sp, #16
  403cae:	4770      	bx	lr
  403cb0:	20400048 	.word	0x20400048

00403cb4 <setbuf>:
  403cb4:	2900      	cmp	r1, #0
  403cb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403cba:	bf0c      	ite	eq
  403cbc:	2202      	moveq	r2, #2
  403cbe:	2200      	movne	r2, #0
  403cc0:	f000 b800 	b.w	403cc4 <setvbuf>

00403cc4 <setvbuf>:
  403cc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  403cc8:	461d      	mov	r5, r3
  403cca:	4b51      	ldr	r3, [pc, #324]	; (403e10 <setvbuf+0x14c>)
  403ccc:	681e      	ldr	r6, [r3, #0]
  403cce:	4604      	mov	r4, r0
  403cd0:	460f      	mov	r7, r1
  403cd2:	4690      	mov	r8, r2
  403cd4:	b126      	cbz	r6, 403ce0 <setvbuf+0x1c>
  403cd6:	69b3      	ldr	r3, [r6, #24]
  403cd8:	b913      	cbnz	r3, 403ce0 <setvbuf+0x1c>
  403cda:	4630      	mov	r0, r6
  403cdc:	f000 fff8 	bl	404cd0 <__sinit>
  403ce0:	4b4c      	ldr	r3, [pc, #304]	; (403e14 <setvbuf+0x150>)
  403ce2:	429c      	cmp	r4, r3
  403ce4:	d152      	bne.n	403d8c <setvbuf+0xc8>
  403ce6:	6874      	ldr	r4, [r6, #4]
  403ce8:	f1b8 0f02 	cmp.w	r8, #2
  403cec:	d006      	beq.n	403cfc <setvbuf+0x38>
  403cee:	f1b8 0f01 	cmp.w	r8, #1
  403cf2:	f200 8089 	bhi.w	403e08 <setvbuf+0x144>
  403cf6:	2d00      	cmp	r5, #0
  403cf8:	f2c0 8086 	blt.w	403e08 <setvbuf+0x144>
  403cfc:	4621      	mov	r1, r4
  403cfe:	4630      	mov	r0, r6
  403d00:	f000 ff7c 	bl	404bfc <_fflush_r>
  403d04:	6b61      	ldr	r1, [r4, #52]	; 0x34
  403d06:	b141      	cbz	r1, 403d1a <setvbuf+0x56>
  403d08:	f104 0344 	add.w	r3, r4, #68	; 0x44
  403d0c:	4299      	cmp	r1, r3
  403d0e:	d002      	beq.n	403d16 <setvbuf+0x52>
  403d10:	4630      	mov	r0, r6
  403d12:	f001 fc13 	bl	40553c <_free_r>
  403d16:	2300      	movs	r3, #0
  403d18:	6363      	str	r3, [r4, #52]	; 0x34
  403d1a:	2300      	movs	r3, #0
  403d1c:	61a3      	str	r3, [r4, #24]
  403d1e:	6063      	str	r3, [r4, #4]
  403d20:	89a3      	ldrh	r3, [r4, #12]
  403d22:	061b      	lsls	r3, r3, #24
  403d24:	d503      	bpl.n	403d2e <setvbuf+0x6a>
  403d26:	6921      	ldr	r1, [r4, #16]
  403d28:	4630      	mov	r0, r6
  403d2a:	f001 fc07 	bl	40553c <_free_r>
  403d2e:	89a3      	ldrh	r3, [r4, #12]
  403d30:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403d34:	f023 0303 	bic.w	r3, r3, #3
  403d38:	f1b8 0f02 	cmp.w	r8, #2
  403d3c:	81a3      	strh	r3, [r4, #12]
  403d3e:	d05d      	beq.n	403dfc <setvbuf+0x138>
  403d40:	ab01      	add	r3, sp, #4
  403d42:	466a      	mov	r2, sp
  403d44:	4621      	mov	r1, r4
  403d46:	4630      	mov	r0, r6
  403d48:	f001 f85a 	bl	404e00 <__swhatbuf_r>
  403d4c:	89a3      	ldrh	r3, [r4, #12]
  403d4e:	4318      	orrs	r0, r3
  403d50:	81a0      	strh	r0, [r4, #12]
  403d52:	bb2d      	cbnz	r5, 403da0 <setvbuf+0xdc>
  403d54:	9d00      	ldr	r5, [sp, #0]
  403d56:	4628      	mov	r0, r5
  403d58:	f001 f8b6 	bl	404ec8 <malloc>
  403d5c:	4607      	mov	r7, r0
  403d5e:	2800      	cmp	r0, #0
  403d60:	d14e      	bne.n	403e00 <setvbuf+0x13c>
  403d62:	f8dd 9000 	ldr.w	r9, [sp]
  403d66:	45a9      	cmp	r9, r5
  403d68:	d13c      	bne.n	403de4 <setvbuf+0x120>
  403d6a:	f04f 30ff 	mov.w	r0, #4294967295
  403d6e:	89a3      	ldrh	r3, [r4, #12]
  403d70:	f043 0302 	orr.w	r3, r3, #2
  403d74:	81a3      	strh	r3, [r4, #12]
  403d76:	2300      	movs	r3, #0
  403d78:	60a3      	str	r3, [r4, #8]
  403d7a:	f104 0347 	add.w	r3, r4, #71	; 0x47
  403d7e:	6023      	str	r3, [r4, #0]
  403d80:	6123      	str	r3, [r4, #16]
  403d82:	2301      	movs	r3, #1
  403d84:	6163      	str	r3, [r4, #20]
  403d86:	b003      	add	sp, #12
  403d88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403d8c:	4b22      	ldr	r3, [pc, #136]	; (403e18 <setvbuf+0x154>)
  403d8e:	429c      	cmp	r4, r3
  403d90:	d101      	bne.n	403d96 <setvbuf+0xd2>
  403d92:	68b4      	ldr	r4, [r6, #8]
  403d94:	e7a8      	b.n	403ce8 <setvbuf+0x24>
  403d96:	4b21      	ldr	r3, [pc, #132]	; (403e1c <setvbuf+0x158>)
  403d98:	429c      	cmp	r4, r3
  403d9a:	bf08      	it	eq
  403d9c:	68f4      	ldreq	r4, [r6, #12]
  403d9e:	e7a3      	b.n	403ce8 <setvbuf+0x24>
  403da0:	2f00      	cmp	r7, #0
  403da2:	d0d8      	beq.n	403d56 <setvbuf+0x92>
  403da4:	69b3      	ldr	r3, [r6, #24]
  403da6:	b913      	cbnz	r3, 403dae <setvbuf+0xea>
  403da8:	4630      	mov	r0, r6
  403daa:	f000 ff91 	bl	404cd0 <__sinit>
  403dae:	f1b8 0f01 	cmp.w	r8, #1
  403db2:	bf08      	it	eq
  403db4:	89a3      	ldrheq	r3, [r4, #12]
  403db6:	6027      	str	r7, [r4, #0]
  403db8:	bf04      	itt	eq
  403dba:	f043 0301 	orreq.w	r3, r3, #1
  403dbe:	81a3      	strheq	r3, [r4, #12]
  403dc0:	89a3      	ldrh	r3, [r4, #12]
  403dc2:	6127      	str	r7, [r4, #16]
  403dc4:	f013 0008 	ands.w	r0, r3, #8
  403dc8:	6165      	str	r5, [r4, #20]
  403dca:	d01b      	beq.n	403e04 <setvbuf+0x140>
  403dcc:	f013 0001 	ands.w	r0, r3, #1
  403dd0:	bf18      	it	ne
  403dd2:	426d      	negne	r5, r5
  403dd4:	f04f 0300 	mov.w	r3, #0
  403dd8:	bf1d      	ittte	ne
  403dda:	60a3      	strne	r3, [r4, #8]
  403ddc:	61a5      	strne	r5, [r4, #24]
  403dde:	4618      	movne	r0, r3
  403de0:	60a5      	streq	r5, [r4, #8]
  403de2:	e7d0      	b.n	403d86 <setvbuf+0xc2>
  403de4:	4648      	mov	r0, r9
  403de6:	f001 f86f 	bl	404ec8 <malloc>
  403dea:	4607      	mov	r7, r0
  403dec:	2800      	cmp	r0, #0
  403dee:	d0bc      	beq.n	403d6a <setvbuf+0xa6>
  403df0:	89a3      	ldrh	r3, [r4, #12]
  403df2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403df6:	81a3      	strh	r3, [r4, #12]
  403df8:	464d      	mov	r5, r9
  403dfa:	e7d3      	b.n	403da4 <setvbuf+0xe0>
  403dfc:	2000      	movs	r0, #0
  403dfe:	e7b6      	b.n	403d6e <setvbuf+0xaa>
  403e00:	46a9      	mov	r9, r5
  403e02:	e7f5      	b.n	403df0 <setvbuf+0x12c>
  403e04:	60a0      	str	r0, [r4, #8]
  403e06:	e7be      	b.n	403d86 <setvbuf+0xc2>
  403e08:	f04f 30ff 	mov.w	r0, #4294967295
  403e0c:	e7bb      	b.n	403d86 <setvbuf+0xc2>
  403e0e:	bf00      	nop
  403e10:	20400048 	.word	0x20400048
  403e14:	00406150 	.word	0x00406150
  403e18:	00406170 	.word	0x00406170
  403e1c:	00406130 	.word	0x00406130

00403e20 <strlen>:
  403e20:	4603      	mov	r3, r0
  403e22:	f813 2b01 	ldrb.w	r2, [r3], #1
  403e26:	2a00      	cmp	r2, #0
  403e28:	d1fb      	bne.n	403e22 <strlen+0x2>
  403e2a:	1a18      	subs	r0, r3, r0
  403e2c:	3801      	subs	r0, #1
  403e2e:	4770      	bx	lr

00403e30 <quorem>:
  403e30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e34:	6903      	ldr	r3, [r0, #16]
  403e36:	690c      	ldr	r4, [r1, #16]
  403e38:	429c      	cmp	r4, r3
  403e3a:	4680      	mov	r8, r0
  403e3c:	f300 8082 	bgt.w	403f44 <quorem+0x114>
  403e40:	3c01      	subs	r4, #1
  403e42:	f101 0714 	add.w	r7, r1, #20
  403e46:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  403e4a:	f100 0614 	add.w	r6, r0, #20
  403e4e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  403e52:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  403e56:	eb06 030e 	add.w	r3, r6, lr
  403e5a:	3501      	adds	r5, #1
  403e5c:	eb07 090e 	add.w	r9, r7, lr
  403e60:	9301      	str	r3, [sp, #4]
  403e62:	fbb0 f5f5 	udiv	r5, r0, r5
  403e66:	b395      	cbz	r5, 403ece <quorem+0x9e>
  403e68:	f04f 0a00 	mov.w	sl, #0
  403e6c:	4638      	mov	r0, r7
  403e6e:	46b4      	mov	ip, r6
  403e70:	46d3      	mov	fp, sl
  403e72:	f850 2b04 	ldr.w	r2, [r0], #4
  403e76:	b293      	uxth	r3, r2
  403e78:	fb05 a303 	mla	r3, r5, r3, sl
  403e7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  403e80:	b29b      	uxth	r3, r3
  403e82:	ebab 0303 	sub.w	r3, fp, r3
  403e86:	0c12      	lsrs	r2, r2, #16
  403e88:	f8bc b000 	ldrh.w	fp, [ip]
  403e8c:	fb05 a202 	mla	r2, r5, r2, sl
  403e90:	fa13 f38b 	uxtah	r3, r3, fp
  403e94:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  403e98:	fa1f fb82 	uxth.w	fp, r2
  403e9c:	f8dc 2000 	ldr.w	r2, [ip]
  403ea0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  403ea4:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403ea8:	b29b      	uxth	r3, r3
  403eaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403eae:	4581      	cmp	r9, r0
  403eb0:	ea4f 4b22 	mov.w	fp, r2, asr #16
  403eb4:	f84c 3b04 	str.w	r3, [ip], #4
  403eb8:	d2db      	bcs.n	403e72 <quorem+0x42>
  403eba:	f856 300e 	ldr.w	r3, [r6, lr]
  403ebe:	b933      	cbnz	r3, 403ece <quorem+0x9e>
  403ec0:	9b01      	ldr	r3, [sp, #4]
  403ec2:	3b04      	subs	r3, #4
  403ec4:	429e      	cmp	r6, r3
  403ec6:	461a      	mov	r2, r3
  403ec8:	d330      	bcc.n	403f2c <quorem+0xfc>
  403eca:	f8c8 4010 	str.w	r4, [r8, #16]
  403ece:	4640      	mov	r0, r8
  403ed0:	f001 fa5f 	bl	405392 <__mcmp>
  403ed4:	2800      	cmp	r0, #0
  403ed6:	db25      	blt.n	403f24 <quorem+0xf4>
  403ed8:	3501      	adds	r5, #1
  403eda:	4630      	mov	r0, r6
  403edc:	f04f 0e00 	mov.w	lr, #0
  403ee0:	f857 2b04 	ldr.w	r2, [r7], #4
  403ee4:	f8d0 c000 	ldr.w	ip, [r0]
  403ee8:	b293      	uxth	r3, r2
  403eea:	ebae 0303 	sub.w	r3, lr, r3
  403eee:	0c12      	lsrs	r2, r2, #16
  403ef0:	fa13 f38c 	uxtah	r3, r3, ip
  403ef4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  403ef8:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403efc:	b29b      	uxth	r3, r3
  403efe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403f02:	45b9      	cmp	r9, r7
  403f04:	ea4f 4e22 	mov.w	lr, r2, asr #16
  403f08:	f840 3b04 	str.w	r3, [r0], #4
  403f0c:	d2e8      	bcs.n	403ee0 <quorem+0xb0>
  403f0e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  403f12:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  403f16:	b92a      	cbnz	r2, 403f24 <quorem+0xf4>
  403f18:	3b04      	subs	r3, #4
  403f1a:	429e      	cmp	r6, r3
  403f1c:	461a      	mov	r2, r3
  403f1e:	d30b      	bcc.n	403f38 <quorem+0x108>
  403f20:	f8c8 4010 	str.w	r4, [r8, #16]
  403f24:	4628      	mov	r0, r5
  403f26:	b003      	add	sp, #12
  403f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f2c:	6812      	ldr	r2, [r2, #0]
  403f2e:	3b04      	subs	r3, #4
  403f30:	2a00      	cmp	r2, #0
  403f32:	d1ca      	bne.n	403eca <quorem+0x9a>
  403f34:	3c01      	subs	r4, #1
  403f36:	e7c5      	b.n	403ec4 <quorem+0x94>
  403f38:	6812      	ldr	r2, [r2, #0]
  403f3a:	3b04      	subs	r3, #4
  403f3c:	2a00      	cmp	r2, #0
  403f3e:	d1ef      	bne.n	403f20 <quorem+0xf0>
  403f40:	3c01      	subs	r4, #1
  403f42:	e7ea      	b.n	403f1a <quorem+0xea>
  403f44:	2000      	movs	r0, #0
  403f46:	e7ee      	b.n	403f26 <quorem+0xf6>

00403f48 <_dtoa_r>:
  403f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f4c:	6a46      	ldr	r6, [r0, #36]	; 0x24
  403f4e:	b095      	sub	sp, #84	; 0x54
  403f50:	4604      	mov	r4, r0
  403f52:	9d21      	ldr	r5, [sp, #132]	; 0x84
  403f54:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403f58:	b93e      	cbnz	r6, 403f6a <_dtoa_r+0x22>
  403f5a:	2010      	movs	r0, #16
  403f5c:	f000 ffb4 	bl	404ec8 <malloc>
  403f60:	6260      	str	r0, [r4, #36]	; 0x24
  403f62:	6046      	str	r6, [r0, #4]
  403f64:	6086      	str	r6, [r0, #8]
  403f66:	6006      	str	r6, [r0, #0]
  403f68:	60c6      	str	r6, [r0, #12]
  403f6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403f6c:	6819      	ldr	r1, [r3, #0]
  403f6e:	b151      	cbz	r1, 403f86 <_dtoa_r+0x3e>
  403f70:	685a      	ldr	r2, [r3, #4]
  403f72:	604a      	str	r2, [r1, #4]
  403f74:	2301      	movs	r3, #1
  403f76:	4093      	lsls	r3, r2
  403f78:	608b      	str	r3, [r1, #8]
  403f7a:	4620      	mov	r0, r4
  403f7c:	f001 f834 	bl	404fe8 <_Bfree>
  403f80:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403f82:	2200      	movs	r2, #0
  403f84:	601a      	str	r2, [r3, #0]
  403f86:	9b03      	ldr	r3, [sp, #12]
  403f88:	2b00      	cmp	r3, #0
  403f8a:	bfbf      	itttt	lt
  403f8c:	2301      	movlt	r3, #1
  403f8e:	602b      	strlt	r3, [r5, #0]
  403f90:	9b03      	ldrlt	r3, [sp, #12]
  403f92:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  403f96:	bfb2      	itee	lt
  403f98:	9303      	strlt	r3, [sp, #12]
  403f9a:	2300      	movge	r3, #0
  403f9c:	602b      	strge	r3, [r5, #0]
  403f9e:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403fa2:	4ba9      	ldr	r3, [pc, #676]	; (404248 <_dtoa_r+0x300>)
  403fa4:	ea33 0309 	bics.w	r3, r3, r9
  403fa8:	d11b      	bne.n	403fe2 <_dtoa_r+0x9a>
  403faa:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403fac:	f242 730f 	movw	r3, #9999	; 0x270f
  403fb0:	6013      	str	r3, [r2, #0]
  403fb2:	9b02      	ldr	r3, [sp, #8]
  403fb4:	b923      	cbnz	r3, 403fc0 <_dtoa_r+0x78>
  403fb6:	f3c9 0013 	ubfx	r0, r9, #0, #20
  403fba:	2800      	cmp	r0, #0
  403fbc:	f000 8581 	beq.w	404ac2 <_dtoa_r+0xb7a>
  403fc0:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403fc2:	b953      	cbnz	r3, 403fda <_dtoa_r+0x92>
  403fc4:	4ba1      	ldr	r3, [pc, #644]	; (40424c <_dtoa_r+0x304>)
  403fc6:	e021      	b.n	40400c <_dtoa_r+0xc4>
  403fc8:	4ba1      	ldr	r3, [pc, #644]	; (404250 <_dtoa_r+0x308>)
  403fca:	9306      	str	r3, [sp, #24]
  403fcc:	3308      	adds	r3, #8
  403fce:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403fd0:	6013      	str	r3, [r2, #0]
  403fd2:	9806      	ldr	r0, [sp, #24]
  403fd4:	b015      	add	sp, #84	; 0x54
  403fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fda:	4b9c      	ldr	r3, [pc, #624]	; (40424c <_dtoa_r+0x304>)
  403fdc:	9306      	str	r3, [sp, #24]
  403fde:	3303      	adds	r3, #3
  403fe0:	e7f5      	b.n	403fce <_dtoa_r+0x86>
  403fe2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403fe6:	2200      	movs	r2, #0
  403fe8:	2300      	movs	r3, #0
  403fea:	4630      	mov	r0, r6
  403fec:	4639      	mov	r1, r7
  403fee:	f7ff f943 	bl	403278 <__aeabi_dcmpeq>
  403ff2:	4680      	mov	r8, r0
  403ff4:	b160      	cbz	r0, 404010 <_dtoa_r+0xc8>
  403ff6:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403ff8:	2301      	movs	r3, #1
  403ffa:	6013      	str	r3, [r2, #0]
  403ffc:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403ffe:	2b00      	cmp	r3, #0
  404000:	f000 855c 	beq.w	404abc <_dtoa_r+0xb74>
  404004:	4b93      	ldr	r3, [pc, #588]	; (404254 <_dtoa_r+0x30c>)
  404006:	9a22      	ldr	r2, [sp, #136]	; 0x88
  404008:	6013      	str	r3, [r2, #0]
  40400a:	3b01      	subs	r3, #1
  40400c:	9306      	str	r3, [sp, #24]
  40400e:	e7e0      	b.n	403fd2 <_dtoa_r+0x8a>
  404010:	ab12      	add	r3, sp, #72	; 0x48
  404012:	9301      	str	r3, [sp, #4]
  404014:	ab13      	add	r3, sp, #76	; 0x4c
  404016:	9300      	str	r3, [sp, #0]
  404018:	4632      	mov	r2, r6
  40401a:	463b      	mov	r3, r7
  40401c:	4620      	mov	r0, r4
  40401e:	f001 fa30 	bl	405482 <__d2b>
  404022:	f3c9 550a 	ubfx	r5, r9, #20, #11
  404026:	4682      	mov	sl, r0
  404028:	2d00      	cmp	r5, #0
  40402a:	d07c      	beq.n	404126 <_dtoa_r+0x1de>
  40402c:	f3c7 0313 	ubfx	r3, r7, #0, #20
  404030:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  404034:	4630      	mov	r0, r6
  404036:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40403a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40403e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  404042:	2200      	movs	r2, #0
  404044:	4b84      	ldr	r3, [pc, #528]	; (404258 <_dtoa_r+0x310>)
  404046:	f7fe fcfb 	bl	402a40 <__aeabi_dsub>
  40404a:	a379      	add	r3, pc, #484	; (adr r3, 404230 <_dtoa_r+0x2e8>)
  40404c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404050:	f7fe feaa 	bl	402da8 <__aeabi_dmul>
  404054:	a378      	add	r3, pc, #480	; (adr r3, 404238 <_dtoa_r+0x2f0>)
  404056:	e9d3 2300 	ldrd	r2, r3, [r3]
  40405a:	f7fe fcf3 	bl	402a44 <__adddf3>
  40405e:	4606      	mov	r6, r0
  404060:	4628      	mov	r0, r5
  404062:	460f      	mov	r7, r1
  404064:	f7fe fe3a 	bl	402cdc <__aeabi_i2d>
  404068:	a375      	add	r3, pc, #468	; (adr r3, 404240 <_dtoa_r+0x2f8>)
  40406a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40406e:	f7fe fe9b 	bl	402da8 <__aeabi_dmul>
  404072:	4602      	mov	r2, r0
  404074:	460b      	mov	r3, r1
  404076:	4630      	mov	r0, r6
  404078:	4639      	mov	r1, r7
  40407a:	f7fe fce3 	bl	402a44 <__adddf3>
  40407e:	4606      	mov	r6, r0
  404080:	460f      	mov	r7, r1
  404082:	f7ff f941 	bl	403308 <__aeabi_d2iz>
  404086:	2200      	movs	r2, #0
  404088:	4683      	mov	fp, r0
  40408a:	2300      	movs	r3, #0
  40408c:	4630      	mov	r0, r6
  40408e:	4639      	mov	r1, r7
  404090:	f7ff f8fc 	bl	40328c <__aeabi_dcmplt>
  404094:	b158      	cbz	r0, 4040ae <_dtoa_r+0x166>
  404096:	4658      	mov	r0, fp
  404098:	f7fe fe20 	bl	402cdc <__aeabi_i2d>
  40409c:	4602      	mov	r2, r0
  40409e:	460b      	mov	r3, r1
  4040a0:	4630      	mov	r0, r6
  4040a2:	4639      	mov	r1, r7
  4040a4:	f7ff f8e8 	bl	403278 <__aeabi_dcmpeq>
  4040a8:	b908      	cbnz	r0, 4040ae <_dtoa_r+0x166>
  4040aa:	f10b 3bff 	add.w	fp, fp, #4294967295
  4040ae:	f1bb 0f16 	cmp.w	fp, #22
  4040b2:	d857      	bhi.n	404164 <_dtoa_r+0x21c>
  4040b4:	4969      	ldr	r1, [pc, #420]	; (40425c <_dtoa_r+0x314>)
  4040b6:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  4040ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4040be:	e9d1 0100 	ldrd	r0, r1, [r1]
  4040c2:	f7ff f901 	bl	4032c8 <__aeabi_dcmpgt>
  4040c6:	2800      	cmp	r0, #0
  4040c8:	d04e      	beq.n	404168 <_dtoa_r+0x220>
  4040ca:	f10b 3bff 	add.w	fp, fp, #4294967295
  4040ce:	2300      	movs	r3, #0
  4040d0:	930d      	str	r3, [sp, #52]	; 0x34
  4040d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4040d4:	1b5d      	subs	r5, r3, r5
  4040d6:	1e6b      	subs	r3, r5, #1
  4040d8:	9307      	str	r3, [sp, #28]
  4040da:	bf43      	ittte	mi
  4040dc:	2300      	movmi	r3, #0
  4040de:	f1c5 0801 	rsbmi	r8, r5, #1
  4040e2:	9307      	strmi	r3, [sp, #28]
  4040e4:	f04f 0800 	movpl.w	r8, #0
  4040e8:	f1bb 0f00 	cmp.w	fp, #0
  4040ec:	db3e      	blt.n	40416c <_dtoa_r+0x224>
  4040ee:	9b07      	ldr	r3, [sp, #28]
  4040f0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  4040f4:	445b      	add	r3, fp
  4040f6:	9307      	str	r3, [sp, #28]
  4040f8:	2300      	movs	r3, #0
  4040fa:	9308      	str	r3, [sp, #32]
  4040fc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4040fe:	2b09      	cmp	r3, #9
  404100:	f200 80b0 	bhi.w	404264 <_dtoa_r+0x31c>
  404104:	2b05      	cmp	r3, #5
  404106:	bfc4      	itt	gt
  404108:	3b04      	subgt	r3, #4
  40410a:	931e      	strgt	r3, [sp, #120]	; 0x78
  40410c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40410e:	f1a3 0302 	sub.w	r3, r3, #2
  404112:	bfcc      	ite	gt
  404114:	2600      	movgt	r6, #0
  404116:	2601      	movle	r6, #1
  404118:	2b03      	cmp	r3, #3
  40411a:	f200 80af 	bhi.w	40427c <_dtoa_r+0x334>
  40411e:	e8df f003 	tbb	[pc, r3]
  404122:	8583      	.short	0x8583
  404124:	772d      	.short	0x772d
  404126:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404128:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40412a:	441d      	add	r5, r3
  40412c:	f205 4332 	addw	r3, r5, #1074	; 0x432
  404130:	2b20      	cmp	r3, #32
  404132:	dd11      	ble.n	404158 <_dtoa_r+0x210>
  404134:	9a02      	ldr	r2, [sp, #8]
  404136:	f205 4012 	addw	r0, r5, #1042	; 0x412
  40413a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40413e:	fa22 f000 	lsr.w	r0, r2, r0
  404142:	fa09 f303 	lsl.w	r3, r9, r3
  404146:	4318      	orrs	r0, r3
  404148:	f7fe fdb8 	bl	402cbc <__aeabi_ui2d>
  40414c:	2301      	movs	r3, #1
  40414e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404152:	3d01      	subs	r5, #1
  404154:	9310      	str	r3, [sp, #64]	; 0x40
  404156:	e774      	b.n	404042 <_dtoa_r+0xfa>
  404158:	f1c3 0020 	rsb	r0, r3, #32
  40415c:	9b02      	ldr	r3, [sp, #8]
  40415e:	fa03 f000 	lsl.w	r0, r3, r0
  404162:	e7f1      	b.n	404148 <_dtoa_r+0x200>
  404164:	2301      	movs	r3, #1
  404166:	e7b3      	b.n	4040d0 <_dtoa_r+0x188>
  404168:	900d      	str	r0, [sp, #52]	; 0x34
  40416a:	e7b2      	b.n	4040d2 <_dtoa_r+0x18a>
  40416c:	f1cb 0300 	rsb	r3, fp, #0
  404170:	9308      	str	r3, [sp, #32]
  404172:	2300      	movs	r3, #0
  404174:	eba8 080b 	sub.w	r8, r8, fp
  404178:	930c      	str	r3, [sp, #48]	; 0x30
  40417a:	e7bf      	b.n	4040fc <_dtoa_r+0x1b4>
  40417c:	2301      	movs	r3, #1
  40417e:	9309      	str	r3, [sp, #36]	; 0x24
  404180:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404182:	2b00      	cmp	r3, #0
  404184:	dd7d      	ble.n	404282 <_dtoa_r+0x33a>
  404186:	9304      	str	r3, [sp, #16]
  404188:	4699      	mov	r9, r3
  40418a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  40418c:	2200      	movs	r2, #0
  40418e:	606a      	str	r2, [r5, #4]
  404190:	2104      	movs	r1, #4
  404192:	f101 0214 	add.w	r2, r1, #20
  404196:	429a      	cmp	r2, r3
  404198:	d978      	bls.n	40428c <_dtoa_r+0x344>
  40419a:	6869      	ldr	r1, [r5, #4]
  40419c:	4620      	mov	r0, r4
  40419e:	f000 feef 	bl	404f80 <_Balloc>
  4041a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4041a4:	6028      	str	r0, [r5, #0]
  4041a6:	681b      	ldr	r3, [r3, #0]
  4041a8:	9306      	str	r3, [sp, #24]
  4041aa:	f1b9 0f0e 	cmp.w	r9, #14
  4041ae:	f200 80ee 	bhi.w	40438e <_dtoa_r+0x446>
  4041b2:	2e00      	cmp	r6, #0
  4041b4:	f000 80eb 	beq.w	40438e <_dtoa_r+0x446>
  4041b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4041bc:	f1bb 0f00 	cmp.w	fp, #0
  4041c0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4041c4:	dd77      	ble.n	4042b6 <_dtoa_r+0x36e>
  4041c6:	4a25      	ldr	r2, [pc, #148]	; (40425c <_dtoa_r+0x314>)
  4041c8:	f00b 030f 	and.w	r3, fp, #15
  4041cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4041d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041d4:	ea4f 162b 	mov.w	r6, fp, asr #4
  4041d8:	06f0      	lsls	r0, r6, #27
  4041da:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  4041de:	d55a      	bpl.n	404296 <_dtoa_r+0x34e>
  4041e0:	4b1f      	ldr	r3, [pc, #124]	; (404260 <_dtoa_r+0x318>)
  4041e2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4041e6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4041ea:	f7fe ff07 	bl	402ffc <__aeabi_ddiv>
  4041ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4041f2:	f006 060f 	and.w	r6, r6, #15
  4041f6:	2503      	movs	r5, #3
  4041f8:	4f19      	ldr	r7, [pc, #100]	; (404260 <_dtoa_r+0x318>)
  4041fa:	2e00      	cmp	r6, #0
  4041fc:	d14d      	bne.n	40429a <_dtoa_r+0x352>
  4041fe:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404202:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404206:	f7fe fef9 	bl	402ffc <__aeabi_ddiv>
  40420a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40420e:	e06c      	b.n	4042ea <_dtoa_r+0x3a2>
  404210:	2301      	movs	r3, #1
  404212:	9309      	str	r3, [sp, #36]	; 0x24
  404214:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404216:	445b      	add	r3, fp
  404218:	f103 0901 	add.w	r9, r3, #1
  40421c:	9304      	str	r3, [sp, #16]
  40421e:	464b      	mov	r3, r9
  404220:	2b01      	cmp	r3, #1
  404222:	bfb8      	it	lt
  404224:	2301      	movlt	r3, #1
  404226:	e7b0      	b.n	40418a <_dtoa_r+0x242>
  404228:	2300      	movs	r3, #0
  40422a:	e7a8      	b.n	40417e <_dtoa_r+0x236>
  40422c:	2300      	movs	r3, #0
  40422e:	e7f0      	b.n	404212 <_dtoa_r+0x2ca>
  404230:	636f4361 	.word	0x636f4361
  404234:	3fd287a7 	.word	0x3fd287a7
  404238:	8b60c8b3 	.word	0x8b60c8b3
  40423c:	3fc68a28 	.word	0x3fc68a28
  404240:	509f79fb 	.word	0x509f79fb
  404244:	3fd34413 	.word	0x3fd34413
  404248:	7ff00000 	.word	0x7ff00000
  40424c:	00406129 	.word	0x00406129
  404250:	00406120 	.word	0x00406120
  404254:	004060fd 	.word	0x004060fd
  404258:	3ff80000 	.word	0x3ff80000
  40425c:	004061b8 	.word	0x004061b8
  404260:	00406190 	.word	0x00406190
  404264:	2601      	movs	r6, #1
  404266:	2300      	movs	r3, #0
  404268:	931e      	str	r3, [sp, #120]	; 0x78
  40426a:	9609      	str	r6, [sp, #36]	; 0x24
  40426c:	f04f 33ff 	mov.w	r3, #4294967295
  404270:	9304      	str	r3, [sp, #16]
  404272:	4699      	mov	r9, r3
  404274:	2200      	movs	r2, #0
  404276:	2312      	movs	r3, #18
  404278:	921f      	str	r2, [sp, #124]	; 0x7c
  40427a:	e786      	b.n	40418a <_dtoa_r+0x242>
  40427c:	2301      	movs	r3, #1
  40427e:	9309      	str	r3, [sp, #36]	; 0x24
  404280:	e7f4      	b.n	40426c <_dtoa_r+0x324>
  404282:	2301      	movs	r3, #1
  404284:	9304      	str	r3, [sp, #16]
  404286:	4699      	mov	r9, r3
  404288:	461a      	mov	r2, r3
  40428a:	e7f5      	b.n	404278 <_dtoa_r+0x330>
  40428c:	686a      	ldr	r2, [r5, #4]
  40428e:	3201      	adds	r2, #1
  404290:	606a      	str	r2, [r5, #4]
  404292:	0049      	lsls	r1, r1, #1
  404294:	e77d      	b.n	404192 <_dtoa_r+0x24a>
  404296:	2502      	movs	r5, #2
  404298:	e7ae      	b.n	4041f8 <_dtoa_r+0x2b0>
  40429a:	07f1      	lsls	r1, r6, #31
  40429c:	d508      	bpl.n	4042b0 <_dtoa_r+0x368>
  40429e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4042a2:	e9d7 2300 	ldrd	r2, r3, [r7]
  4042a6:	f7fe fd7f 	bl	402da8 <__aeabi_dmul>
  4042aa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4042ae:	3501      	adds	r5, #1
  4042b0:	1076      	asrs	r6, r6, #1
  4042b2:	3708      	adds	r7, #8
  4042b4:	e7a1      	b.n	4041fa <_dtoa_r+0x2b2>
  4042b6:	f000 80a5 	beq.w	404404 <_dtoa_r+0x4bc>
  4042ba:	f1cb 0600 	rsb	r6, fp, #0
  4042be:	4ba3      	ldr	r3, [pc, #652]	; (40454c <_dtoa_r+0x604>)
  4042c0:	4fa3      	ldr	r7, [pc, #652]	; (404550 <_dtoa_r+0x608>)
  4042c2:	f006 020f 	and.w	r2, r6, #15
  4042c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4042ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4042d2:	f7fe fd69 	bl	402da8 <__aeabi_dmul>
  4042d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4042da:	1136      	asrs	r6, r6, #4
  4042dc:	2300      	movs	r3, #0
  4042de:	2502      	movs	r5, #2
  4042e0:	2e00      	cmp	r6, #0
  4042e2:	f040 8084 	bne.w	4043ee <_dtoa_r+0x4a6>
  4042e6:	2b00      	cmp	r3, #0
  4042e8:	d18f      	bne.n	40420a <_dtoa_r+0x2c2>
  4042ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4042ec:	2b00      	cmp	r3, #0
  4042ee:	f000 808b 	beq.w	404408 <_dtoa_r+0x4c0>
  4042f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4042f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  4042fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4042fe:	2200      	movs	r2, #0
  404300:	4b94      	ldr	r3, [pc, #592]	; (404554 <_dtoa_r+0x60c>)
  404302:	f7fe ffc3 	bl	40328c <__aeabi_dcmplt>
  404306:	2800      	cmp	r0, #0
  404308:	d07e      	beq.n	404408 <_dtoa_r+0x4c0>
  40430a:	f1b9 0f00 	cmp.w	r9, #0
  40430e:	d07b      	beq.n	404408 <_dtoa_r+0x4c0>
  404310:	9b04      	ldr	r3, [sp, #16]
  404312:	2b00      	cmp	r3, #0
  404314:	dd37      	ble.n	404386 <_dtoa_r+0x43e>
  404316:	2200      	movs	r2, #0
  404318:	4b8f      	ldr	r3, [pc, #572]	; (404558 <_dtoa_r+0x610>)
  40431a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40431e:	f7fe fd43 	bl	402da8 <__aeabi_dmul>
  404322:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404326:	9e04      	ldr	r6, [sp, #16]
  404328:	f10b 37ff 	add.w	r7, fp, #4294967295
  40432c:	3501      	adds	r5, #1
  40432e:	4628      	mov	r0, r5
  404330:	f7fe fcd4 	bl	402cdc <__aeabi_i2d>
  404334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404338:	f7fe fd36 	bl	402da8 <__aeabi_dmul>
  40433c:	4b87      	ldr	r3, [pc, #540]	; (40455c <_dtoa_r+0x614>)
  40433e:	2200      	movs	r2, #0
  404340:	f7fe fb80 	bl	402a44 <__adddf3>
  404344:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404348:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40434a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  40434e:	950b      	str	r5, [sp, #44]	; 0x2c
  404350:	2e00      	cmp	r6, #0
  404352:	d15c      	bne.n	40440e <_dtoa_r+0x4c6>
  404354:	2200      	movs	r2, #0
  404356:	4b82      	ldr	r3, [pc, #520]	; (404560 <_dtoa_r+0x618>)
  404358:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40435c:	f7fe fb70 	bl	402a40 <__aeabi_dsub>
  404360:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404362:	462b      	mov	r3, r5
  404364:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404368:	f7fe ffae 	bl	4032c8 <__aeabi_dcmpgt>
  40436c:	2800      	cmp	r0, #0
  40436e:	f040 82f7 	bne.w	404960 <_dtoa_r+0xa18>
  404372:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404374:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404378:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40437c:	f7fe ff86 	bl	40328c <__aeabi_dcmplt>
  404380:	2800      	cmp	r0, #0
  404382:	f040 82eb 	bne.w	40495c <_dtoa_r+0xa14>
  404386:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40438a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40438e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404390:	2b00      	cmp	r3, #0
  404392:	f2c0 8151 	blt.w	404638 <_dtoa_r+0x6f0>
  404396:	f1bb 0f0e 	cmp.w	fp, #14
  40439a:	f300 814d 	bgt.w	404638 <_dtoa_r+0x6f0>
  40439e:	4b6b      	ldr	r3, [pc, #428]	; (40454c <_dtoa_r+0x604>)
  4043a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  4043a4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4043a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  4043ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4043ae:	2b00      	cmp	r3, #0
  4043b0:	f280 80da 	bge.w	404568 <_dtoa_r+0x620>
  4043b4:	f1b9 0f00 	cmp.w	r9, #0
  4043b8:	f300 80d6 	bgt.w	404568 <_dtoa_r+0x620>
  4043bc:	f040 82cd 	bne.w	40495a <_dtoa_r+0xa12>
  4043c0:	2200      	movs	r2, #0
  4043c2:	4b67      	ldr	r3, [pc, #412]	; (404560 <_dtoa_r+0x618>)
  4043c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4043c8:	f7fe fcee 	bl	402da8 <__aeabi_dmul>
  4043cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4043d0:	f7fe ff70 	bl	4032b4 <__aeabi_dcmpge>
  4043d4:	464e      	mov	r6, r9
  4043d6:	464f      	mov	r7, r9
  4043d8:	2800      	cmp	r0, #0
  4043da:	f040 82a4 	bne.w	404926 <_dtoa_r+0x9de>
  4043de:	9b06      	ldr	r3, [sp, #24]
  4043e0:	9a06      	ldr	r2, [sp, #24]
  4043e2:	1c5d      	adds	r5, r3, #1
  4043e4:	2331      	movs	r3, #49	; 0x31
  4043e6:	7013      	strb	r3, [r2, #0]
  4043e8:	f10b 0b01 	add.w	fp, fp, #1
  4043ec:	e29f      	b.n	40492e <_dtoa_r+0x9e6>
  4043ee:	07f2      	lsls	r2, r6, #31
  4043f0:	d505      	bpl.n	4043fe <_dtoa_r+0x4b6>
  4043f2:	e9d7 2300 	ldrd	r2, r3, [r7]
  4043f6:	f7fe fcd7 	bl	402da8 <__aeabi_dmul>
  4043fa:	3501      	adds	r5, #1
  4043fc:	2301      	movs	r3, #1
  4043fe:	1076      	asrs	r6, r6, #1
  404400:	3708      	adds	r7, #8
  404402:	e76d      	b.n	4042e0 <_dtoa_r+0x398>
  404404:	2502      	movs	r5, #2
  404406:	e770      	b.n	4042ea <_dtoa_r+0x3a2>
  404408:	465f      	mov	r7, fp
  40440a:	464e      	mov	r6, r9
  40440c:	e78f      	b.n	40432e <_dtoa_r+0x3e6>
  40440e:	9a06      	ldr	r2, [sp, #24]
  404410:	4b4e      	ldr	r3, [pc, #312]	; (40454c <_dtoa_r+0x604>)
  404412:	4432      	add	r2, r6
  404414:	9211      	str	r2, [sp, #68]	; 0x44
  404416:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404418:	1e71      	subs	r1, r6, #1
  40441a:	2a00      	cmp	r2, #0
  40441c:	d048      	beq.n	4044b0 <_dtoa_r+0x568>
  40441e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  404422:	e9d3 2300 	ldrd	r2, r3, [r3]
  404426:	2000      	movs	r0, #0
  404428:	494e      	ldr	r1, [pc, #312]	; (404564 <_dtoa_r+0x61c>)
  40442a:	f7fe fde7 	bl	402ffc <__aeabi_ddiv>
  40442e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404432:	f7fe fb05 	bl	402a40 <__aeabi_dsub>
  404436:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  40443a:	9d06      	ldr	r5, [sp, #24]
  40443c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404440:	f7fe ff62 	bl	403308 <__aeabi_d2iz>
  404444:	4606      	mov	r6, r0
  404446:	f7fe fc49 	bl	402cdc <__aeabi_i2d>
  40444a:	4602      	mov	r2, r0
  40444c:	460b      	mov	r3, r1
  40444e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404452:	f7fe faf5 	bl	402a40 <__aeabi_dsub>
  404456:	3630      	adds	r6, #48	; 0x30
  404458:	f805 6b01 	strb.w	r6, [r5], #1
  40445c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404460:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404464:	f7fe ff12 	bl	40328c <__aeabi_dcmplt>
  404468:	2800      	cmp	r0, #0
  40446a:	d165      	bne.n	404538 <_dtoa_r+0x5f0>
  40446c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404470:	2000      	movs	r0, #0
  404472:	4938      	ldr	r1, [pc, #224]	; (404554 <_dtoa_r+0x60c>)
  404474:	f7fe fae4 	bl	402a40 <__aeabi_dsub>
  404478:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  40447c:	f7fe ff06 	bl	40328c <__aeabi_dcmplt>
  404480:	2800      	cmp	r0, #0
  404482:	f040 80b9 	bne.w	4045f8 <_dtoa_r+0x6b0>
  404486:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404488:	429d      	cmp	r5, r3
  40448a:	f43f af7c 	beq.w	404386 <_dtoa_r+0x43e>
  40448e:	2200      	movs	r2, #0
  404490:	4b31      	ldr	r3, [pc, #196]	; (404558 <_dtoa_r+0x610>)
  404492:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  404496:	f7fe fc87 	bl	402da8 <__aeabi_dmul>
  40449a:	2200      	movs	r2, #0
  40449c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4044a0:	4b2d      	ldr	r3, [pc, #180]	; (404558 <_dtoa_r+0x610>)
  4044a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4044a6:	f7fe fc7f 	bl	402da8 <__aeabi_dmul>
  4044aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4044ae:	e7c5      	b.n	40443c <_dtoa_r+0x4f4>
  4044b0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  4044b4:	e9d1 0100 	ldrd	r0, r1, [r1]
  4044b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4044bc:	f7fe fc74 	bl	402da8 <__aeabi_dmul>
  4044c0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4044c4:	9d06      	ldr	r5, [sp, #24]
  4044c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4044ca:	f7fe ff1d 	bl	403308 <__aeabi_d2iz>
  4044ce:	4606      	mov	r6, r0
  4044d0:	f7fe fc04 	bl	402cdc <__aeabi_i2d>
  4044d4:	3630      	adds	r6, #48	; 0x30
  4044d6:	4602      	mov	r2, r0
  4044d8:	460b      	mov	r3, r1
  4044da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4044de:	f7fe faaf 	bl	402a40 <__aeabi_dsub>
  4044e2:	f805 6b01 	strb.w	r6, [r5], #1
  4044e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044e8:	42ab      	cmp	r3, r5
  4044ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4044ee:	f04f 0200 	mov.w	r2, #0
  4044f2:	d125      	bne.n	404540 <_dtoa_r+0x5f8>
  4044f4:	4b1b      	ldr	r3, [pc, #108]	; (404564 <_dtoa_r+0x61c>)
  4044f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4044fa:	f7fe faa3 	bl	402a44 <__adddf3>
  4044fe:	4602      	mov	r2, r0
  404500:	460b      	mov	r3, r1
  404502:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404506:	f7fe fedf 	bl	4032c8 <__aeabi_dcmpgt>
  40450a:	2800      	cmp	r0, #0
  40450c:	d174      	bne.n	4045f8 <_dtoa_r+0x6b0>
  40450e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404512:	2000      	movs	r0, #0
  404514:	4913      	ldr	r1, [pc, #76]	; (404564 <_dtoa_r+0x61c>)
  404516:	f7fe fa93 	bl	402a40 <__aeabi_dsub>
  40451a:	4602      	mov	r2, r0
  40451c:	460b      	mov	r3, r1
  40451e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404522:	f7fe feb3 	bl	40328c <__aeabi_dcmplt>
  404526:	2800      	cmp	r0, #0
  404528:	f43f af2d 	beq.w	404386 <_dtoa_r+0x43e>
  40452c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404530:	2b30      	cmp	r3, #48	; 0x30
  404532:	f105 32ff 	add.w	r2, r5, #4294967295
  404536:	d001      	beq.n	40453c <_dtoa_r+0x5f4>
  404538:	46bb      	mov	fp, r7
  40453a:	e04c      	b.n	4045d6 <_dtoa_r+0x68e>
  40453c:	4615      	mov	r5, r2
  40453e:	e7f5      	b.n	40452c <_dtoa_r+0x5e4>
  404540:	4b05      	ldr	r3, [pc, #20]	; (404558 <_dtoa_r+0x610>)
  404542:	f7fe fc31 	bl	402da8 <__aeabi_dmul>
  404546:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40454a:	e7bc      	b.n	4044c6 <_dtoa_r+0x57e>
  40454c:	004061b8 	.word	0x004061b8
  404550:	00406190 	.word	0x00406190
  404554:	3ff00000 	.word	0x3ff00000
  404558:	40240000 	.word	0x40240000
  40455c:	401c0000 	.word	0x401c0000
  404560:	40140000 	.word	0x40140000
  404564:	3fe00000 	.word	0x3fe00000
  404568:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40456c:	9d06      	ldr	r5, [sp, #24]
  40456e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404572:	4630      	mov	r0, r6
  404574:	4639      	mov	r1, r7
  404576:	f7fe fd41 	bl	402ffc <__aeabi_ddiv>
  40457a:	f7fe fec5 	bl	403308 <__aeabi_d2iz>
  40457e:	4680      	mov	r8, r0
  404580:	f7fe fbac 	bl	402cdc <__aeabi_i2d>
  404584:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404588:	f7fe fc0e 	bl	402da8 <__aeabi_dmul>
  40458c:	4602      	mov	r2, r0
  40458e:	460b      	mov	r3, r1
  404590:	4630      	mov	r0, r6
  404592:	4639      	mov	r1, r7
  404594:	f108 0630 	add.w	r6, r8, #48	; 0x30
  404598:	f7fe fa52 	bl	402a40 <__aeabi_dsub>
  40459c:	f805 6b01 	strb.w	r6, [r5], #1
  4045a0:	9e06      	ldr	r6, [sp, #24]
  4045a2:	1bae      	subs	r6, r5, r6
  4045a4:	45b1      	cmp	r9, r6
  4045a6:	4602      	mov	r2, r0
  4045a8:	460b      	mov	r3, r1
  4045aa:	d138      	bne.n	40461e <_dtoa_r+0x6d6>
  4045ac:	f7fe fa4a 	bl	402a44 <__adddf3>
  4045b0:	4606      	mov	r6, r0
  4045b2:	460f      	mov	r7, r1
  4045b4:	4602      	mov	r2, r0
  4045b6:	460b      	mov	r3, r1
  4045b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4045bc:	f7fe fe66 	bl	40328c <__aeabi_dcmplt>
  4045c0:	b9c8      	cbnz	r0, 4045f6 <_dtoa_r+0x6ae>
  4045c2:	4632      	mov	r2, r6
  4045c4:	463b      	mov	r3, r7
  4045c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4045ca:	f7fe fe55 	bl	403278 <__aeabi_dcmpeq>
  4045ce:	b110      	cbz	r0, 4045d6 <_dtoa_r+0x68e>
  4045d0:	f018 0f01 	tst.w	r8, #1
  4045d4:	d10f      	bne.n	4045f6 <_dtoa_r+0x6ae>
  4045d6:	4651      	mov	r1, sl
  4045d8:	4620      	mov	r0, r4
  4045da:	f000 fd05 	bl	404fe8 <_Bfree>
  4045de:	2300      	movs	r3, #0
  4045e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4045e2:	702b      	strb	r3, [r5, #0]
  4045e4:	f10b 0301 	add.w	r3, fp, #1
  4045e8:	6013      	str	r3, [r2, #0]
  4045ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4045ec:	2b00      	cmp	r3, #0
  4045ee:	f43f acf0 	beq.w	403fd2 <_dtoa_r+0x8a>
  4045f2:	601d      	str	r5, [r3, #0]
  4045f4:	e4ed      	b.n	403fd2 <_dtoa_r+0x8a>
  4045f6:	465f      	mov	r7, fp
  4045f8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4045fc:	2a39      	cmp	r2, #57	; 0x39
  4045fe:	f105 33ff 	add.w	r3, r5, #4294967295
  404602:	d106      	bne.n	404612 <_dtoa_r+0x6ca>
  404604:	9a06      	ldr	r2, [sp, #24]
  404606:	429a      	cmp	r2, r3
  404608:	d107      	bne.n	40461a <_dtoa_r+0x6d2>
  40460a:	2330      	movs	r3, #48	; 0x30
  40460c:	7013      	strb	r3, [r2, #0]
  40460e:	3701      	adds	r7, #1
  404610:	4613      	mov	r3, r2
  404612:	781a      	ldrb	r2, [r3, #0]
  404614:	3201      	adds	r2, #1
  404616:	701a      	strb	r2, [r3, #0]
  404618:	e78e      	b.n	404538 <_dtoa_r+0x5f0>
  40461a:	461d      	mov	r5, r3
  40461c:	e7ec      	b.n	4045f8 <_dtoa_r+0x6b0>
  40461e:	2200      	movs	r2, #0
  404620:	4bb4      	ldr	r3, [pc, #720]	; (4048f4 <_dtoa_r+0x9ac>)
  404622:	f7fe fbc1 	bl	402da8 <__aeabi_dmul>
  404626:	2200      	movs	r2, #0
  404628:	2300      	movs	r3, #0
  40462a:	4606      	mov	r6, r0
  40462c:	460f      	mov	r7, r1
  40462e:	f7fe fe23 	bl	403278 <__aeabi_dcmpeq>
  404632:	2800      	cmp	r0, #0
  404634:	d09b      	beq.n	40456e <_dtoa_r+0x626>
  404636:	e7ce      	b.n	4045d6 <_dtoa_r+0x68e>
  404638:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40463a:	2a00      	cmp	r2, #0
  40463c:	f000 8129 	beq.w	404892 <_dtoa_r+0x94a>
  404640:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404642:	2a01      	cmp	r2, #1
  404644:	f300 810e 	bgt.w	404864 <_dtoa_r+0x91c>
  404648:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40464a:	2a00      	cmp	r2, #0
  40464c:	f000 8106 	beq.w	40485c <_dtoa_r+0x914>
  404650:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404654:	9e08      	ldr	r6, [sp, #32]
  404656:	4645      	mov	r5, r8
  404658:	9a07      	ldr	r2, [sp, #28]
  40465a:	2101      	movs	r1, #1
  40465c:	441a      	add	r2, r3
  40465e:	4620      	mov	r0, r4
  404660:	4498      	add	r8, r3
  404662:	9207      	str	r2, [sp, #28]
  404664:	f000 fd60 	bl	405128 <__i2b>
  404668:	4607      	mov	r7, r0
  40466a:	2d00      	cmp	r5, #0
  40466c:	dd0b      	ble.n	404686 <_dtoa_r+0x73e>
  40466e:	9b07      	ldr	r3, [sp, #28]
  404670:	2b00      	cmp	r3, #0
  404672:	dd08      	ble.n	404686 <_dtoa_r+0x73e>
  404674:	42ab      	cmp	r3, r5
  404676:	9a07      	ldr	r2, [sp, #28]
  404678:	bfa8      	it	ge
  40467a:	462b      	movge	r3, r5
  40467c:	eba8 0803 	sub.w	r8, r8, r3
  404680:	1aed      	subs	r5, r5, r3
  404682:	1ad3      	subs	r3, r2, r3
  404684:	9307      	str	r3, [sp, #28]
  404686:	9b08      	ldr	r3, [sp, #32]
  404688:	b1fb      	cbz	r3, 4046ca <_dtoa_r+0x782>
  40468a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40468c:	2b00      	cmp	r3, #0
  40468e:	f000 8104 	beq.w	40489a <_dtoa_r+0x952>
  404692:	2e00      	cmp	r6, #0
  404694:	dd11      	ble.n	4046ba <_dtoa_r+0x772>
  404696:	4639      	mov	r1, r7
  404698:	4632      	mov	r2, r6
  40469a:	4620      	mov	r0, r4
  40469c:	f000 fdda 	bl	405254 <__pow5mult>
  4046a0:	4652      	mov	r2, sl
  4046a2:	4601      	mov	r1, r0
  4046a4:	4607      	mov	r7, r0
  4046a6:	4620      	mov	r0, r4
  4046a8:	f000 fd47 	bl	40513a <__multiply>
  4046ac:	4651      	mov	r1, sl
  4046ae:	900a      	str	r0, [sp, #40]	; 0x28
  4046b0:	4620      	mov	r0, r4
  4046b2:	f000 fc99 	bl	404fe8 <_Bfree>
  4046b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046b8:	469a      	mov	sl, r3
  4046ba:	9b08      	ldr	r3, [sp, #32]
  4046bc:	1b9a      	subs	r2, r3, r6
  4046be:	d004      	beq.n	4046ca <_dtoa_r+0x782>
  4046c0:	4651      	mov	r1, sl
  4046c2:	4620      	mov	r0, r4
  4046c4:	f000 fdc6 	bl	405254 <__pow5mult>
  4046c8:	4682      	mov	sl, r0
  4046ca:	2101      	movs	r1, #1
  4046cc:	4620      	mov	r0, r4
  4046ce:	f000 fd2b 	bl	405128 <__i2b>
  4046d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4046d4:	2b00      	cmp	r3, #0
  4046d6:	4606      	mov	r6, r0
  4046d8:	f340 80e1 	ble.w	40489e <_dtoa_r+0x956>
  4046dc:	461a      	mov	r2, r3
  4046de:	4601      	mov	r1, r0
  4046e0:	4620      	mov	r0, r4
  4046e2:	f000 fdb7 	bl	405254 <__pow5mult>
  4046e6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4046e8:	2b01      	cmp	r3, #1
  4046ea:	4606      	mov	r6, r0
  4046ec:	f340 80da 	ble.w	4048a4 <_dtoa_r+0x95c>
  4046f0:	2300      	movs	r3, #0
  4046f2:	9308      	str	r3, [sp, #32]
  4046f4:	6933      	ldr	r3, [r6, #16]
  4046f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  4046fa:	6918      	ldr	r0, [r3, #16]
  4046fc:	f000 fcc6 	bl	40508c <__hi0bits>
  404700:	f1c0 0020 	rsb	r0, r0, #32
  404704:	9b07      	ldr	r3, [sp, #28]
  404706:	4418      	add	r0, r3
  404708:	f010 001f 	ands.w	r0, r0, #31
  40470c:	f000 80f0 	beq.w	4048f0 <_dtoa_r+0x9a8>
  404710:	f1c0 0320 	rsb	r3, r0, #32
  404714:	2b04      	cmp	r3, #4
  404716:	f340 80e2 	ble.w	4048de <_dtoa_r+0x996>
  40471a:	9b07      	ldr	r3, [sp, #28]
  40471c:	f1c0 001c 	rsb	r0, r0, #28
  404720:	4480      	add	r8, r0
  404722:	4405      	add	r5, r0
  404724:	4403      	add	r3, r0
  404726:	9307      	str	r3, [sp, #28]
  404728:	f1b8 0f00 	cmp.w	r8, #0
  40472c:	dd05      	ble.n	40473a <_dtoa_r+0x7f2>
  40472e:	4651      	mov	r1, sl
  404730:	4642      	mov	r2, r8
  404732:	4620      	mov	r0, r4
  404734:	f000 fddc 	bl	4052f0 <__lshift>
  404738:	4682      	mov	sl, r0
  40473a:	9b07      	ldr	r3, [sp, #28]
  40473c:	2b00      	cmp	r3, #0
  40473e:	dd05      	ble.n	40474c <_dtoa_r+0x804>
  404740:	4631      	mov	r1, r6
  404742:	461a      	mov	r2, r3
  404744:	4620      	mov	r0, r4
  404746:	f000 fdd3 	bl	4052f0 <__lshift>
  40474a:	4606      	mov	r6, r0
  40474c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40474e:	2b00      	cmp	r3, #0
  404750:	f000 80d2 	beq.w	4048f8 <_dtoa_r+0x9b0>
  404754:	4631      	mov	r1, r6
  404756:	4650      	mov	r0, sl
  404758:	f000 fe1b 	bl	405392 <__mcmp>
  40475c:	2800      	cmp	r0, #0
  40475e:	f280 80cb 	bge.w	4048f8 <_dtoa_r+0x9b0>
  404762:	2300      	movs	r3, #0
  404764:	4651      	mov	r1, sl
  404766:	220a      	movs	r2, #10
  404768:	4620      	mov	r0, r4
  40476a:	f000 fc54 	bl	405016 <__multadd>
  40476e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404770:	f10b 3bff 	add.w	fp, fp, #4294967295
  404774:	4682      	mov	sl, r0
  404776:	2b00      	cmp	r3, #0
  404778:	f000 81aa 	beq.w	404ad0 <_dtoa_r+0xb88>
  40477c:	2300      	movs	r3, #0
  40477e:	4639      	mov	r1, r7
  404780:	220a      	movs	r2, #10
  404782:	4620      	mov	r0, r4
  404784:	f000 fc47 	bl	405016 <__multadd>
  404788:	9b04      	ldr	r3, [sp, #16]
  40478a:	2b00      	cmp	r3, #0
  40478c:	4607      	mov	r7, r0
  40478e:	dc03      	bgt.n	404798 <_dtoa_r+0x850>
  404790:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404792:	2b02      	cmp	r3, #2
  404794:	f300 80b8 	bgt.w	404908 <_dtoa_r+0x9c0>
  404798:	2d00      	cmp	r5, #0
  40479a:	dd05      	ble.n	4047a8 <_dtoa_r+0x860>
  40479c:	4639      	mov	r1, r7
  40479e:	462a      	mov	r2, r5
  4047a0:	4620      	mov	r0, r4
  4047a2:	f000 fda5 	bl	4052f0 <__lshift>
  4047a6:	4607      	mov	r7, r0
  4047a8:	9b08      	ldr	r3, [sp, #32]
  4047aa:	2b00      	cmp	r3, #0
  4047ac:	f000 8110 	beq.w	4049d0 <_dtoa_r+0xa88>
  4047b0:	6879      	ldr	r1, [r7, #4]
  4047b2:	4620      	mov	r0, r4
  4047b4:	f000 fbe4 	bl	404f80 <_Balloc>
  4047b8:	693a      	ldr	r2, [r7, #16]
  4047ba:	3202      	adds	r2, #2
  4047bc:	4605      	mov	r5, r0
  4047be:	0092      	lsls	r2, r2, #2
  4047c0:	f107 010c 	add.w	r1, r7, #12
  4047c4:	300c      	adds	r0, #12
  4047c6:	f7fe fdeb 	bl	4033a0 <memcpy>
  4047ca:	2201      	movs	r2, #1
  4047cc:	4629      	mov	r1, r5
  4047ce:	4620      	mov	r0, r4
  4047d0:	f000 fd8e 	bl	4052f0 <__lshift>
  4047d4:	9b02      	ldr	r3, [sp, #8]
  4047d6:	f8dd 8018 	ldr.w	r8, [sp, #24]
  4047da:	9707      	str	r7, [sp, #28]
  4047dc:	f003 0301 	and.w	r3, r3, #1
  4047e0:	4607      	mov	r7, r0
  4047e2:	9308      	str	r3, [sp, #32]
  4047e4:	4631      	mov	r1, r6
  4047e6:	4650      	mov	r0, sl
  4047e8:	f7ff fb22 	bl	403e30 <quorem>
  4047ec:	9907      	ldr	r1, [sp, #28]
  4047ee:	4605      	mov	r5, r0
  4047f0:	f100 0930 	add.w	r9, r0, #48	; 0x30
  4047f4:	4650      	mov	r0, sl
  4047f6:	f000 fdcc 	bl	405392 <__mcmp>
  4047fa:	463a      	mov	r2, r7
  4047fc:	9002      	str	r0, [sp, #8]
  4047fe:	4631      	mov	r1, r6
  404800:	4620      	mov	r0, r4
  404802:	f000 fde0 	bl	4053c6 <__mdiff>
  404806:	68c3      	ldr	r3, [r0, #12]
  404808:	4602      	mov	r2, r0
  40480a:	2b00      	cmp	r3, #0
  40480c:	f040 80e2 	bne.w	4049d4 <_dtoa_r+0xa8c>
  404810:	4601      	mov	r1, r0
  404812:	9009      	str	r0, [sp, #36]	; 0x24
  404814:	4650      	mov	r0, sl
  404816:	f000 fdbc 	bl	405392 <__mcmp>
  40481a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40481c:	4603      	mov	r3, r0
  40481e:	4611      	mov	r1, r2
  404820:	4620      	mov	r0, r4
  404822:	9309      	str	r3, [sp, #36]	; 0x24
  404824:	f000 fbe0 	bl	404fe8 <_Bfree>
  404828:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40482a:	2b00      	cmp	r3, #0
  40482c:	f040 80d4 	bne.w	4049d8 <_dtoa_r+0xa90>
  404830:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404832:	2a00      	cmp	r2, #0
  404834:	f040 80d0 	bne.w	4049d8 <_dtoa_r+0xa90>
  404838:	9a08      	ldr	r2, [sp, #32]
  40483a:	2a00      	cmp	r2, #0
  40483c:	f040 80cc 	bne.w	4049d8 <_dtoa_r+0xa90>
  404840:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404844:	f000 80e8 	beq.w	404a18 <_dtoa_r+0xad0>
  404848:	9b02      	ldr	r3, [sp, #8]
  40484a:	2b00      	cmp	r3, #0
  40484c:	dd01      	ble.n	404852 <_dtoa_r+0x90a>
  40484e:	f105 0931 	add.w	r9, r5, #49	; 0x31
  404852:	f108 0501 	add.w	r5, r8, #1
  404856:	f888 9000 	strb.w	r9, [r8]
  40485a:	e06a      	b.n	404932 <_dtoa_r+0x9ea>
  40485c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40485e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404862:	e6f7      	b.n	404654 <_dtoa_r+0x70c>
  404864:	9b08      	ldr	r3, [sp, #32]
  404866:	f109 36ff 	add.w	r6, r9, #4294967295
  40486a:	42b3      	cmp	r3, r6
  40486c:	bfbf      	itttt	lt
  40486e:	9b08      	ldrlt	r3, [sp, #32]
  404870:	9608      	strlt	r6, [sp, #32]
  404872:	1af2      	sublt	r2, r6, r3
  404874:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  404876:	bfb7      	itett	lt
  404878:	189b      	addlt	r3, r3, r2
  40487a:	1b9e      	subge	r6, r3, r6
  40487c:	930c      	strlt	r3, [sp, #48]	; 0x30
  40487e:	2600      	movlt	r6, #0
  404880:	f1b9 0f00 	cmp.w	r9, #0
  404884:	bfb9      	ittee	lt
  404886:	eba8 0509 	sublt.w	r5, r8, r9
  40488a:	2300      	movlt	r3, #0
  40488c:	4645      	movge	r5, r8
  40488e:	464b      	movge	r3, r9
  404890:	e6e2      	b.n	404658 <_dtoa_r+0x710>
  404892:	9e08      	ldr	r6, [sp, #32]
  404894:	9f09      	ldr	r7, [sp, #36]	; 0x24
  404896:	4645      	mov	r5, r8
  404898:	e6e7      	b.n	40466a <_dtoa_r+0x722>
  40489a:	9a08      	ldr	r2, [sp, #32]
  40489c:	e710      	b.n	4046c0 <_dtoa_r+0x778>
  40489e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4048a0:	2b01      	cmp	r3, #1
  4048a2:	dc18      	bgt.n	4048d6 <_dtoa_r+0x98e>
  4048a4:	9b02      	ldr	r3, [sp, #8]
  4048a6:	b9b3      	cbnz	r3, 4048d6 <_dtoa_r+0x98e>
  4048a8:	9b03      	ldr	r3, [sp, #12]
  4048aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4048ae:	b9a3      	cbnz	r3, 4048da <_dtoa_r+0x992>
  4048b0:	9b03      	ldr	r3, [sp, #12]
  4048b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  4048b6:	0d1b      	lsrs	r3, r3, #20
  4048b8:	051b      	lsls	r3, r3, #20
  4048ba:	b12b      	cbz	r3, 4048c8 <_dtoa_r+0x980>
  4048bc:	9b07      	ldr	r3, [sp, #28]
  4048be:	3301      	adds	r3, #1
  4048c0:	9307      	str	r3, [sp, #28]
  4048c2:	f108 0801 	add.w	r8, r8, #1
  4048c6:	2301      	movs	r3, #1
  4048c8:	9308      	str	r3, [sp, #32]
  4048ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4048cc:	2b00      	cmp	r3, #0
  4048ce:	f47f af11 	bne.w	4046f4 <_dtoa_r+0x7ac>
  4048d2:	2001      	movs	r0, #1
  4048d4:	e716      	b.n	404704 <_dtoa_r+0x7bc>
  4048d6:	2300      	movs	r3, #0
  4048d8:	e7f6      	b.n	4048c8 <_dtoa_r+0x980>
  4048da:	9b02      	ldr	r3, [sp, #8]
  4048dc:	e7f4      	b.n	4048c8 <_dtoa_r+0x980>
  4048de:	f43f af23 	beq.w	404728 <_dtoa_r+0x7e0>
  4048e2:	9a07      	ldr	r2, [sp, #28]
  4048e4:	331c      	adds	r3, #28
  4048e6:	441a      	add	r2, r3
  4048e8:	4498      	add	r8, r3
  4048ea:	441d      	add	r5, r3
  4048ec:	4613      	mov	r3, r2
  4048ee:	e71a      	b.n	404726 <_dtoa_r+0x7de>
  4048f0:	4603      	mov	r3, r0
  4048f2:	e7f6      	b.n	4048e2 <_dtoa_r+0x99a>
  4048f4:	40240000 	.word	0x40240000
  4048f8:	f1b9 0f00 	cmp.w	r9, #0
  4048fc:	dc33      	bgt.n	404966 <_dtoa_r+0xa1e>
  4048fe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404900:	2b02      	cmp	r3, #2
  404902:	dd30      	ble.n	404966 <_dtoa_r+0xa1e>
  404904:	f8cd 9010 	str.w	r9, [sp, #16]
  404908:	9b04      	ldr	r3, [sp, #16]
  40490a:	b963      	cbnz	r3, 404926 <_dtoa_r+0x9de>
  40490c:	4631      	mov	r1, r6
  40490e:	2205      	movs	r2, #5
  404910:	4620      	mov	r0, r4
  404912:	f000 fb80 	bl	405016 <__multadd>
  404916:	4601      	mov	r1, r0
  404918:	4606      	mov	r6, r0
  40491a:	4650      	mov	r0, sl
  40491c:	f000 fd39 	bl	405392 <__mcmp>
  404920:	2800      	cmp	r0, #0
  404922:	f73f ad5c 	bgt.w	4043de <_dtoa_r+0x496>
  404926:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404928:	9d06      	ldr	r5, [sp, #24]
  40492a:	ea6f 0b03 	mvn.w	fp, r3
  40492e:	2300      	movs	r3, #0
  404930:	9307      	str	r3, [sp, #28]
  404932:	4631      	mov	r1, r6
  404934:	4620      	mov	r0, r4
  404936:	f000 fb57 	bl	404fe8 <_Bfree>
  40493a:	2f00      	cmp	r7, #0
  40493c:	f43f ae4b 	beq.w	4045d6 <_dtoa_r+0x68e>
  404940:	9b07      	ldr	r3, [sp, #28]
  404942:	b12b      	cbz	r3, 404950 <_dtoa_r+0xa08>
  404944:	42bb      	cmp	r3, r7
  404946:	d003      	beq.n	404950 <_dtoa_r+0xa08>
  404948:	4619      	mov	r1, r3
  40494a:	4620      	mov	r0, r4
  40494c:	f000 fb4c 	bl	404fe8 <_Bfree>
  404950:	4639      	mov	r1, r7
  404952:	4620      	mov	r0, r4
  404954:	f000 fb48 	bl	404fe8 <_Bfree>
  404958:	e63d      	b.n	4045d6 <_dtoa_r+0x68e>
  40495a:	2600      	movs	r6, #0
  40495c:	4637      	mov	r7, r6
  40495e:	e7e2      	b.n	404926 <_dtoa_r+0x9de>
  404960:	46bb      	mov	fp, r7
  404962:	4637      	mov	r7, r6
  404964:	e53b      	b.n	4043de <_dtoa_r+0x496>
  404966:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404968:	f8cd 9010 	str.w	r9, [sp, #16]
  40496c:	2b00      	cmp	r3, #0
  40496e:	f47f af13 	bne.w	404798 <_dtoa_r+0x850>
  404972:	9d06      	ldr	r5, [sp, #24]
  404974:	4631      	mov	r1, r6
  404976:	4650      	mov	r0, sl
  404978:	f7ff fa5a 	bl	403e30 <quorem>
  40497c:	f100 0930 	add.w	r9, r0, #48	; 0x30
  404980:	f805 9b01 	strb.w	r9, [r5], #1
  404984:	9b06      	ldr	r3, [sp, #24]
  404986:	9a04      	ldr	r2, [sp, #16]
  404988:	1aeb      	subs	r3, r5, r3
  40498a:	429a      	cmp	r2, r3
  40498c:	f300 8083 	bgt.w	404a96 <_dtoa_r+0xb4e>
  404990:	9b06      	ldr	r3, [sp, #24]
  404992:	2a01      	cmp	r2, #1
  404994:	bfac      	ite	ge
  404996:	189b      	addge	r3, r3, r2
  404998:	3301      	addlt	r3, #1
  40499a:	4698      	mov	r8, r3
  40499c:	2300      	movs	r3, #0
  40499e:	9307      	str	r3, [sp, #28]
  4049a0:	4651      	mov	r1, sl
  4049a2:	2201      	movs	r2, #1
  4049a4:	4620      	mov	r0, r4
  4049a6:	f000 fca3 	bl	4052f0 <__lshift>
  4049aa:	4631      	mov	r1, r6
  4049ac:	4682      	mov	sl, r0
  4049ae:	f000 fcf0 	bl	405392 <__mcmp>
  4049b2:	2800      	cmp	r0, #0
  4049b4:	dc35      	bgt.n	404a22 <_dtoa_r+0xada>
  4049b6:	d102      	bne.n	4049be <_dtoa_r+0xa76>
  4049b8:	f019 0f01 	tst.w	r9, #1
  4049bc:	d131      	bne.n	404a22 <_dtoa_r+0xada>
  4049be:	4645      	mov	r5, r8
  4049c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4049c4:	2b30      	cmp	r3, #48	; 0x30
  4049c6:	f105 32ff 	add.w	r2, r5, #4294967295
  4049ca:	d1b2      	bne.n	404932 <_dtoa_r+0x9ea>
  4049cc:	4615      	mov	r5, r2
  4049ce:	e7f7      	b.n	4049c0 <_dtoa_r+0xa78>
  4049d0:	4638      	mov	r0, r7
  4049d2:	e6ff      	b.n	4047d4 <_dtoa_r+0x88c>
  4049d4:	2301      	movs	r3, #1
  4049d6:	e722      	b.n	40481e <_dtoa_r+0x8d6>
  4049d8:	9a02      	ldr	r2, [sp, #8]
  4049da:	2a00      	cmp	r2, #0
  4049dc:	db04      	blt.n	4049e8 <_dtoa_r+0xaa0>
  4049de:	d129      	bne.n	404a34 <_dtoa_r+0xaec>
  4049e0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4049e2:	bb3a      	cbnz	r2, 404a34 <_dtoa_r+0xaec>
  4049e4:	9a08      	ldr	r2, [sp, #32]
  4049e6:	bb2a      	cbnz	r2, 404a34 <_dtoa_r+0xaec>
  4049e8:	2b00      	cmp	r3, #0
  4049ea:	f77f af32 	ble.w	404852 <_dtoa_r+0x90a>
  4049ee:	4651      	mov	r1, sl
  4049f0:	2201      	movs	r2, #1
  4049f2:	4620      	mov	r0, r4
  4049f4:	f000 fc7c 	bl	4052f0 <__lshift>
  4049f8:	4631      	mov	r1, r6
  4049fa:	4682      	mov	sl, r0
  4049fc:	f000 fcc9 	bl	405392 <__mcmp>
  404a00:	2800      	cmp	r0, #0
  404a02:	dc05      	bgt.n	404a10 <_dtoa_r+0xac8>
  404a04:	f47f af25 	bne.w	404852 <_dtoa_r+0x90a>
  404a08:	f019 0f01 	tst.w	r9, #1
  404a0c:	f43f af21 	beq.w	404852 <_dtoa_r+0x90a>
  404a10:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404a14:	f47f af1b 	bne.w	40484e <_dtoa_r+0x906>
  404a18:	2339      	movs	r3, #57	; 0x39
  404a1a:	f888 3000 	strb.w	r3, [r8]
  404a1e:	f108 0801 	add.w	r8, r8, #1
  404a22:	4645      	mov	r5, r8
  404a24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404a28:	2b39      	cmp	r3, #57	; 0x39
  404a2a:	f105 32ff 	add.w	r2, r5, #4294967295
  404a2e:	d03a      	beq.n	404aa6 <_dtoa_r+0xb5e>
  404a30:	3301      	adds	r3, #1
  404a32:	e03f      	b.n	404ab4 <_dtoa_r+0xb6c>
  404a34:	2b00      	cmp	r3, #0
  404a36:	f108 0501 	add.w	r5, r8, #1
  404a3a:	dd05      	ble.n	404a48 <_dtoa_r+0xb00>
  404a3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404a40:	d0ea      	beq.n	404a18 <_dtoa_r+0xad0>
  404a42:	f109 0901 	add.w	r9, r9, #1
  404a46:	e706      	b.n	404856 <_dtoa_r+0x90e>
  404a48:	9b06      	ldr	r3, [sp, #24]
  404a4a:	9a04      	ldr	r2, [sp, #16]
  404a4c:	f805 9c01 	strb.w	r9, [r5, #-1]
  404a50:	1aeb      	subs	r3, r5, r3
  404a52:	4293      	cmp	r3, r2
  404a54:	46a8      	mov	r8, r5
  404a56:	d0a3      	beq.n	4049a0 <_dtoa_r+0xa58>
  404a58:	4651      	mov	r1, sl
  404a5a:	2300      	movs	r3, #0
  404a5c:	220a      	movs	r2, #10
  404a5e:	4620      	mov	r0, r4
  404a60:	f000 fad9 	bl	405016 <__multadd>
  404a64:	9b07      	ldr	r3, [sp, #28]
  404a66:	9907      	ldr	r1, [sp, #28]
  404a68:	42bb      	cmp	r3, r7
  404a6a:	4682      	mov	sl, r0
  404a6c:	f04f 0300 	mov.w	r3, #0
  404a70:	f04f 020a 	mov.w	r2, #10
  404a74:	4620      	mov	r0, r4
  404a76:	d104      	bne.n	404a82 <_dtoa_r+0xb3a>
  404a78:	f000 facd 	bl	405016 <__multadd>
  404a7c:	9007      	str	r0, [sp, #28]
  404a7e:	4607      	mov	r7, r0
  404a80:	e6b0      	b.n	4047e4 <_dtoa_r+0x89c>
  404a82:	f000 fac8 	bl	405016 <__multadd>
  404a86:	2300      	movs	r3, #0
  404a88:	9007      	str	r0, [sp, #28]
  404a8a:	220a      	movs	r2, #10
  404a8c:	4639      	mov	r1, r7
  404a8e:	4620      	mov	r0, r4
  404a90:	f000 fac1 	bl	405016 <__multadd>
  404a94:	e7f3      	b.n	404a7e <_dtoa_r+0xb36>
  404a96:	4651      	mov	r1, sl
  404a98:	2300      	movs	r3, #0
  404a9a:	220a      	movs	r2, #10
  404a9c:	4620      	mov	r0, r4
  404a9e:	f000 faba 	bl	405016 <__multadd>
  404aa2:	4682      	mov	sl, r0
  404aa4:	e766      	b.n	404974 <_dtoa_r+0xa2c>
  404aa6:	9b06      	ldr	r3, [sp, #24]
  404aa8:	4293      	cmp	r3, r2
  404aaa:	d105      	bne.n	404ab8 <_dtoa_r+0xb70>
  404aac:	9a06      	ldr	r2, [sp, #24]
  404aae:	f10b 0b01 	add.w	fp, fp, #1
  404ab2:	2331      	movs	r3, #49	; 0x31
  404ab4:	7013      	strb	r3, [r2, #0]
  404ab6:	e73c      	b.n	404932 <_dtoa_r+0x9ea>
  404ab8:	4615      	mov	r5, r2
  404aba:	e7b3      	b.n	404a24 <_dtoa_r+0xadc>
  404abc:	4b09      	ldr	r3, [pc, #36]	; (404ae4 <_dtoa_r+0xb9c>)
  404abe:	f7ff baa5 	b.w	40400c <_dtoa_r+0xc4>
  404ac2:	9b22      	ldr	r3, [sp, #136]	; 0x88
  404ac4:	2b00      	cmp	r3, #0
  404ac6:	f47f aa7f 	bne.w	403fc8 <_dtoa_r+0x80>
  404aca:	4b07      	ldr	r3, [pc, #28]	; (404ae8 <_dtoa_r+0xba0>)
  404acc:	f7ff ba9e 	b.w	40400c <_dtoa_r+0xc4>
  404ad0:	9b04      	ldr	r3, [sp, #16]
  404ad2:	2b00      	cmp	r3, #0
  404ad4:	f73f af4d 	bgt.w	404972 <_dtoa_r+0xa2a>
  404ad8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404ada:	2b02      	cmp	r3, #2
  404adc:	f77f af49 	ble.w	404972 <_dtoa_r+0xa2a>
  404ae0:	e712      	b.n	404908 <_dtoa_r+0x9c0>
  404ae2:	bf00      	nop
  404ae4:	004060fc 	.word	0x004060fc
  404ae8:	00406120 	.word	0x00406120

00404aec <__sflush_r>:
  404aec:	898a      	ldrh	r2, [r1, #12]
  404aee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404af2:	4605      	mov	r5, r0
  404af4:	0710      	lsls	r0, r2, #28
  404af6:	460c      	mov	r4, r1
  404af8:	d45a      	bmi.n	404bb0 <__sflush_r+0xc4>
  404afa:	684b      	ldr	r3, [r1, #4]
  404afc:	2b00      	cmp	r3, #0
  404afe:	dc05      	bgt.n	404b0c <__sflush_r+0x20>
  404b00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  404b02:	2b00      	cmp	r3, #0
  404b04:	dc02      	bgt.n	404b0c <__sflush_r+0x20>
  404b06:	2000      	movs	r0, #0
  404b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  404b0e:	2e00      	cmp	r6, #0
  404b10:	d0f9      	beq.n	404b06 <__sflush_r+0x1a>
  404b12:	2300      	movs	r3, #0
  404b14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  404b18:	682f      	ldr	r7, [r5, #0]
  404b1a:	602b      	str	r3, [r5, #0]
  404b1c:	d033      	beq.n	404b86 <__sflush_r+0x9a>
  404b1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
  404b20:	89a3      	ldrh	r3, [r4, #12]
  404b22:	075a      	lsls	r2, r3, #29
  404b24:	d505      	bpl.n	404b32 <__sflush_r+0x46>
  404b26:	6863      	ldr	r3, [r4, #4]
  404b28:	1ac0      	subs	r0, r0, r3
  404b2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
  404b2c:	b10b      	cbz	r3, 404b32 <__sflush_r+0x46>
  404b2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  404b30:	1ac0      	subs	r0, r0, r3
  404b32:	2300      	movs	r3, #0
  404b34:	4602      	mov	r2, r0
  404b36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  404b38:	6a21      	ldr	r1, [r4, #32]
  404b3a:	4628      	mov	r0, r5
  404b3c:	47b0      	blx	r6
  404b3e:	1c43      	adds	r3, r0, #1
  404b40:	89a3      	ldrh	r3, [r4, #12]
  404b42:	d106      	bne.n	404b52 <__sflush_r+0x66>
  404b44:	6829      	ldr	r1, [r5, #0]
  404b46:	291d      	cmp	r1, #29
  404b48:	d84b      	bhi.n	404be2 <__sflush_r+0xf6>
  404b4a:	4a2b      	ldr	r2, [pc, #172]	; (404bf8 <__sflush_r+0x10c>)
  404b4c:	40ca      	lsrs	r2, r1
  404b4e:	07d6      	lsls	r6, r2, #31
  404b50:	d547      	bpl.n	404be2 <__sflush_r+0xf6>
  404b52:	2200      	movs	r2, #0
  404b54:	6062      	str	r2, [r4, #4]
  404b56:	04d9      	lsls	r1, r3, #19
  404b58:	6922      	ldr	r2, [r4, #16]
  404b5a:	6022      	str	r2, [r4, #0]
  404b5c:	d504      	bpl.n	404b68 <__sflush_r+0x7c>
  404b5e:	1c42      	adds	r2, r0, #1
  404b60:	d101      	bne.n	404b66 <__sflush_r+0x7a>
  404b62:	682b      	ldr	r3, [r5, #0]
  404b64:	b903      	cbnz	r3, 404b68 <__sflush_r+0x7c>
  404b66:	6560      	str	r0, [r4, #84]	; 0x54
  404b68:	6b61      	ldr	r1, [r4, #52]	; 0x34
  404b6a:	602f      	str	r7, [r5, #0]
  404b6c:	2900      	cmp	r1, #0
  404b6e:	d0ca      	beq.n	404b06 <__sflush_r+0x1a>
  404b70:	f104 0344 	add.w	r3, r4, #68	; 0x44
  404b74:	4299      	cmp	r1, r3
  404b76:	d002      	beq.n	404b7e <__sflush_r+0x92>
  404b78:	4628      	mov	r0, r5
  404b7a:	f000 fcdf 	bl	40553c <_free_r>
  404b7e:	2000      	movs	r0, #0
  404b80:	6360      	str	r0, [r4, #52]	; 0x34
  404b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b86:	6a21      	ldr	r1, [r4, #32]
  404b88:	2301      	movs	r3, #1
  404b8a:	4628      	mov	r0, r5
  404b8c:	47b0      	blx	r6
  404b8e:	1c41      	adds	r1, r0, #1
  404b90:	d1c6      	bne.n	404b20 <__sflush_r+0x34>
  404b92:	682b      	ldr	r3, [r5, #0]
  404b94:	2b00      	cmp	r3, #0
  404b96:	d0c3      	beq.n	404b20 <__sflush_r+0x34>
  404b98:	2b1d      	cmp	r3, #29
  404b9a:	d001      	beq.n	404ba0 <__sflush_r+0xb4>
  404b9c:	2b16      	cmp	r3, #22
  404b9e:	d101      	bne.n	404ba4 <__sflush_r+0xb8>
  404ba0:	602f      	str	r7, [r5, #0]
  404ba2:	e7b0      	b.n	404b06 <__sflush_r+0x1a>
  404ba4:	89a3      	ldrh	r3, [r4, #12]
  404ba6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404baa:	81a3      	strh	r3, [r4, #12]
  404bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bb0:	690f      	ldr	r7, [r1, #16]
  404bb2:	2f00      	cmp	r7, #0
  404bb4:	d0a7      	beq.n	404b06 <__sflush_r+0x1a>
  404bb6:	0793      	lsls	r3, r2, #30
  404bb8:	680e      	ldr	r6, [r1, #0]
  404bba:	bf08      	it	eq
  404bbc:	694b      	ldreq	r3, [r1, #20]
  404bbe:	600f      	str	r7, [r1, #0]
  404bc0:	bf18      	it	ne
  404bc2:	2300      	movne	r3, #0
  404bc4:	eba6 0807 	sub.w	r8, r6, r7
  404bc8:	608b      	str	r3, [r1, #8]
  404bca:	f1b8 0f00 	cmp.w	r8, #0
  404bce:	dd9a      	ble.n	404b06 <__sflush_r+0x1a>
  404bd0:	4643      	mov	r3, r8
  404bd2:	463a      	mov	r2, r7
  404bd4:	6a21      	ldr	r1, [r4, #32]
  404bd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404bd8:	4628      	mov	r0, r5
  404bda:	47b0      	blx	r6
  404bdc:	2800      	cmp	r0, #0
  404bde:	dc07      	bgt.n	404bf0 <__sflush_r+0x104>
  404be0:	89a3      	ldrh	r3, [r4, #12]
  404be2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404be6:	81a3      	strh	r3, [r4, #12]
  404be8:	f04f 30ff 	mov.w	r0, #4294967295
  404bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bf0:	4407      	add	r7, r0
  404bf2:	eba8 0800 	sub.w	r8, r8, r0
  404bf6:	e7e8      	b.n	404bca <__sflush_r+0xde>
  404bf8:	20400001 	.word	0x20400001

00404bfc <_fflush_r>:
  404bfc:	b538      	push	{r3, r4, r5, lr}
  404bfe:	690b      	ldr	r3, [r1, #16]
  404c00:	4605      	mov	r5, r0
  404c02:	460c      	mov	r4, r1
  404c04:	b1db      	cbz	r3, 404c3e <_fflush_r+0x42>
  404c06:	b118      	cbz	r0, 404c10 <_fflush_r+0x14>
  404c08:	6983      	ldr	r3, [r0, #24]
  404c0a:	b90b      	cbnz	r3, 404c10 <_fflush_r+0x14>
  404c0c:	f000 f860 	bl	404cd0 <__sinit>
  404c10:	4b0c      	ldr	r3, [pc, #48]	; (404c44 <_fflush_r+0x48>)
  404c12:	429c      	cmp	r4, r3
  404c14:	d109      	bne.n	404c2a <_fflush_r+0x2e>
  404c16:	686c      	ldr	r4, [r5, #4]
  404c18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404c1c:	b17b      	cbz	r3, 404c3e <_fflush_r+0x42>
  404c1e:	4621      	mov	r1, r4
  404c20:	4628      	mov	r0, r5
  404c22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404c26:	f7ff bf61 	b.w	404aec <__sflush_r>
  404c2a:	4b07      	ldr	r3, [pc, #28]	; (404c48 <_fflush_r+0x4c>)
  404c2c:	429c      	cmp	r4, r3
  404c2e:	d101      	bne.n	404c34 <_fflush_r+0x38>
  404c30:	68ac      	ldr	r4, [r5, #8]
  404c32:	e7f1      	b.n	404c18 <_fflush_r+0x1c>
  404c34:	4b05      	ldr	r3, [pc, #20]	; (404c4c <_fflush_r+0x50>)
  404c36:	429c      	cmp	r4, r3
  404c38:	bf08      	it	eq
  404c3a:	68ec      	ldreq	r4, [r5, #12]
  404c3c:	e7ec      	b.n	404c18 <_fflush_r+0x1c>
  404c3e:	2000      	movs	r0, #0
  404c40:	bd38      	pop	{r3, r4, r5, pc}
  404c42:	bf00      	nop
  404c44:	00406150 	.word	0x00406150
  404c48:	00406170 	.word	0x00406170
  404c4c:	00406130 	.word	0x00406130

00404c50 <_cleanup_r>:
  404c50:	4901      	ldr	r1, [pc, #4]	; (404c58 <_cleanup_r+0x8>)
  404c52:	f000 b8a9 	b.w	404da8 <_fwalk_reent>
  404c56:	bf00      	nop
  404c58:	00404bfd 	.word	0x00404bfd

00404c5c <std.isra.0>:
  404c5c:	2300      	movs	r3, #0
  404c5e:	b510      	push	{r4, lr}
  404c60:	4604      	mov	r4, r0
  404c62:	6003      	str	r3, [r0, #0]
  404c64:	6043      	str	r3, [r0, #4]
  404c66:	6083      	str	r3, [r0, #8]
  404c68:	8181      	strh	r1, [r0, #12]
  404c6a:	6643      	str	r3, [r0, #100]	; 0x64
  404c6c:	81c2      	strh	r2, [r0, #14]
  404c6e:	6103      	str	r3, [r0, #16]
  404c70:	6143      	str	r3, [r0, #20]
  404c72:	6183      	str	r3, [r0, #24]
  404c74:	4619      	mov	r1, r3
  404c76:	2208      	movs	r2, #8
  404c78:	305c      	adds	r0, #92	; 0x5c
  404c7a:	f7fe fb9c 	bl	4033b6 <memset>
  404c7e:	4b05      	ldr	r3, [pc, #20]	; (404c94 <std.isra.0+0x38>)
  404c80:	6263      	str	r3, [r4, #36]	; 0x24
  404c82:	4b05      	ldr	r3, [pc, #20]	; (404c98 <std.isra.0+0x3c>)
  404c84:	62a3      	str	r3, [r4, #40]	; 0x28
  404c86:	4b05      	ldr	r3, [pc, #20]	; (404c9c <std.isra.0+0x40>)
  404c88:	62e3      	str	r3, [r4, #44]	; 0x2c
  404c8a:	4b05      	ldr	r3, [pc, #20]	; (404ca0 <std.isra.0+0x44>)
  404c8c:	6224      	str	r4, [r4, #32]
  404c8e:	6323      	str	r3, [r4, #48]	; 0x30
  404c90:	bd10      	pop	{r4, pc}
  404c92:	bf00      	nop
  404c94:	00405931 	.word	0x00405931
  404c98:	00405953 	.word	0x00405953
  404c9c:	0040598b 	.word	0x0040598b
  404ca0:	004059af 	.word	0x004059af

00404ca4 <__sfmoreglue>:
  404ca4:	b570      	push	{r4, r5, r6, lr}
  404ca6:	1e4a      	subs	r2, r1, #1
  404ca8:	2568      	movs	r5, #104	; 0x68
  404caa:	4355      	muls	r5, r2
  404cac:	460e      	mov	r6, r1
  404cae:	f105 0174 	add.w	r1, r5, #116	; 0x74
  404cb2:	f000 fc91 	bl	4055d8 <_malloc_r>
  404cb6:	4604      	mov	r4, r0
  404cb8:	b140      	cbz	r0, 404ccc <__sfmoreglue+0x28>
  404cba:	2100      	movs	r1, #0
  404cbc:	e880 0042 	stmia.w	r0, {r1, r6}
  404cc0:	300c      	adds	r0, #12
  404cc2:	60a0      	str	r0, [r4, #8]
  404cc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
  404cc8:	f7fe fb75 	bl	4033b6 <memset>
  404ccc:	4620      	mov	r0, r4
  404cce:	bd70      	pop	{r4, r5, r6, pc}

00404cd0 <__sinit>:
  404cd0:	6983      	ldr	r3, [r0, #24]
  404cd2:	b510      	push	{r4, lr}
  404cd4:	4604      	mov	r4, r0
  404cd6:	bb33      	cbnz	r3, 404d26 <__sinit+0x56>
  404cd8:	6483      	str	r3, [r0, #72]	; 0x48
  404cda:	64c3      	str	r3, [r0, #76]	; 0x4c
  404cdc:	6503      	str	r3, [r0, #80]	; 0x50
  404cde:	4b12      	ldr	r3, [pc, #72]	; (404d28 <__sinit+0x58>)
  404ce0:	4a12      	ldr	r2, [pc, #72]	; (404d2c <__sinit+0x5c>)
  404ce2:	681b      	ldr	r3, [r3, #0]
  404ce4:	6282      	str	r2, [r0, #40]	; 0x28
  404ce6:	4298      	cmp	r0, r3
  404ce8:	bf04      	itt	eq
  404cea:	2301      	moveq	r3, #1
  404cec:	6183      	streq	r3, [r0, #24]
  404cee:	f000 f81f 	bl	404d30 <__sfp>
  404cf2:	6060      	str	r0, [r4, #4]
  404cf4:	4620      	mov	r0, r4
  404cf6:	f000 f81b 	bl	404d30 <__sfp>
  404cfa:	60a0      	str	r0, [r4, #8]
  404cfc:	4620      	mov	r0, r4
  404cfe:	f000 f817 	bl	404d30 <__sfp>
  404d02:	2200      	movs	r2, #0
  404d04:	60e0      	str	r0, [r4, #12]
  404d06:	2104      	movs	r1, #4
  404d08:	6860      	ldr	r0, [r4, #4]
  404d0a:	f7ff ffa7 	bl	404c5c <std.isra.0>
  404d0e:	2201      	movs	r2, #1
  404d10:	2109      	movs	r1, #9
  404d12:	68a0      	ldr	r0, [r4, #8]
  404d14:	f7ff ffa2 	bl	404c5c <std.isra.0>
  404d18:	2202      	movs	r2, #2
  404d1a:	2112      	movs	r1, #18
  404d1c:	68e0      	ldr	r0, [r4, #12]
  404d1e:	f7ff ff9d 	bl	404c5c <std.isra.0>
  404d22:	2301      	movs	r3, #1
  404d24:	61a3      	str	r3, [r4, #24]
  404d26:	bd10      	pop	{r4, pc}
  404d28:	004060e8 	.word	0x004060e8
  404d2c:	00404c51 	.word	0x00404c51

00404d30 <__sfp>:
  404d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404d32:	4b1c      	ldr	r3, [pc, #112]	; (404da4 <__sfp+0x74>)
  404d34:	681e      	ldr	r6, [r3, #0]
  404d36:	69b3      	ldr	r3, [r6, #24]
  404d38:	4607      	mov	r7, r0
  404d3a:	b913      	cbnz	r3, 404d42 <__sfp+0x12>
  404d3c:	4630      	mov	r0, r6
  404d3e:	f7ff ffc7 	bl	404cd0 <__sinit>
  404d42:	3648      	adds	r6, #72	; 0x48
  404d44:	68b4      	ldr	r4, [r6, #8]
  404d46:	6873      	ldr	r3, [r6, #4]
  404d48:	3b01      	subs	r3, #1
  404d4a:	d503      	bpl.n	404d54 <__sfp+0x24>
  404d4c:	6833      	ldr	r3, [r6, #0]
  404d4e:	b133      	cbz	r3, 404d5e <__sfp+0x2e>
  404d50:	6836      	ldr	r6, [r6, #0]
  404d52:	e7f7      	b.n	404d44 <__sfp+0x14>
  404d54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  404d58:	b16d      	cbz	r5, 404d76 <__sfp+0x46>
  404d5a:	3468      	adds	r4, #104	; 0x68
  404d5c:	e7f4      	b.n	404d48 <__sfp+0x18>
  404d5e:	2104      	movs	r1, #4
  404d60:	4638      	mov	r0, r7
  404d62:	f7ff ff9f 	bl	404ca4 <__sfmoreglue>
  404d66:	6030      	str	r0, [r6, #0]
  404d68:	2800      	cmp	r0, #0
  404d6a:	d1f1      	bne.n	404d50 <__sfp+0x20>
  404d6c:	230c      	movs	r3, #12
  404d6e:	603b      	str	r3, [r7, #0]
  404d70:	4604      	mov	r4, r0
  404d72:	4620      	mov	r0, r4
  404d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d76:	f64f 73ff 	movw	r3, #65535	; 0xffff
  404d7a:	81e3      	strh	r3, [r4, #14]
  404d7c:	2301      	movs	r3, #1
  404d7e:	81a3      	strh	r3, [r4, #12]
  404d80:	6665      	str	r5, [r4, #100]	; 0x64
  404d82:	6025      	str	r5, [r4, #0]
  404d84:	60a5      	str	r5, [r4, #8]
  404d86:	6065      	str	r5, [r4, #4]
  404d88:	6125      	str	r5, [r4, #16]
  404d8a:	6165      	str	r5, [r4, #20]
  404d8c:	61a5      	str	r5, [r4, #24]
  404d8e:	2208      	movs	r2, #8
  404d90:	4629      	mov	r1, r5
  404d92:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  404d96:	f7fe fb0e 	bl	4033b6 <memset>
  404d9a:	6365      	str	r5, [r4, #52]	; 0x34
  404d9c:	63a5      	str	r5, [r4, #56]	; 0x38
  404d9e:	64a5      	str	r5, [r4, #72]	; 0x48
  404da0:	64e5      	str	r5, [r4, #76]	; 0x4c
  404da2:	e7e6      	b.n	404d72 <__sfp+0x42>
  404da4:	004060e8 	.word	0x004060e8

00404da8 <_fwalk_reent>:
  404da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404dac:	4680      	mov	r8, r0
  404dae:	4689      	mov	r9, r1
  404db0:	f100 0448 	add.w	r4, r0, #72	; 0x48
  404db4:	2600      	movs	r6, #0
  404db6:	b914      	cbnz	r4, 404dbe <_fwalk_reent+0x16>
  404db8:	4630      	mov	r0, r6
  404dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dbe:	68a5      	ldr	r5, [r4, #8]
  404dc0:	6867      	ldr	r7, [r4, #4]
  404dc2:	3f01      	subs	r7, #1
  404dc4:	d501      	bpl.n	404dca <_fwalk_reent+0x22>
  404dc6:	6824      	ldr	r4, [r4, #0]
  404dc8:	e7f5      	b.n	404db6 <_fwalk_reent+0xe>
  404dca:	89ab      	ldrh	r3, [r5, #12]
  404dcc:	2b01      	cmp	r3, #1
  404dce:	d907      	bls.n	404de0 <_fwalk_reent+0x38>
  404dd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  404dd4:	3301      	adds	r3, #1
  404dd6:	d003      	beq.n	404de0 <_fwalk_reent+0x38>
  404dd8:	4629      	mov	r1, r5
  404dda:	4640      	mov	r0, r8
  404ddc:	47c8      	blx	r9
  404dde:	4306      	orrs	r6, r0
  404de0:	3568      	adds	r5, #104	; 0x68
  404de2:	e7ee      	b.n	404dc2 <_fwalk_reent+0x1a>

00404de4 <_localeconv_r>:
  404de4:	4b04      	ldr	r3, [pc, #16]	; (404df8 <_localeconv_r+0x14>)
  404de6:	681b      	ldr	r3, [r3, #0]
  404de8:	6a18      	ldr	r0, [r3, #32]
  404dea:	4b04      	ldr	r3, [pc, #16]	; (404dfc <_localeconv_r+0x18>)
  404dec:	2800      	cmp	r0, #0
  404dee:	bf08      	it	eq
  404df0:	4618      	moveq	r0, r3
  404df2:	30f0      	adds	r0, #240	; 0xf0
  404df4:	4770      	bx	lr
  404df6:	bf00      	nop
  404df8:	20400048 	.word	0x20400048
  404dfc:	204000ac 	.word	0x204000ac

00404e00 <__swhatbuf_r>:
  404e00:	b570      	push	{r4, r5, r6, lr}
  404e02:	460e      	mov	r6, r1
  404e04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404e08:	2900      	cmp	r1, #0
  404e0a:	b090      	sub	sp, #64	; 0x40
  404e0c:	4614      	mov	r4, r2
  404e0e:	461d      	mov	r5, r3
  404e10:	da07      	bge.n	404e22 <__swhatbuf_r+0x22>
  404e12:	2300      	movs	r3, #0
  404e14:	602b      	str	r3, [r5, #0]
  404e16:	89b3      	ldrh	r3, [r6, #12]
  404e18:	061a      	lsls	r2, r3, #24
  404e1a:	d410      	bmi.n	404e3e <__swhatbuf_r+0x3e>
  404e1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404e20:	e00e      	b.n	404e40 <__swhatbuf_r+0x40>
  404e22:	aa01      	add	r2, sp, #4
  404e24:	f000 feaa 	bl	405b7c <_fstat_r>
  404e28:	2800      	cmp	r0, #0
  404e2a:	dbf2      	blt.n	404e12 <__swhatbuf_r+0x12>
  404e2c:	9a02      	ldr	r2, [sp, #8]
  404e2e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404e32:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  404e36:	425a      	negs	r2, r3
  404e38:	415a      	adcs	r2, r3
  404e3a:	602a      	str	r2, [r5, #0]
  404e3c:	e7ee      	b.n	404e1c <__swhatbuf_r+0x1c>
  404e3e:	2340      	movs	r3, #64	; 0x40
  404e40:	2000      	movs	r0, #0
  404e42:	6023      	str	r3, [r4, #0]
  404e44:	b010      	add	sp, #64	; 0x40
  404e46:	bd70      	pop	{r4, r5, r6, pc}

00404e48 <__smakebuf_r>:
  404e48:	898b      	ldrh	r3, [r1, #12]
  404e4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  404e4c:	079d      	lsls	r5, r3, #30
  404e4e:	4606      	mov	r6, r0
  404e50:	460c      	mov	r4, r1
  404e52:	d507      	bpl.n	404e64 <__smakebuf_r+0x1c>
  404e54:	f104 0347 	add.w	r3, r4, #71	; 0x47
  404e58:	6023      	str	r3, [r4, #0]
  404e5a:	6123      	str	r3, [r4, #16]
  404e5c:	2301      	movs	r3, #1
  404e5e:	6163      	str	r3, [r4, #20]
  404e60:	b002      	add	sp, #8
  404e62:	bd70      	pop	{r4, r5, r6, pc}
  404e64:	ab01      	add	r3, sp, #4
  404e66:	466a      	mov	r2, sp
  404e68:	f7ff ffca 	bl	404e00 <__swhatbuf_r>
  404e6c:	9900      	ldr	r1, [sp, #0]
  404e6e:	4605      	mov	r5, r0
  404e70:	4630      	mov	r0, r6
  404e72:	f000 fbb1 	bl	4055d8 <_malloc_r>
  404e76:	b948      	cbnz	r0, 404e8c <__smakebuf_r+0x44>
  404e78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e7c:	059a      	lsls	r2, r3, #22
  404e7e:	d4ef      	bmi.n	404e60 <__smakebuf_r+0x18>
  404e80:	f023 0303 	bic.w	r3, r3, #3
  404e84:	f043 0302 	orr.w	r3, r3, #2
  404e88:	81a3      	strh	r3, [r4, #12]
  404e8a:	e7e3      	b.n	404e54 <__smakebuf_r+0xc>
  404e8c:	4b0d      	ldr	r3, [pc, #52]	; (404ec4 <__smakebuf_r+0x7c>)
  404e8e:	62b3      	str	r3, [r6, #40]	; 0x28
  404e90:	89a3      	ldrh	r3, [r4, #12]
  404e92:	6020      	str	r0, [r4, #0]
  404e94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404e98:	81a3      	strh	r3, [r4, #12]
  404e9a:	9b00      	ldr	r3, [sp, #0]
  404e9c:	6163      	str	r3, [r4, #20]
  404e9e:	9b01      	ldr	r3, [sp, #4]
  404ea0:	6120      	str	r0, [r4, #16]
  404ea2:	b15b      	cbz	r3, 404ebc <__smakebuf_r+0x74>
  404ea4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404ea8:	4630      	mov	r0, r6
  404eaa:	f000 fe79 	bl	405ba0 <_isatty_r>
  404eae:	b128      	cbz	r0, 404ebc <__smakebuf_r+0x74>
  404eb0:	89a3      	ldrh	r3, [r4, #12]
  404eb2:	f023 0303 	bic.w	r3, r3, #3
  404eb6:	f043 0301 	orr.w	r3, r3, #1
  404eba:	81a3      	strh	r3, [r4, #12]
  404ebc:	89a3      	ldrh	r3, [r4, #12]
  404ebe:	431d      	orrs	r5, r3
  404ec0:	81a5      	strh	r5, [r4, #12]
  404ec2:	e7cd      	b.n	404e60 <__smakebuf_r+0x18>
  404ec4:	00404c51 	.word	0x00404c51

00404ec8 <malloc>:
  404ec8:	4b02      	ldr	r3, [pc, #8]	; (404ed4 <malloc+0xc>)
  404eca:	4601      	mov	r1, r0
  404ecc:	6818      	ldr	r0, [r3, #0]
  404ece:	f000 bb83 	b.w	4055d8 <_malloc_r>
  404ed2:	bf00      	nop
  404ed4:	20400048 	.word	0x20400048
	...

00404ee0 <memchr>:
  404ee0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404ee4:	2a10      	cmp	r2, #16
  404ee6:	db2b      	blt.n	404f40 <memchr+0x60>
  404ee8:	f010 0f07 	tst.w	r0, #7
  404eec:	d008      	beq.n	404f00 <memchr+0x20>
  404eee:	f810 3b01 	ldrb.w	r3, [r0], #1
  404ef2:	3a01      	subs	r2, #1
  404ef4:	428b      	cmp	r3, r1
  404ef6:	d02d      	beq.n	404f54 <memchr+0x74>
  404ef8:	f010 0f07 	tst.w	r0, #7
  404efc:	b342      	cbz	r2, 404f50 <memchr+0x70>
  404efe:	d1f6      	bne.n	404eee <memchr+0xe>
  404f00:	b4f0      	push	{r4, r5, r6, r7}
  404f02:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404f06:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404f0a:	f022 0407 	bic.w	r4, r2, #7
  404f0e:	f07f 0700 	mvns.w	r7, #0
  404f12:	2300      	movs	r3, #0
  404f14:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404f18:	3c08      	subs	r4, #8
  404f1a:	ea85 0501 	eor.w	r5, r5, r1
  404f1e:	ea86 0601 	eor.w	r6, r6, r1
  404f22:	fa85 f547 	uadd8	r5, r5, r7
  404f26:	faa3 f587 	sel	r5, r3, r7
  404f2a:	fa86 f647 	uadd8	r6, r6, r7
  404f2e:	faa5 f687 	sel	r6, r5, r7
  404f32:	b98e      	cbnz	r6, 404f58 <memchr+0x78>
  404f34:	d1ee      	bne.n	404f14 <memchr+0x34>
  404f36:	bcf0      	pop	{r4, r5, r6, r7}
  404f38:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404f3c:	f002 0207 	and.w	r2, r2, #7
  404f40:	b132      	cbz	r2, 404f50 <memchr+0x70>
  404f42:	f810 3b01 	ldrb.w	r3, [r0], #1
  404f46:	3a01      	subs	r2, #1
  404f48:	ea83 0301 	eor.w	r3, r3, r1
  404f4c:	b113      	cbz	r3, 404f54 <memchr+0x74>
  404f4e:	d1f8      	bne.n	404f42 <memchr+0x62>
  404f50:	2000      	movs	r0, #0
  404f52:	4770      	bx	lr
  404f54:	3801      	subs	r0, #1
  404f56:	4770      	bx	lr
  404f58:	2d00      	cmp	r5, #0
  404f5a:	bf06      	itte	eq
  404f5c:	4635      	moveq	r5, r6
  404f5e:	3803      	subeq	r0, #3
  404f60:	3807      	subne	r0, #7
  404f62:	f015 0f01 	tst.w	r5, #1
  404f66:	d107      	bne.n	404f78 <memchr+0x98>
  404f68:	3001      	adds	r0, #1
  404f6a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404f6e:	bf02      	ittt	eq
  404f70:	3001      	addeq	r0, #1
  404f72:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404f76:	3001      	addeq	r0, #1
  404f78:	bcf0      	pop	{r4, r5, r6, r7}
  404f7a:	3801      	subs	r0, #1
  404f7c:	4770      	bx	lr
  404f7e:	bf00      	nop

00404f80 <_Balloc>:
  404f80:	b570      	push	{r4, r5, r6, lr}
  404f82:	6a45      	ldr	r5, [r0, #36]	; 0x24
  404f84:	4604      	mov	r4, r0
  404f86:	460e      	mov	r6, r1
  404f88:	b93d      	cbnz	r5, 404f9a <_Balloc+0x1a>
  404f8a:	2010      	movs	r0, #16
  404f8c:	f7ff ff9c 	bl	404ec8 <malloc>
  404f90:	6260      	str	r0, [r4, #36]	; 0x24
  404f92:	6045      	str	r5, [r0, #4]
  404f94:	6085      	str	r5, [r0, #8]
  404f96:	6005      	str	r5, [r0, #0]
  404f98:	60c5      	str	r5, [r0, #12]
  404f9a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  404f9c:	68eb      	ldr	r3, [r5, #12]
  404f9e:	b183      	cbz	r3, 404fc2 <_Balloc+0x42>
  404fa0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404fa2:	68db      	ldr	r3, [r3, #12]
  404fa4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  404fa8:	b9b8      	cbnz	r0, 404fda <_Balloc+0x5a>
  404faa:	2101      	movs	r1, #1
  404fac:	fa01 f506 	lsl.w	r5, r1, r6
  404fb0:	1d6a      	adds	r2, r5, #5
  404fb2:	0092      	lsls	r2, r2, #2
  404fb4:	4620      	mov	r0, r4
  404fb6:	f000 fab3 	bl	405520 <_calloc_r>
  404fba:	b160      	cbz	r0, 404fd6 <_Balloc+0x56>
  404fbc:	6046      	str	r6, [r0, #4]
  404fbe:	6085      	str	r5, [r0, #8]
  404fc0:	e00e      	b.n	404fe0 <_Balloc+0x60>
  404fc2:	2221      	movs	r2, #33	; 0x21
  404fc4:	2104      	movs	r1, #4
  404fc6:	4620      	mov	r0, r4
  404fc8:	f000 faaa 	bl	405520 <_calloc_r>
  404fcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404fce:	60e8      	str	r0, [r5, #12]
  404fd0:	68db      	ldr	r3, [r3, #12]
  404fd2:	2b00      	cmp	r3, #0
  404fd4:	d1e4      	bne.n	404fa0 <_Balloc+0x20>
  404fd6:	2000      	movs	r0, #0
  404fd8:	bd70      	pop	{r4, r5, r6, pc}
  404fda:	6802      	ldr	r2, [r0, #0]
  404fdc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  404fe0:	2300      	movs	r3, #0
  404fe2:	6103      	str	r3, [r0, #16]
  404fe4:	60c3      	str	r3, [r0, #12]
  404fe6:	bd70      	pop	{r4, r5, r6, pc}

00404fe8 <_Bfree>:
  404fe8:	b570      	push	{r4, r5, r6, lr}
  404fea:	6a44      	ldr	r4, [r0, #36]	; 0x24
  404fec:	4606      	mov	r6, r0
  404fee:	460d      	mov	r5, r1
  404ff0:	b93c      	cbnz	r4, 405002 <_Bfree+0x1a>
  404ff2:	2010      	movs	r0, #16
  404ff4:	f7ff ff68 	bl	404ec8 <malloc>
  404ff8:	6270      	str	r0, [r6, #36]	; 0x24
  404ffa:	6044      	str	r4, [r0, #4]
  404ffc:	6084      	str	r4, [r0, #8]
  404ffe:	6004      	str	r4, [r0, #0]
  405000:	60c4      	str	r4, [r0, #12]
  405002:	b13d      	cbz	r5, 405014 <_Bfree+0x2c>
  405004:	6a73      	ldr	r3, [r6, #36]	; 0x24
  405006:	686a      	ldr	r2, [r5, #4]
  405008:	68db      	ldr	r3, [r3, #12]
  40500a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40500e:	6029      	str	r1, [r5, #0]
  405010:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405014:	bd70      	pop	{r4, r5, r6, pc}

00405016 <__multadd>:
  405016:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40501a:	690d      	ldr	r5, [r1, #16]
  40501c:	461f      	mov	r7, r3
  40501e:	4606      	mov	r6, r0
  405020:	460c      	mov	r4, r1
  405022:	f101 0e14 	add.w	lr, r1, #20
  405026:	2300      	movs	r3, #0
  405028:	f8de 0000 	ldr.w	r0, [lr]
  40502c:	b281      	uxth	r1, r0
  40502e:	fb02 7101 	mla	r1, r2, r1, r7
  405032:	0c0f      	lsrs	r7, r1, #16
  405034:	0c00      	lsrs	r0, r0, #16
  405036:	fb02 7000 	mla	r0, r2, r0, r7
  40503a:	b289      	uxth	r1, r1
  40503c:	3301      	adds	r3, #1
  40503e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  405042:	429d      	cmp	r5, r3
  405044:	ea4f 4710 	mov.w	r7, r0, lsr #16
  405048:	f84e 1b04 	str.w	r1, [lr], #4
  40504c:	dcec      	bgt.n	405028 <__multadd+0x12>
  40504e:	b1d7      	cbz	r7, 405086 <__multadd+0x70>
  405050:	68a3      	ldr	r3, [r4, #8]
  405052:	429d      	cmp	r5, r3
  405054:	db12      	blt.n	40507c <__multadd+0x66>
  405056:	6861      	ldr	r1, [r4, #4]
  405058:	4630      	mov	r0, r6
  40505a:	3101      	adds	r1, #1
  40505c:	f7ff ff90 	bl	404f80 <_Balloc>
  405060:	6922      	ldr	r2, [r4, #16]
  405062:	3202      	adds	r2, #2
  405064:	f104 010c 	add.w	r1, r4, #12
  405068:	4680      	mov	r8, r0
  40506a:	0092      	lsls	r2, r2, #2
  40506c:	300c      	adds	r0, #12
  40506e:	f7fe f997 	bl	4033a0 <memcpy>
  405072:	4621      	mov	r1, r4
  405074:	4630      	mov	r0, r6
  405076:	f7ff ffb7 	bl	404fe8 <_Bfree>
  40507a:	4644      	mov	r4, r8
  40507c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  405080:	3501      	adds	r5, #1
  405082:	615f      	str	r7, [r3, #20]
  405084:	6125      	str	r5, [r4, #16]
  405086:	4620      	mov	r0, r4
  405088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040508c <__hi0bits>:
  40508c:	0c02      	lsrs	r2, r0, #16
  40508e:	0412      	lsls	r2, r2, #16
  405090:	4603      	mov	r3, r0
  405092:	b9b2      	cbnz	r2, 4050c2 <__hi0bits+0x36>
  405094:	0403      	lsls	r3, r0, #16
  405096:	2010      	movs	r0, #16
  405098:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40509c:	bf04      	itt	eq
  40509e:	021b      	lsleq	r3, r3, #8
  4050a0:	3008      	addeq	r0, #8
  4050a2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4050a6:	bf04      	itt	eq
  4050a8:	011b      	lsleq	r3, r3, #4
  4050aa:	3004      	addeq	r0, #4
  4050ac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4050b0:	bf04      	itt	eq
  4050b2:	009b      	lsleq	r3, r3, #2
  4050b4:	3002      	addeq	r0, #2
  4050b6:	2b00      	cmp	r3, #0
  4050b8:	db06      	blt.n	4050c8 <__hi0bits+0x3c>
  4050ba:	005b      	lsls	r3, r3, #1
  4050bc:	d503      	bpl.n	4050c6 <__hi0bits+0x3a>
  4050be:	3001      	adds	r0, #1
  4050c0:	4770      	bx	lr
  4050c2:	2000      	movs	r0, #0
  4050c4:	e7e8      	b.n	405098 <__hi0bits+0xc>
  4050c6:	2020      	movs	r0, #32
  4050c8:	4770      	bx	lr

004050ca <__lo0bits>:
  4050ca:	6803      	ldr	r3, [r0, #0]
  4050cc:	f013 0207 	ands.w	r2, r3, #7
  4050d0:	4601      	mov	r1, r0
  4050d2:	d00b      	beq.n	4050ec <__lo0bits+0x22>
  4050d4:	07da      	lsls	r2, r3, #31
  4050d6:	d423      	bmi.n	405120 <__lo0bits+0x56>
  4050d8:	0798      	lsls	r0, r3, #30
  4050da:	bf49      	itett	mi
  4050dc:	085b      	lsrmi	r3, r3, #1
  4050de:	089b      	lsrpl	r3, r3, #2
  4050e0:	2001      	movmi	r0, #1
  4050e2:	600b      	strmi	r3, [r1, #0]
  4050e4:	bf5c      	itt	pl
  4050e6:	600b      	strpl	r3, [r1, #0]
  4050e8:	2002      	movpl	r0, #2
  4050ea:	4770      	bx	lr
  4050ec:	b298      	uxth	r0, r3
  4050ee:	b9a8      	cbnz	r0, 40511c <__lo0bits+0x52>
  4050f0:	0c1b      	lsrs	r3, r3, #16
  4050f2:	2010      	movs	r0, #16
  4050f4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4050f8:	bf04      	itt	eq
  4050fa:	0a1b      	lsreq	r3, r3, #8
  4050fc:	3008      	addeq	r0, #8
  4050fe:	071a      	lsls	r2, r3, #28
  405100:	bf04      	itt	eq
  405102:	091b      	lsreq	r3, r3, #4
  405104:	3004      	addeq	r0, #4
  405106:	079a      	lsls	r2, r3, #30
  405108:	bf04      	itt	eq
  40510a:	089b      	lsreq	r3, r3, #2
  40510c:	3002      	addeq	r0, #2
  40510e:	07da      	lsls	r2, r3, #31
  405110:	d402      	bmi.n	405118 <__lo0bits+0x4e>
  405112:	085b      	lsrs	r3, r3, #1
  405114:	d006      	beq.n	405124 <__lo0bits+0x5a>
  405116:	3001      	adds	r0, #1
  405118:	600b      	str	r3, [r1, #0]
  40511a:	4770      	bx	lr
  40511c:	4610      	mov	r0, r2
  40511e:	e7e9      	b.n	4050f4 <__lo0bits+0x2a>
  405120:	2000      	movs	r0, #0
  405122:	4770      	bx	lr
  405124:	2020      	movs	r0, #32
  405126:	4770      	bx	lr

00405128 <__i2b>:
  405128:	b510      	push	{r4, lr}
  40512a:	460c      	mov	r4, r1
  40512c:	2101      	movs	r1, #1
  40512e:	f7ff ff27 	bl	404f80 <_Balloc>
  405132:	2201      	movs	r2, #1
  405134:	6144      	str	r4, [r0, #20]
  405136:	6102      	str	r2, [r0, #16]
  405138:	bd10      	pop	{r4, pc}

0040513a <__multiply>:
  40513a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40513e:	4614      	mov	r4, r2
  405140:	690a      	ldr	r2, [r1, #16]
  405142:	6923      	ldr	r3, [r4, #16]
  405144:	429a      	cmp	r2, r3
  405146:	bfb8      	it	lt
  405148:	460b      	movlt	r3, r1
  40514a:	4689      	mov	r9, r1
  40514c:	bfbc      	itt	lt
  40514e:	46a1      	movlt	r9, r4
  405150:	461c      	movlt	r4, r3
  405152:	f8d9 7010 	ldr.w	r7, [r9, #16]
  405156:	f8d4 a010 	ldr.w	sl, [r4, #16]
  40515a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40515e:	f8d9 1004 	ldr.w	r1, [r9, #4]
  405162:	eb07 060a 	add.w	r6, r7, sl
  405166:	429e      	cmp	r6, r3
  405168:	bfc8      	it	gt
  40516a:	3101      	addgt	r1, #1
  40516c:	f7ff ff08 	bl	404f80 <_Balloc>
  405170:	f100 0514 	add.w	r5, r0, #20
  405174:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  405178:	462b      	mov	r3, r5
  40517a:	2200      	movs	r2, #0
  40517c:	4543      	cmp	r3, r8
  40517e:	d316      	bcc.n	4051ae <__multiply+0x74>
  405180:	f104 0214 	add.w	r2, r4, #20
  405184:	f109 0114 	add.w	r1, r9, #20
  405188:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  40518c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  405190:	9301      	str	r3, [sp, #4]
  405192:	9c01      	ldr	r4, [sp, #4]
  405194:	4294      	cmp	r4, r2
  405196:	4613      	mov	r3, r2
  405198:	d80c      	bhi.n	4051b4 <__multiply+0x7a>
  40519a:	2e00      	cmp	r6, #0
  40519c:	dd03      	ble.n	4051a6 <__multiply+0x6c>
  40519e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  4051a2:	2b00      	cmp	r3, #0
  4051a4:	d054      	beq.n	405250 <__multiply+0x116>
  4051a6:	6106      	str	r6, [r0, #16]
  4051a8:	b003      	add	sp, #12
  4051aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051ae:	f843 2b04 	str.w	r2, [r3], #4
  4051b2:	e7e3      	b.n	40517c <__multiply+0x42>
  4051b4:	f8b3 a000 	ldrh.w	sl, [r3]
  4051b8:	3204      	adds	r2, #4
  4051ba:	f1ba 0f00 	cmp.w	sl, #0
  4051be:	d020      	beq.n	405202 <__multiply+0xc8>
  4051c0:	46ae      	mov	lr, r5
  4051c2:	4689      	mov	r9, r1
  4051c4:	f04f 0c00 	mov.w	ip, #0
  4051c8:	f859 4b04 	ldr.w	r4, [r9], #4
  4051cc:	f8be b000 	ldrh.w	fp, [lr]
  4051d0:	b2a3      	uxth	r3, r4
  4051d2:	fb0a b303 	mla	r3, sl, r3, fp
  4051d6:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  4051da:	f8de 4000 	ldr.w	r4, [lr]
  4051de:	4463      	add	r3, ip
  4051e0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  4051e4:	fb0a c40b 	mla	r4, sl, fp, ip
  4051e8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  4051ec:	b29b      	uxth	r3, r3
  4051ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  4051f2:	454f      	cmp	r7, r9
  4051f4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  4051f8:	f84e 3b04 	str.w	r3, [lr], #4
  4051fc:	d8e4      	bhi.n	4051c8 <__multiply+0x8e>
  4051fe:	f8ce c000 	str.w	ip, [lr]
  405202:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  405206:	f1b9 0f00 	cmp.w	r9, #0
  40520a:	d01f      	beq.n	40524c <__multiply+0x112>
  40520c:	682b      	ldr	r3, [r5, #0]
  40520e:	46ae      	mov	lr, r5
  405210:	468c      	mov	ip, r1
  405212:	f04f 0a00 	mov.w	sl, #0
  405216:	f8bc 4000 	ldrh.w	r4, [ip]
  40521a:	f8be b002 	ldrh.w	fp, [lr, #2]
  40521e:	fb09 b404 	mla	r4, r9, r4, fp
  405222:	44a2      	add	sl, r4
  405224:	b29b      	uxth	r3, r3
  405226:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  40522a:	f84e 3b04 	str.w	r3, [lr], #4
  40522e:	f85c 3b04 	ldr.w	r3, [ip], #4
  405232:	f8be 4000 	ldrh.w	r4, [lr]
  405236:	0c1b      	lsrs	r3, r3, #16
  405238:	fb09 4303 	mla	r3, r9, r3, r4
  40523c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  405240:	4567      	cmp	r7, ip
  405242:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  405246:	d8e6      	bhi.n	405216 <__multiply+0xdc>
  405248:	f8ce 3000 	str.w	r3, [lr]
  40524c:	3504      	adds	r5, #4
  40524e:	e7a0      	b.n	405192 <__multiply+0x58>
  405250:	3e01      	subs	r6, #1
  405252:	e7a2      	b.n	40519a <__multiply+0x60>

00405254 <__pow5mult>:
  405254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405258:	4615      	mov	r5, r2
  40525a:	f012 0203 	ands.w	r2, r2, #3
  40525e:	4606      	mov	r6, r0
  405260:	460f      	mov	r7, r1
  405262:	d007      	beq.n	405274 <__pow5mult+0x20>
  405264:	3a01      	subs	r2, #1
  405266:	4c21      	ldr	r4, [pc, #132]	; (4052ec <__pow5mult+0x98>)
  405268:	2300      	movs	r3, #0
  40526a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  40526e:	f7ff fed2 	bl	405016 <__multadd>
  405272:	4607      	mov	r7, r0
  405274:	10ad      	asrs	r5, r5, #2
  405276:	d035      	beq.n	4052e4 <__pow5mult+0x90>
  405278:	6a74      	ldr	r4, [r6, #36]	; 0x24
  40527a:	b93c      	cbnz	r4, 40528c <__pow5mult+0x38>
  40527c:	2010      	movs	r0, #16
  40527e:	f7ff fe23 	bl	404ec8 <malloc>
  405282:	6270      	str	r0, [r6, #36]	; 0x24
  405284:	6044      	str	r4, [r0, #4]
  405286:	6084      	str	r4, [r0, #8]
  405288:	6004      	str	r4, [r0, #0]
  40528a:	60c4      	str	r4, [r0, #12]
  40528c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  405290:	f8d8 4008 	ldr.w	r4, [r8, #8]
  405294:	b94c      	cbnz	r4, 4052aa <__pow5mult+0x56>
  405296:	f240 2171 	movw	r1, #625	; 0x271
  40529a:	4630      	mov	r0, r6
  40529c:	f7ff ff44 	bl	405128 <__i2b>
  4052a0:	2300      	movs	r3, #0
  4052a2:	f8c8 0008 	str.w	r0, [r8, #8]
  4052a6:	4604      	mov	r4, r0
  4052a8:	6003      	str	r3, [r0, #0]
  4052aa:	f04f 0800 	mov.w	r8, #0
  4052ae:	07eb      	lsls	r3, r5, #31
  4052b0:	d50a      	bpl.n	4052c8 <__pow5mult+0x74>
  4052b2:	4639      	mov	r1, r7
  4052b4:	4622      	mov	r2, r4
  4052b6:	4630      	mov	r0, r6
  4052b8:	f7ff ff3f 	bl	40513a <__multiply>
  4052bc:	4639      	mov	r1, r7
  4052be:	4681      	mov	r9, r0
  4052c0:	4630      	mov	r0, r6
  4052c2:	f7ff fe91 	bl	404fe8 <_Bfree>
  4052c6:	464f      	mov	r7, r9
  4052c8:	106d      	asrs	r5, r5, #1
  4052ca:	d00b      	beq.n	4052e4 <__pow5mult+0x90>
  4052cc:	6820      	ldr	r0, [r4, #0]
  4052ce:	b938      	cbnz	r0, 4052e0 <__pow5mult+0x8c>
  4052d0:	4622      	mov	r2, r4
  4052d2:	4621      	mov	r1, r4
  4052d4:	4630      	mov	r0, r6
  4052d6:	f7ff ff30 	bl	40513a <__multiply>
  4052da:	6020      	str	r0, [r4, #0]
  4052dc:	f8c0 8000 	str.w	r8, [r0]
  4052e0:	4604      	mov	r4, r0
  4052e2:	e7e4      	b.n	4052ae <__pow5mult+0x5a>
  4052e4:	4638      	mov	r0, r7
  4052e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4052ea:	bf00      	nop
  4052ec:	00406280 	.word	0x00406280

004052f0 <__lshift>:
  4052f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4052f4:	460c      	mov	r4, r1
  4052f6:	ea4f 1a62 	mov.w	sl, r2, asr #5
  4052fa:	6923      	ldr	r3, [r4, #16]
  4052fc:	6849      	ldr	r1, [r1, #4]
  4052fe:	eb0a 0903 	add.w	r9, sl, r3
  405302:	68a3      	ldr	r3, [r4, #8]
  405304:	4607      	mov	r7, r0
  405306:	4616      	mov	r6, r2
  405308:	f109 0501 	add.w	r5, r9, #1
  40530c:	42ab      	cmp	r3, r5
  40530e:	db31      	blt.n	405374 <__lshift+0x84>
  405310:	4638      	mov	r0, r7
  405312:	f7ff fe35 	bl	404f80 <_Balloc>
  405316:	2200      	movs	r2, #0
  405318:	4680      	mov	r8, r0
  40531a:	f100 0314 	add.w	r3, r0, #20
  40531e:	4611      	mov	r1, r2
  405320:	4552      	cmp	r2, sl
  405322:	db2a      	blt.n	40537a <__lshift+0x8a>
  405324:	6920      	ldr	r0, [r4, #16]
  405326:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  40532a:	f104 0114 	add.w	r1, r4, #20
  40532e:	f016 021f 	ands.w	r2, r6, #31
  405332:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  405336:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  40533a:	d022      	beq.n	405382 <__lshift+0x92>
  40533c:	f1c2 0c20 	rsb	ip, r2, #32
  405340:	2000      	movs	r0, #0
  405342:	680e      	ldr	r6, [r1, #0]
  405344:	4096      	lsls	r6, r2
  405346:	4330      	orrs	r0, r6
  405348:	f843 0b04 	str.w	r0, [r3], #4
  40534c:	f851 0b04 	ldr.w	r0, [r1], #4
  405350:	458e      	cmp	lr, r1
  405352:	fa20 f00c 	lsr.w	r0, r0, ip
  405356:	d8f4      	bhi.n	405342 <__lshift+0x52>
  405358:	6018      	str	r0, [r3, #0]
  40535a:	b108      	cbz	r0, 405360 <__lshift+0x70>
  40535c:	f109 0502 	add.w	r5, r9, #2
  405360:	3d01      	subs	r5, #1
  405362:	4638      	mov	r0, r7
  405364:	f8c8 5010 	str.w	r5, [r8, #16]
  405368:	4621      	mov	r1, r4
  40536a:	f7ff fe3d 	bl	404fe8 <_Bfree>
  40536e:	4640      	mov	r0, r8
  405370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405374:	3101      	adds	r1, #1
  405376:	005b      	lsls	r3, r3, #1
  405378:	e7c8      	b.n	40530c <__lshift+0x1c>
  40537a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40537e:	3201      	adds	r2, #1
  405380:	e7ce      	b.n	405320 <__lshift+0x30>
  405382:	3b04      	subs	r3, #4
  405384:	f851 2b04 	ldr.w	r2, [r1], #4
  405388:	f843 2f04 	str.w	r2, [r3, #4]!
  40538c:	458e      	cmp	lr, r1
  40538e:	d8f9      	bhi.n	405384 <__lshift+0x94>
  405390:	e7e6      	b.n	405360 <__lshift+0x70>

00405392 <__mcmp>:
  405392:	6903      	ldr	r3, [r0, #16]
  405394:	690a      	ldr	r2, [r1, #16]
  405396:	1a9b      	subs	r3, r3, r2
  405398:	b530      	push	{r4, r5, lr}
  40539a:	d10c      	bne.n	4053b6 <__mcmp+0x24>
  40539c:	0092      	lsls	r2, r2, #2
  40539e:	3014      	adds	r0, #20
  4053a0:	3114      	adds	r1, #20
  4053a2:	1884      	adds	r4, r0, r2
  4053a4:	4411      	add	r1, r2
  4053a6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  4053aa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4053ae:	4295      	cmp	r5, r2
  4053b0:	d003      	beq.n	4053ba <__mcmp+0x28>
  4053b2:	d305      	bcc.n	4053c0 <__mcmp+0x2e>
  4053b4:	2301      	movs	r3, #1
  4053b6:	4618      	mov	r0, r3
  4053b8:	bd30      	pop	{r4, r5, pc}
  4053ba:	42a0      	cmp	r0, r4
  4053bc:	d3f3      	bcc.n	4053a6 <__mcmp+0x14>
  4053be:	e7fa      	b.n	4053b6 <__mcmp+0x24>
  4053c0:	f04f 33ff 	mov.w	r3, #4294967295
  4053c4:	e7f7      	b.n	4053b6 <__mcmp+0x24>

004053c6 <__mdiff>:
  4053c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4053ca:	460d      	mov	r5, r1
  4053cc:	4607      	mov	r7, r0
  4053ce:	4611      	mov	r1, r2
  4053d0:	4628      	mov	r0, r5
  4053d2:	4614      	mov	r4, r2
  4053d4:	f7ff ffdd 	bl	405392 <__mcmp>
  4053d8:	1e06      	subs	r6, r0, #0
  4053da:	d108      	bne.n	4053ee <__mdiff+0x28>
  4053dc:	4631      	mov	r1, r6
  4053de:	4638      	mov	r0, r7
  4053e0:	f7ff fdce 	bl	404f80 <_Balloc>
  4053e4:	2301      	movs	r3, #1
  4053e6:	6103      	str	r3, [r0, #16]
  4053e8:	6146      	str	r6, [r0, #20]
  4053ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053ee:	bfa4      	itt	ge
  4053f0:	4623      	movge	r3, r4
  4053f2:	462c      	movge	r4, r5
  4053f4:	4638      	mov	r0, r7
  4053f6:	6861      	ldr	r1, [r4, #4]
  4053f8:	bfa6      	itte	ge
  4053fa:	461d      	movge	r5, r3
  4053fc:	2600      	movge	r6, #0
  4053fe:	2601      	movlt	r6, #1
  405400:	f7ff fdbe 	bl	404f80 <_Balloc>
  405404:	692b      	ldr	r3, [r5, #16]
  405406:	60c6      	str	r6, [r0, #12]
  405408:	6926      	ldr	r6, [r4, #16]
  40540a:	f105 0914 	add.w	r9, r5, #20
  40540e:	f104 0214 	add.w	r2, r4, #20
  405412:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  405416:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  40541a:	f100 0514 	add.w	r5, r0, #20
  40541e:	f04f 0c00 	mov.w	ip, #0
  405422:	f852 ab04 	ldr.w	sl, [r2], #4
  405426:	f859 4b04 	ldr.w	r4, [r9], #4
  40542a:	fa1c f18a 	uxtah	r1, ip, sl
  40542e:	b2a3      	uxth	r3, r4
  405430:	1ac9      	subs	r1, r1, r3
  405432:	0c23      	lsrs	r3, r4, #16
  405434:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  405438:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40543c:	b289      	uxth	r1, r1
  40543e:	ea4f 4c23 	mov.w	ip, r3, asr #16
  405442:	45c8      	cmp	r8, r9
  405444:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  405448:	4696      	mov	lr, r2
  40544a:	f845 3b04 	str.w	r3, [r5], #4
  40544e:	d8e8      	bhi.n	405422 <__mdiff+0x5c>
  405450:	45be      	cmp	lr, r7
  405452:	d305      	bcc.n	405460 <__mdiff+0x9a>
  405454:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405458:	b18b      	cbz	r3, 40547e <__mdiff+0xb8>
  40545a:	6106      	str	r6, [r0, #16]
  40545c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405460:	f85e 1b04 	ldr.w	r1, [lr], #4
  405464:	fa1c f381 	uxtah	r3, ip, r1
  405468:	141a      	asrs	r2, r3, #16
  40546a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  40546e:	b29b      	uxth	r3, r3
  405470:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405474:	ea4f 4c22 	mov.w	ip, r2, asr #16
  405478:	f845 3b04 	str.w	r3, [r5], #4
  40547c:	e7e8      	b.n	405450 <__mdiff+0x8a>
  40547e:	3e01      	subs	r6, #1
  405480:	e7e8      	b.n	405454 <__mdiff+0x8e>

00405482 <__d2b>:
  405482:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  405486:	2101      	movs	r1, #1
  405488:	461c      	mov	r4, r3
  40548a:	4690      	mov	r8, r2
  40548c:	9e08      	ldr	r6, [sp, #32]
  40548e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405490:	f7ff fd76 	bl	404f80 <_Balloc>
  405494:	f3c4 0213 	ubfx	r2, r4, #0, #20
  405498:	f3c4 540a 	ubfx	r4, r4, #20, #11
  40549c:	4607      	mov	r7, r0
  40549e:	bb34      	cbnz	r4, 4054ee <__d2b+0x6c>
  4054a0:	9201      	str	r2, [sp, #4]
  4054a2:	f1b8 0f00 	cmp.w	r8, #0
  4054a6:	d027      	beq.n	4054f8 <__d2b+0x76>
  4054a8:	a802      	add	r0, sp, #8
  4054aa:	f840 8d08 	str.w	r8, [r0, #-8]!
  4054ae:	f7ff fe0c 	bl	4050ca <__lo0bits>
  4054b2:	9900      	ldr	r1, [sp, #0]
  4054b4:	b1f0      	cbz	r0, 4054f4 <__d2b+0x72>
  4054b6:	9a01      	ldr	r2, [sp, #4]
  4054b8:	f1c0 0320 	rsb	r3, r0, #32
  4054bc:	fa02 f303 	lsl.w	r3, r2, r3
  4054c0:	430b      	orrs	r3, r1
  4054c2:	40c2      	lsrs	r2, r0
  4054c4:	617b      	str	r3, [r7, #20]
  4054c6:	9201      	str	r2, [sp, #4]
  4054c8:	9b01      	ldr	r3, [sp, #4]
  4054ca:	61bb      	str	r3, [r7, #24]
  4054cc:	2b00      	cmp	r3, #0
  4054ce:	bf14      	ite	ne
  4054d0:	2102      	movne	r1, #2
  4054d2:	2101      	moveq	r1, #1
  4054d4:	6139      	str	r1, [r7, #16]
  4054d6:	b1c4      	cbz	r4, 40550a <__d2b+0x88>
  4054d8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  4054dc:	4404      	add	r4, r0
  4054de:	6034      	str	r4, [r6, #0]
  4054e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4054e4:	6028      	str	r0, [r5, #0]
  4054e6:	4638      	mov	r0, r7
  4054e8:	b002      	add	sp, #8
  4054ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054ee:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  4054f2:	e7d5      	b.n	4054a0 <__d2b+0x1e>
  4054f4:	6179      	str	r1, [r7, #20]
  4054f6:	e7e7      	b.n	4054c8 <__d2b+0x46>
  4054f8:	a801      	add	r0, sp, #4
  4054fa:	f7ff fde6 	bl	4050ca <__lo0bits>
  4054fe:	9b01      	ldr	r3, [sp, #4]
  405500:	617b      	str	r3, [r7, #20]
  405502:	2101      	movs	r1, #1
  405504:	6139      	str	r1, [r7, #16]
  405506:	3020      	adds	r0, #32
  405508:	e7e5      	b.n	4054d6 <__d2b+0x54>
  40550a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  40550e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405512:	6030      	str	r0, [r6, #0]
  405514:	6918      	ldr	r0, [r3, #16]
  405516:	f7ff fdb9 	bl	40508c <__hi0bits>
  40551a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40551e:	e7e1      	b.n	4054e4 <__d2b+0x62>

00405520 <_calloc_r>:
  405520:	b538      	push	{r3, r4, r5, lr}
  405522:	fb02 f401 	mul.w	r4, r2, r1
  405526:	4621      	mov	r1, r4
  405528:	f000 f856 	bl	4055d8 <_malloc_r>
  40552c:	4605      	mov	r5, r0
  40552e:	b118      	cbz	r0, 405538 <_calloc_r+0x18>
  405530:	4622      	mov	r2, r4
  405532:	2100      	movs	r1, #0
  405534:	f7fd ff3f 	bl	4033b6 <memset>
  405538:	4628      	mov	r0, r5
  40553a:	bd38      	pop	{r3, r4, r5, pc}

0040553c <_free_r>:
  40553c:	b538      	push	{r3, r4, r5, lr}
  40553e:	4605      	mov	r5, r0
  405540:	2900      	cmp	r1, #0
  405542:	d045      	beq.n	4055d0 <_free_r+0x94>
  405544:	f851 3c04 	ldr.w	r3, [r1, #-4]
  405548:	1f0c      	subs	r4, r1, #4
  40554a:	2b00      	cmp	r3, #0
  40554c:	bfb8      	it	lt
  40554e:	18e4      	addlt	r4, r4, r3
  405550:	f000 fb5a 	bl	405c08 <__malloc_lock>
  405554:	4a1f      	ldr	r2, [pc, #124]	; (4055d4 <_free_r+0x98>)
  405556:	6813      	ldr	r3, [r2, #0]
  405558:	4610      	mov	r0, r2
  40555a:	b933      	cbnz	r3, 40556a <_free_r+0x2e>
  40555c:	6063      	str	r3, [r4, #4]
  40555e:	6014      	str	r4, [r2, #0]
  405560:	4628      	mov	r0, r5
  405562:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405566:	f000 bb50 	b.w	405c0a <__malloc_unlock>
  40556a:	42a3      	cmp	r3, r4
  40556c:	d90c      	bls.n	405588 <_free_r+0x4c>
  40556e:	6821      	ldr	r1, [r4, #0]
  405570:	1862      	adds	r2, r4, r1
  405572:	4293      	cmp	r3, r2
  405574:	bf04      	itt	eq
  405576:	681a      	ldreq	r2, [r3, #0]
  405578:	685b      	ldreq	r3, [r3, #4]
  40557a:	6063      	str	r3, [r4, #4]
  40557c:	bf04      	itt	eq
  40557e:	1852      	addeq	r2, r2, r1
  405580:	6022      	streq	r2, [r4, #0]
  405582:	6004      	str	r4, [r0, #0]
  405584:	e7ec      	b.n	405560 <_free_r+0x24>
  405586:	4613      	mov	r3, r2
  405588:	685a      	ldr	r2, [r3, #4]
  40558a:	b10a      	cbz	r2, 405590 <_free_r+0x54>
  40558c:	42a2      	cmp	r2, r4
  40558e:	d9fa      	bls.n	405586 <_free_r+0x4a>
  405590:	6819      	ldr	r1, [r3, #0]
  405592:	1858      	adds	r0, r3, r1
  405594:	42a0      	cmp	r0, r4
  405596:	d10b      	bne.n	4055b0 <_free_r+0x74>
  405598:	6820      	ldr	r0, [r4, #0]
  40559a:	4401      	add	r1, r0
  40559c:	1858      	adds	r0, r3, r1
  40559e:	4282      	cmp	r2, r0
  4055a0:	6019      	str	r1, [r3, #0]
  4055a2:	d1dd      	bne.n	405560 <_free_r+0x24>
  4055a4:	6810      	ldr	r0, [r2, #0]
  4055a6:	6852      	ldr	r2, [r2, #4]
  4055a8:	605a      	str	r2, [r3, #4]
  4055aa:	4401      	add	r1, r0
  4055ac:	6019      	str	r1, [r3, #0]
  4055ae:	e7d7      	b.n	405560 <_free_r+0x24>
  4055b0:	d902      	bls.n	4055b8 <_free_r+0x7c>
  4055b2:	230c      	movs	r3, #12
  4055b4:	602b      	str	r3, [r5, #0]
  4055b6:	e7d3      	b.n	405560 <_free_r+0x24>
  4055b8:	6820      	ldr	r0, [r4, #0]
  4055ba:	1821      	adds	r1, r4, r0
  4055bc:	428a      	cmp	r2, r1
  4055be:	bf04      	itt	eq
  4055c0:	6811      	ldreq	r1, [r2, #0]
  4055c2:	6852      	ldreq	r2, [r2, #4]
  4055c4:	6062      	str	r2, [r4, #4]
  4055c6:	bf04      	itt	eq
  4055c8:	1809      	addeq	r1, r1, r0
  4055ca:	6021      	streq	r1, [r4, #0]
  4055cc:	605c      	str	r4, [r3, #4]
  4055ce:	e7c7      	b.n	405560 <_free_r+0x24>
  4055d0:	bd38      	pop	{r3, r4, r5, pc}
  4055d2:	bf00      	nop
  4055d4:	204004c4 	.word	0x204004c4

004055d8 <_malloc_r>:
  4055d8:	b570      	push	{r4, r5, r6, lr}
  4055da:	1ccd      	adds	r5, r1, #3
  4055dc:	f025 0503 	bic.w	r5, r5, #3
  4055e0:	3508      	adds	r5, #8
  4055e2:	2d0c      	cmp	r5, #12
  4055e4:	bf38      	it	cc
  4055e6:	250c      	movcc	r5, #12
  4055e8:	2d00      	cmp	r5, #0
  4055ea:	4606      	mov	r6, r0
  4055ec:	db01      	blt.n	4055f2 <_malloc_r+0x1a>
  4055ee:	42a9      	cmp	r1, r5
  4055f0:	d903      	bls.n	4055fa <_malloc_r+0x22>
  4055f2:	230c      	movs	r3, #12
  4055f4:	6033      	str	r3, [r6, #0]
  4055f6:	2000      	movs	r0, #0
  4055f8:	bd70      	pop	{r4, r5, r6, pc}
  4055fa:	f000 fb05 	bl	405c08 <__malloc_lock>
  4055fe:	4a23      	ldr	r2, [pc, #140]	; (40568c <_malloc_r+0xb4>)
  405600:	6814      	ldr	r4, [r2, #0]
  405602:	4621      	mov	r1, r4
  405604:	b991      	cbnz	r1, 40562c <_malloc_r+0x54>
  405606:	4c22      	ldr	r4, [pc, #136]	; (405690 <_malloc_r+0xb8>)
  405608:	6823      	ldr	r3, [r4, #0]
  40560a:	b91b      	cbnz	r3, 405614 <_malloc_r+0x3c>
  40560c:	4630      	mov	r0, r6
  40560e:	f000 f97f 	bl	405910 <_sbrk_r>
  405612:	6020      	str	r0, [r4, #0]
  405614:	4629      	mov	r1, r5
  405616:	4630      	mov	r0, r6
  405618:	f000 f97a 	bl	405910 <_sbrk_r>
  40561c:	1c43      	adds	r3, r0, #1
  40561e:	d126      	bne.n	40566e <_malloc_r+0x96>
  405620:	230c      	movs	r3, #12
  405622:	6033      	str	r3, [r6, #0]
  405624:	4630      	mov	r0, r6
  405626:	f000 faf0 	bl	405c0a <__malloc_unlock>
  40562a:	e7e4      	b.n	4055f6 <_malloc_r+0x1e>
  40562c:	680b      	ldr	r3, [r1, #0]
  40562e:	1b5b      	subs	r3, r3, r5
  405630:	d41a      	bmi.n	405668 <_malloc_r+0x90>
  405632:	2b0b      	cmp	r3, #11
  405634:	d90f      	bls.n	405656 <_malloc_r+0x7e>
  405636:	600b      	str	r3, [r1, #0]
  405638:	50cd      	str	r5, [r1, r3]
  40563a:	18cc      	adds	r4, r1, r3
  40563c:	4630      	mov	r0, r6
  40563e:	f000 fae4 	bl	405c0a <__malloc_unlock>
  405642:	f104 000b 	add.w	r0, r4, #11
  405646:	1d23      	adds	r3, r4, #4
  405648:	f020 0007 	bic.w	r0, r0, #7
  40564c:	1ac3      	subs	r3, r0, r3
  40564e:	d01b      	beq.n	405688 <_malloc_r+0xb0>
  405650:	425a      	negs	r2, r3
  405652:	50e2      	str	r2, [r4, r3]
  405654:	bd70      	pop	{r4, r5, r6, pc}
  405656:	428c      	cmp	r4, r1
  405658:	bf0d      	iteet	eq
  40565a:	6863      	ldreq	r3, [r4, #4]
  40565c:	684b      	ldrne	r3, [r1, #4]
  40565e:	6063      	strne	r3, [r4, #4]
  405660:	6013      	streq	r3, [r2, #0]
  405662:	bf18      	it	ne
  405664:	460c      	movne	r4, r1
  405666:	e7e9      	b.n	40563c <_malloc_r+0x64>
  405668:	460c      	mov	r4, r1
  40566a:	6849      	ldr	r1, [r1, #4]
  40566c:	e7ca      	b.n	405604 <_malloc_r+0x2c>
  40566e:	1cc4      	adds	r4, r0, #3
  405670:	f024 0403 	bic.w	r4, r4, #3
  405674:	42a0      	cmp	r0, r4
  405676:	d005      	beq.n	405684 <_malloc_r+0xac>
  405678:	1a21      	subs	r1, r4, r0
  40567a:	4630      	mov	r0, r6
  40567c:	f000 f948 	bl	405910 <_sbrk_r>
  405680:	3001      	adds	r0, #1
  405682:	d0cd      	beq.n	405620 <_malloc_r+0x48>
  405684:	6025      	str	r5, [r4, #0]
  405686:	e7d9      	b.n	40563c <_malloc_r+0x64>
  405688:	bd70      	pop	{r4, r5, r6, pc}
  40568a:	bf00      	nop
  40568c:	204004c4 	.word	0x204004c4
  405690:	204004c8 	.word	0x204004c8

00405694 <__sfputc_r>:
  405694:	6893      	ldr	r3, [r2, #8]
  405696:	3b01      	subs	r3, #1
  405698:	2b00      	cmp	r3, #0
  40569a:	b410      	push	{r4}
  40569c:	6093      	str	r3, [r2, #8]
  40569e:	da08      	bge.n	4056b2 <__sfputc_r+0x1e>
  4056a0:	6994      	ldr	r4, [r2, #24]
  4056a2:	42a3      	cmp	r3, r4
  4056a4:	db02      	blt.n	4056ac <__sfputc_r+0x18>
  4056a6:	b2cb      	uxtb	r3, r1
  4056a8:	2b0a      	cmp	r3, #10
  4056aa:	d102      	bne.n	4056b2 <__sfputc_r+0x1e>
  4056ac:	bc10      	pop	{r4}
  4056ae:	f000 b983 	b.w	4059b8 <__swbuf_r>
  4056b2:	6813      	ldr	r3, [r2, #0]
  4056b4:	1c58      	adds	r0, r3, #1
  4056b6:	6010      	str	r0, [r2, #0]
  4056b8:	7019      	strb	r1, [r3, #0]
  4056ba:	b2c8      	uxtb	r0, r1
  4056bc:	bc10      	pop	{r4}
  4056be:	4770      	bx	lr

004056c0 <__sfputs_r>:
  4056c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4056c2:	4606      	mov	r6, r0
  4056c4:	460f      	mov	r7, r1
  4056c6:	4614      	mov	r4, r2
  4056c8:	18d5      	adds	r5, r2, r3
  4056ca:	42ac      	cmp	r4, r5
  4056cc:	d101      	bne.n	4056d2 <__sfputs_r+0x12>
  4056ce:	2000      	movs	r0, #0
  4056d0:	e007      	b.n	4056e2 <__sfputs_r+0x22>
  4056d2:	463a      	mov	r2, r7
  4056d4:	f814 1b01 	ldrb.w	r1, [r4], #1
  4056d8:	4630      	mov	r0, r6
  4056da:	f7ff ffdb 	bl	405694 <__sfputc_r>
  4056de:	1c43      	adds	r3, r0, #1
  4056e0:	d1f3      	bne.n	4056ca <__sfputs_r+0xa>
  4056e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

004056e4 <_vfiprintf_r>:
  4056e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056e8:	b09d      	sub	sp, #116	; 0x74
  4056ea:	460c      	mov	r4, r1
  4056ec:	4617      	mov	r7, r2
  4056ee:	9303      	str	r3, [sp, #12]
  4056f0:	4606      	mov	r6, r0
  4056f2:	b118      	cbz	r0, 4056fc <_vfiprintf_r+0x18>
  4056f4:	6983      	ldr	r3, [r0, #24]
  4056f6:	b90b      	cbnz	r3, 4056fc <_vfiprintf_r+0x18>
  4056f8:	f7ff faea 	bl	404cd0 <__sinit>
  4056fc:	4b7c      	ldr	r3, [pc, #496]	; (4058f0 <_vfiprintf_r+0x20c>)
  4056fe:	429c      	cmp	r4, r3
  405700:	d157      	bne.n	4057b2 <_vfiprintf_r+0xce>
  405702:	6874      	ldr	r4, [r6, #4]
  405704:	89a3      	ldrh	r3, [r4, #12]
  405706:	0718      	lsls	r0, r3, #28
  405708:	d55d      	bpl.n	4057c6 <_vfiprintf_r+0xe2>
  40570a:	6923      	ldr	r3, [r4, #16]
  40570c:	2b00      	cmp	r3, #0
  40570e:	d05a      	beq.n	4057c6 <_vfiprintf_r+0xe2>
  405710:	2300      	movs	r3, #0
  405712:	9309      	str	r3, [sp, #36]	; 0x24
  405714:	2320      	movs	r3, #32
  405716:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  40571a:	2330      	movs	r3, #48	; 0x30
  40571c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  405720:	f04f 0b01 	mov.w	fp, #1
  405724:	46b8      	mov	r8, r7
  405726:	4645      	mov	r5, r8
  405728:	f815 3b01 	ldrb.w	r3, [r5], #1
  40572c:	2b00      	cmp	r3, #0
  40572e:	d155      	bne.n	4057dc <_vfiprintf_r+0xf8>
  405730:	ebb8 0a07 	subs.w	sl, r8, r7
  405734:	d00b      	beq.n	40574e <_vfiprintf_r+0x6a>
  405736:	4653      	mov	r3, sl
  405738:	463a      	mov	r2, r7
  40573a:	4621      	mov	r1, r4
  40573c:	4630      	mov	r0, r6
  40573e:	f7ff ffbf 	bl	4056c0 <__sfputs_r>
  405742:	3001      	adds	r0, #1
  405744:	f000 80c4 	beq.w	4058d0 <_vfiprintf_r+0x1ec>
  405748:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40574a:	4453      	add	r3, sl
  40574c:	9309      	str	r3, [sp, #36]	; 0x24
  40574e:	f898 3000 	ldrb.w	r3, [r8]
  405752:	2b00      	cmp	r3, #0
  405754:	f000 80bc 	beq.w	4058d0 <_vfiprintf_r+0x1ec>
  405758:	2300      	movs	r3, #0
  40575a:	f04f 32ff 	mov.w	r2, #4294967295
  40575e:	9304      	str	r3, [sp, #16]
  405760:	9307      	str	r3, [sp, #28]
  405762:	9205      	str	r2, [sp, #20]
  405764:	9306      	str	r3, [sp, #24]
  405766:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  40576a:	931a      	str	r3, [sp, #104]	; 0x68
  40576c:	2205      	movs	r2, #5
  40576e:	7829      	ldrb	r1, [r5, #0]
  405770:	4860      	ldr	r0, [pc, #384]	; (4058f4 <_vfiprintf_r+0x210>)
  405772:	f7ff fbb5 	bl	404ee0 <memchr>
  405776:	f105 0801 	add.w	r8, r5, #1
  40577a:	9b04      	ldr	r3, [sp, #16]
  40577c:	2800      	cmp	r0, #0
  40577e:	d131      	bne.n	4057e4 <_vfiprintf_r+0x100>
  405780:	06d9      	lsls	r1, r3, #27
  405782:	bf44      	itt	mi
  405784:	2220      	movmi	r2, #32
  405786:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  40578a:	071a      	lsls	r2, r3, #28
  40578c:	bf44      	itt	mi
  40578e:	222b      	movmi	r2, #43	; 0x2b
  405790:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  405794:	782a      	ldrb	r2, [r5, #0]
  405796:	2a2a      	cmp	r2, #42	; 0x2a
  405798:	d02c      	beq.n	4057f4 <_vfiprintf_r+0x110>
  40579a:	9a07      	ldr	r2, [sp, #28]
  40579c:	2100      	movs	r1, #0
  40579e:	200a      	movs	r0, #10
  4057a0:	46a8      	mov	r8, r5
  4057a2:	3501      	adds	r5, #1
  4057a4:	f898 3000 	ldrb.w	r3, [r8]
  4057a8:	3b30      	subs	r3, #48	; 0x30
  4057aa:	2b09      	cmp	r3, #9
  4057ac:	d96d      	bls.n	40588a <_vfiprintf_r+0x1a6>
  4057ae:	b371      	cbz	r1, 40580e <_vfiprintf_r+0x12a>
  4057b0:	e026      	b.n	405800 <_vfiprintf_r+0x11c>
  4057b2:	4b51      	ldr	r3, [pc, #324]	; (4058f8 <_vfiprintf_r+0x214>)
  4057b4:	429c      	cmp	r4, r3
  4057b6:	d101      	bne.n	4057bc <_vfiprintf_r+0xd8>
  4057b8:	68b4      	ldr	r4, [r6, #8]
  4057ba:	e7a3      	b.n	405704 <_vfiprintf_r+0x20>
  4057bc:	4b4f      	ldr	r3, [pc, #316]	; (4058fc <_vfiprintf_r+0x218>)
  4057be:	429c      	cmp	r4, r3
  4057c0:	bf08      	it	eq
  4057c2:	68f4      	ldreq	r4, [r6, #12]
  4057c4:	e79e      	b.n	405704 <_vfiprintf_r+0x20>
  4057c6:	4621      	mov	r1, r4
  4057c8:	4630      	mov	r0, r6
  4057ca:	f000 f959 	bl	405a80 <__swsetup_r>
  4057ce:	2800      	cmp	r0, #0
  4057d0:	d09e      	beq.n	405710 <_vfiprintf_r+0x2c>
  4057d2:	f04f 30ff 	mov.w	r0, #4294967295
  4057d6:	b01d      	add	sp, #116	; 0x74
  4057d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057dc:	2b25      	cmp	r3, #37	; 0x25
  4057de:	d0a7      	beq.n	405730 <_vfiprintf_r+0x4c>
  4057e0:	46a8      	mov	r8, r5
  4057e2:	e7a0      	b.n	405726 <_vfiprintf_r+0x42>
  4057e4:	4a43      	ldr	r2, [pc, #268]	; (4058f4 <_vfiprintf_r+0x210>)
  4057e6:	1a80      	subs	r0, r0, r2
  4057e8:	fa0b f000 	lsl.w	r0, fp, r0
  4057ec:	4318      	orrs	r0, r3
  4057ee:	9004      	str	r0, [sp, #16]
  4057f0:	4645      	mov	r5, r8
  4057f2:	e7bb      	b.n	40576c <_vfiprintf_r+0x88>
  4057f4:	9a03      	ldr	r2, [sp, #12]
  4057f6:	1d11      	adds	r1, r2, #4
  4057f8:	6812      	ldr	r2, [r2, #0]
  4057fa:	9103      	str	r1, [sp, #12]
  4057fc:	2a00      	cmp	r2, #0
  4057fe:	db01      	blt.n	405804 <_vfiprintf_r+0x120>
  405800:	9207      	str	r2, [sp, #28]
  405802:	e004      	b.n	40580e <_vfiprintf_r+0x12a>
  405804:	4252      	negs	r2, r2
  405806:	f043 0302 	orr.w	r3, r3, #2
  40580a:	9207      	str	r2, [sp, #28]
  40580c:	9304      	str	r3, [sp, #16]
  40580e:	f898 3000 	ldrb.w	r3, [r8]
  405812:	2b2e      	cmp	r3, #46	; 0x2e
  405814:	d110      	bne.n	405838 <_vfiprintf_r+0x154>
  405816:	f898 3001 	ldrb.w	r3, [r8, #1]
  40581a:	2b2a      	cmp	r3, #42	; 0x2a
  40581c:	f108 0101 	add.w	r1, r8, #1
  405820:	d137      	bne.n	405892 <_vfiprintf_r+0x1ae>
  405822:	9b03      	ldr	r3, [sp, #12]
  405824:	1d1a      	adds	r2, r3, #4
  405826:	681b      	ldr	r3, [r3, #0]
  405828:	9203      	str	r2, [sp, #12]
  40582a:	2b00      	cmp	r3, #0
  40582c:	bfb8      	it	lt
  40582e:	f04f 33ff 	movlt.w	r3, #4294967295
  405832:	f108 0802 	add.w	r8, r8, #2
  405836:	9305      	str	r3, [sp, #20]
  405838:	4d31      	ldr	r5, [pc, #196]	; (405900 <_vfiprintf_r+0x21c>)
  40583a:	f898 1000 	ldrb.w	r1, [r8]
  40583e:	2203      	movs	r2, #3
  405840:	4628      	mov	r0, r5
  405842:	f7ff fb4d 	bl	404ee0 <memchr>
  405846:	b140      	cbz	r0, 40585a <_vfiprintf_r+0x176>
  405848:	2340      	movs	r3, #64	; 0x40
  40584a:	1b40      	subs	r0, r0, r5
  40584c:	fa03 f000 	lsl.w	r0, r3, r0
  405850:	9b04      	ldr	r3, [sp, #16]
  405852:	4303      	orrs	r3, r0
  405854:	9304      	str	r3, [sp, #16]
  405856:	f108 0801 	add.w	r8, r8, #1
  40585a:	f898 1000 	ldrb.w	r1, [r8]
  40585e:	4829      	ldr	r0, [pc, #164]	; (405904 <_vfiprintf_r+0x220>)
  405860:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  405864:	2206      	movs	r2, #6
  405866:	f108 0701 	add.w	r7, r8, #1
  40586a:	f7ff fb39 	bl	404ee0 <memchr>
  40586e:	2800      	cmp	r0, #0
  405870:	d034      	beq.n	4058dc <_vfiprintf_r+0x1f8>
  405872:	4b25      	ldr	r3, [pc, #148]	; (405908 <_vfiprintf_r+0x224>)
  405874:	bb03      	cbnz	r3, 4058b8 <_vfiprintf_r+0x1d4>
  405876:	9b03      	ldr	r3, [sp, #12]
  405878:	3307      	adds	r3, #7
  40587a:	f023 0307 	bic.w	r3, r3, #7
  40587e:	3308      	adds	r3, #8
  405880:	9303      	str	r3, [sp, #12]
  405882:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405884:	444b      	add	r3, r9
  405886:	9309      	str	r3, [sp, #36]	; 0x24
  405888:	e74c      	b.n	405724 <_vfiprintf_r+0x40>
  40588a:	fb00 3202 	mla	r2, r0, r2, r3
  40588e:	2101      	movs	r1, #1
  405890:	e786      	b.n	4057a0 <_vfiprintf_r+0xbc>
  405892:	2300      	movs	r3, #0
  405894:	9305      	str	r3, [sp, #20]
  405896:	4618      	mov	r0, r3
  405898:	250a      	movs	r5, #10
  40589a:	4688      	mov	r8, r1
  40589c:	3101      	adds	r1, #1
  40589e:	f898 2000 	ldrb.w	r2, [r8]
  4058a2:	3a30      	subs	r2, #48	; 0x30
  4058a4:	2a09      	cmp	r2, #9
  4058a6:	d903      	bls.n	4058b0 <_vfiprintf_r+0x1cc>
  4058a8:	2b00      	cmp	r3, #0
  4058aa:	d0c5      	beq.n	405838 <_vfiprintf_r+0x154>
  4058ac:	9005      	str	r0, [sp, #20]
  4058ae:	e7c3      	b.n	405838 <_vfiprintf_r+0x154>
  4058b0:	fb05 2000 	mla	r0, r5, r0, r2
  4058b4:	2301      	movs	r3, #1
  4058b6:	e7f0      	b.n	40589a <_vfiprintf_r+0x1b6>
  4058b8:	ab03      	add	r3, sp, #12
  4058ba:	9300      	str	r3, [sp, #0]
  4058bc:	4622      	mov	r2, r4
  4058be:	4b13      	ldr	r3, [pc, #76]	; (40590c <_vfiprintf_r+0x228>)
  4058c0:	a904      	add	r1, sp, #16
  4058c2:	4630      	mov	r0, r6
  4058c4:	f7fd fe10 	bl	4034e8 <_printf_float>
  4058c8:	f1b0 3fff 	cmp.w	r0, #4294967295
  4058cc:	4681      	mov	r9, r0
  4058ce:	d1d8      	bne.n	405882 <_vfiprintf_r+0x19e>
  4058d0:	89a3      	ldrh	r3, [r4, #12]
  4058d2:	065b      	lsls	r3, r3, #25
  4058d4:	f53f af7d 	bmi.w	4057d2 <_vfiprintf_r+0xee>
  4058d8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4058da:	e77c      	b.n	4057d6 <_vfiprintf_r+0xf2>
  4058dc:	ab03      	add	r3, sp, #12
  4058de:	9300      	str	r3, [sp, #0]
  4058e0:	4622      	mov	r2, r4
  4058e2:	4b0a      	ldr	r3, [pc, #40]	; (40590c <_vfiprintf_r+0x228>)
  4058e4:	a904      	add	r1, sp, #16
  4058e6:	4630      	mov	r0, r6
  4058e8:	f7fe f8ac 	bl	403a44 <_printf_i>
  4058ec:	e7ec      	b.n	4058c8 <_vfiprintf_r+0x1e4>
  4058ee:	bf00      	nop
  4058f0:	00406150 	.word	0x00406150
  4058f4:	0040628c 	.word	0x0040628c
  4058f8:	00406170 	.word	0x00406170
  4058fc:	00406130 	.word	0x00406130
  405900:	00406292 	.word	0x00406292
  405904:	00406296 	.word	0x00406296
  405908:	004034e9 	.word	0x004034e9
  40590c:	004056c1 	.word	0x004056c1

00405910 <_sbrk_r>:
  405910:	b538      	push	{r3, r4, r5, lr}
  405912:	4c06      	ldr	r4, [pc, #24]	; (40592c <_sbrk_r+0x1c>)
  405914:	2300      	movs	r3, #0
  405916:	4605      	mov	r5, r0
  405918:	4608      	mov	r0, r1
  40591a:	6023      	str	r3, [r4, #0]
  40591c:	f7fb ffc8 	bl	4018b0 <_sbrk>
  405920:	1c43      	adds	r3, r0, #1
  405922:	d102      	bne.n	40592a <_sbrk_r+0x1a>
  405924:	6823      	ldr	r3, [r4, #0]
  405926:	b103      	cbz	r3, 40592a <_sbrk_r+0x1a>
  405928:	602b      	str	r3, [r5, #0]
  40592a:	bd38      	pop	{r3, r4, r5, pc}
  40592c:	20400704 	.word	0x20400704

00405930 <__sread>:
  405930:	b510      	push	{r4, lr}
  405932:	460c      	mov	r4, r1
  405934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405938:	f000 f968 	bl	405c0c <_read_r>
  40593c:	2800      	cmp	r0, #0
  40593e:	bfab      	itete	ge
  405940:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  405942:	89a3      	ldrhlt	r3, [r4, #12]
  405944:	181b      	addge	r3, r3, r0
  405946:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  40594a:	bfac      	ite	ge
  40594c:	6563      	strge	r3, [r4, #84]	; 0x54
  40594e:	81a3      	strhlt	r3, [r4, #12]
  405950:	bd10      	pop	{r4, pc}

00405952 <__swrite>:
  405952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405956:	461f      	mov	r7, r3
  405958:	898b      	ldrh	r3, [r1, #12]
  40595a:	05db      	lsls	r3, r3, #23
  40595c:	4605      	mov	r5, r0
  40595e:	460c      	mov	r4, r1
  405960:	4616      	mov	r6, r2
  405962:	d505      	bpl.n	405970 <__swrite+0x1e>
  405964:	2302      	movs	r3, #2
  405966:	2200      	movs	r2, #0
  405968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40596c:	f000 f928 	bl	405bc0 <_lseek_r>
  405970:	89a3      	ldrh	r3, [r4, #12]
  405972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405976:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40597a:	81a3      	strh	r3, [r4, #12]
  40597c:	4632      	mov	r2, r6
  40597e:	463b      	mov	r3, r7
  405980:	4628      	mov	r0, r5
  405982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405986:	f000 b869 	b.w	405a5c <_write_r>

0040598a <__sseek>:
  40598a:	b510      	push	{r4, lr}
  40598c:	460c      	mov	r4, r1
  40598e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405992:	f000 f915 	bl	405bc0 <_lseek_r>
  405996:	1c43      	adds	r3, r0, #1
  405998:	89a3      	ldrh	r3, [r4, #12]
  40599a:	bf15      	itete	ne
  40599c:	6560      	strne	r0, [r4, #84]	; 0x54
  40599e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4059a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4059a6:	81a3      	strheq	r3, [r4, #12]
  4059a8:	bf18      	it	ne
  4059aa:	81a3      	strhne	r3, [r4, #12]
  4059ac:	bd10      	pop	{r4, pc}

004059ae <__sclose>:
  4059ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4059b2:	f000 b8d3 	b.w	405b5c <_close_r>
	...

004059b8 <__swbuf_r>:
  4059b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4059ba:	460e      	mov	r6, r1
  4059bc:	4614      	mov	r4, r2
  4059be:	4605      	mov	r5, r0
  4059c0:	b118      	cbz	r0, 4059ca <__swbuf_r+0x12>
  4059c2:	6983      	ldr	r3, [r0, #24]
  4059c4:	b90b      	cbnz	r3, 4059ca <__swbuf_r+0x12>
  4059c6:	f7ff f983 	bl	404cd0 <__sinit>
  4059ca:	4b21      	ldr	r3, [pc, #132]	; (405a50 <__swbuf_r+0x98>)
  4059cc:	429c      	cmp	r4, r3
  4059ce:	d12a      	bne.n	405a26 <__swbuf_r+0x6e>
  4059d0:	686c      	ldr	r4, [r5, #4]
  4059d2:	69a3      	ldr	r3, [r4, #24]
  4059d4:	60a3      	str	r3, [r4, #8]
  4059d6:	89a3      	ldrh	r3, [r4, #12]
  4059d8:	071a      	lsls	r2, r3, #28
  4059da:	d52e      	bpl.n	405a3a <__swbuf_r+0x82>
  4059dc:	6923      	ldr	r3, [r4, #16]
  4059de:	b363      	cbz	r3, 405a3a <__swbuf_r+0x82>
  4059e0:	6923      	ldr	r3, [r4, #16]
  4059e2:	6820      	ldr	r0, [r4, #0]
  4059e4:	1ac0      	subs	r0, r0, r3
  4059e6:	6963      	ldr	r3, [r4, #20]
  4059e8:	b2f6      	uxtb	r6, r6
  4059ea:	4298      	cmp	r0, r3
  4059ec:	4637      	mov	r7, r6
  4059ee:	db04      	blt.n	4059fa <__swbuf_r+0x42>
  4059f0:	4621      	mov	r1, r4
  4059f2:	4628      	mov	r0, r5
  4059f4:	f7ff f902 	bl	404bfc <_fflush_r>
  4059f8:	bb28      	cbnz	r0, 405a46 <__swbuf_r+0x8e>
  4059fa:	68a3      	ldr	r3, [r4, #8]
  4059fc:	3b01      	subs	r3, #1
  4059fe:	60a3      	str	r3, [r4, #8]
  405a00:	6823      	ldr	r3, [r4, #0]
  405a02:	1c5a      	adds	r2, r3, #1
  405a04:	6022      	str	r2, [r4, #0]
  405a06:	701e      	strb	r6, [r3, #0]
  405a08:	6963      	ldr	r3, [r4, #20]
  405a0a:	3001      	adds	r0, #1
  405a0c:	4298      	cmp	r0, r3
  405a0e:	d004      	beq.n	405a1a <__swbuf_r+0x62>
  405a10:	89a3      	ldrh	r3, [r4, #12]
  405a12:	07db      	lsls	r3, r3, #31
  405a14:	d519      	bpl.n	405a4a <__swbuf_r+0x92>
  405a16:	2e0a      	cmp	r6, #10
  405a18:	d117      	bne.n	405a4a <__swbuf_r+0x92>
  405a1a:	4621      	mov	r1, r4
  405a1c:	4628      	mov	r0, r5
  405a1e:	f7ff f8ed 	bl	404bfc <_fflush_r>
  405a22:	b190      	cbz	r0, 405a4a <__swbuf_r+0x92>
  405a24:	e00f      	b.n	405a46 <__swbuf_r+0x8e>
  405a26:	4b0b      	ldr	r3, [pc, #44]	; (405a54 <__swbuf_r+0x9c>)
  405a28:	429c      	cmp	r4, r3
  405a2a:	d101      	bne.n	405a30 <__swbuf_r+0x78>
  405a2c:	68ac      	ldr	r4, [r5, #8]
  405a2e:	e7d0      	b.n	4059d2 <__swbuf_r+0x1a>
  405a30:	4b09      	ldr	r3, [pc, #36]	; (405a58 <__swbuf_r+0xa0>)
  405a32:	429c      	cmp	r4, r3
  405a34:	bf08      	it	eq
  405a36:	68ec      	ldreq	r4, [r5, #12]
  405a38:	e7cb      	b.n	4059d2 <__swbuf_r+0x1a>
  405a3a:	4621      	mov	r1, r4
  405a3c:	4628      	mov	r0, r5
  405a3e:	f000 f81f 	bl	405a80 <__swsetup_r>
  405a42:	2800      	cmp	r0, #0
  405a44:	d0cc      	beq.n	4059e0 <__swbuf_r+0x28>
  405a46:	f04f 37ff 	mov.w	r7, #4294967295
  405a4a:	4638      	mov	r0, r7
  405a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405a4e:	bf00      	nop
  405a50:	00406150 	.word	0x00406150
  405a54:	00406170 	.word	0x00406170
  405a58:	00406130 	.word	0x00406130

00405a5c <_write_r>:
  405a5c:	b538      	push	{r3, r4, r5, lr}
  405a5e:	4c07      	ldr	r4, [pc, #28]	; (405a7c <_write_r+0x20>)
  405a60:	4605      	mov	r5, r0
  405a62:	4608      	mov	r0, r1
  405a64:	4611      	mov	r1, r2
  405a66:	2200      	movs	r2, #0
  405a68:	6022      	str	r2, [r4, #0]
  405a6a:	461a      	mov	r2, r3
  405a6c:	f7fc ff86 	bl	40297c <_write>
  405a70:	1c43      	adds	r3, r0, #1
  405a72:	d102      	bne.n	405a7a <_write_r+0x1e>
  405a74:	6823      	ldr	r3, [r4, #0]
  405a76:	b103      	cbz	r3, 405a7a <_write_r+0x1e>
  405a78:	602b      	str	r3, [r5, #0]
  405a7a:	bd38      	pop	{r3, r4, r5, pc}
  405a7c:	20400704 	.word	0x20400704

00405a80 <__swsetup_r>:
  405a80:	4b32      	ldr	r3, [pc, #200]	; (405b4c <__swsetup_r+0xcc>)
  405a82:	b570      	push	{r4, r5, r6, lr}
  405a84:	681d      	ldr	r5, [r3, #0]
  405a86:	4606      	mov	r6, r0
  405a88:	460c      	mov	r4, r1
  405a8a:	b125      	cbz	r5, 405a96 <__swsetup_r+0x16>
  405a8c:	69ab      	ldr	r3, [r5, #24]
  405a8e:	b913      	cbnz	r3, 405a96 <__swsetup_r+0x16>
  405a90:	4628      	mov	r0, r5
  405a92:	f7ff f91d 	bl	404cd0 <__sinit>
  405a96:	4b2e      	ldr	r3, [pc, #184]	; (405b50 <__swsetup_r+0xd0>)
  405a98:	429c      	cmp	r4, r3
  405a9a:	d10f      	bne.n	405abc <__swsetup_r+0x3c>
  405a9c:	686c      	ldr	r4, [r5, #4]
  405a9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405aa2:	b29a      	uxth	r2, r3
  405aa4:	0715      	lsls	r5, r2, #28
  405aa6:	d42c      	bmi.n	405b02 <__swsetup_r+0x82>
  405aa8:	06d0      	lsls	r0, r2, #27
  405aaa:	d411      	bmi.n	405ad0 <__swsetup_r+0x50>
  405aac:	2209      	movs	r2, #9
  405aae:	6032      	str	r2, [r6, #0]
  405ab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405ab4:	81a3      	strh	r3, [r4, #12]
  405ab6:	f04f 30ff 	mov.w	r0, #4294967295
  405aba:	bd70      	pop	{r4, r5, r6, pc}
  405abc:	4b25      	ldr	r3, [pc, #148]	; (405b54 <__swsetup_r+0xd4>)
  405abe:	429c      	cmp	r4, r3
  405ac0:	d101      	bne.n	405ac6 <__swsetup_r+0x46>
  405ac2:	68ac      	ldr	r4, [r5, #8]
  405ac4:	e7eb      	b.n	405a9e <__swsetup_r+0x1e>
  405ac6:	4b24      	ldr	r3, [pc, #144]	; (405b58 <__swsetup_r+0xd8>)
  405ac8:	429c      	cmp	r4, r3
  405aca:	bf08      	it	eq
  405acc:	68ec      	ldreq	r4, [r5, #12]
  405ace:	e7e6      	b.n	405a9e <__swsetup_r+0x1e>
  405ad0:	0751      	lsls	r1, r2, #29
  405ad2:	d512      	bpl.n	405afa <__swsetup_r+0x7a>
  405ad4:	6b61      	ldr	r1, [r4, #52]	; 0x34
  405ad6:	b141      	cbz	r1, 405aea <__swsetup_r+0x6a>
  405ad8:	f104 0344 	add.w	r3, r4, #68	; 0x44
  405adc:	4299      	cmp	r1, r3
  405ade:	d002      	beq.n	405ae6 <__swsetup_r+0x66>
  405ae0:	4630      	mov	r0, r6
  405ae2:	f7ff fd2b 	bl	40553c <_free_r>
  405ae6:	2300      	movs	r3, #0
  405ae8:	6363      	str	r3, [r4, #52]	; 0x34
  405aea:	89a3      	ldrh	r3, [r4, #12]
  405aec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  405af0:	81a3      	strh	r3, [r4, #12]
  405af2:	2300      	movs	r3, #0
  405af4:	6063      	str	r3, [r4, #4]
  405af6:	6923      	ldr	r3, [r4, #16]
  405af8:	6023      	str	r3, [r4, #0]
  405afa:	89a3      	ldrh	r3, [r4, #12]
  405afc:	f043 0308 	orr.w	r3, r3, #8
  405b00:	81a3      	strh	r3, [r4, #12]
  405b02:	6923      	ldr	r3, [r4, #16]
  405b04:	b94b      	cbnz	r3, 405b1a <__swsetup_r+0x9a>
  405b06:	89a3      	ldrh	r3, [r4, #12]
  405b08:	f403 7320 	and.w	r3, r3, #640	; 0x280
  405b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405b10:	d003      	beq.n	405b1a <__swsetup_r+0x9a>
  405b12:	4621      	mov	r1, r4
  405b14:	4630      	mov	r0, r6
  405b16:	f7ff f997 	bl	404e48 <__smakebuf_r>
  405b1a:	89a2      	ldrh	r2, [r4, #12]
  405b1c:	f012 0301 	ands.w	r3, r2, #1
  405b20:	d00c      	beq.n	405b3c <__swsetup_r+0xbc>
  405b22:	2300      	movs	r3, #0
  405b24:	60a3      	str	r3, [r4, #8]
  405b26:	6963      	ldr	r3, [r4, #20]
  405b28:	425b      	negs	r3, r3
  405b2a:	61a3      	str	r3, [r4, #24]
  405b2c:	6923      	ldr	r3, [r4, #16]
  405b2e:	b953      	cbnz	r3, 405b46 <__swsetup_r+0xc6>
  405b30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b34:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  405b38:	d1ba      	bne.n	405ab0 <__swsetup_r+0x30>
  405b3a:	bd70      	pop	{r4, r5, r6, pc}
  405b3c:	0792      	lsls	r2, r2, #30
  405b3e:	bf58      	it	pl
  405b40:	6963      	ldrpl	r3, [r4, #20]
  405b42:	60a3      	str	r3, [r4, #8]
  405b44:	e7f2      	b.n	405b2c <__swsetup_r+0xac>
  405b46:	2000      	movs	r0, #0
  405b48:	e7f7      	b.n	405b3a <__swsetup_r+0xba>
  405b4a:	bf00      	nop
  405b4c:	20400048 	.word	0x20400048
  405b50:	00406150 	.word	0x00406150
  405b54:	00406170 	.word	0x00406170
  405b58:	00406130 	.word	0x00406130

00405b5c <_close_r>:
  405b5c:	b538      	push	{r3, r4, r5, lr}
  405b5e:	4c06      	ldr	r4, [pc, #24]	; (405b78 <_close_r+0x1c>)
  405b60:	2300      	movs	r3, #0
  405b62:	4605      	mov	r5, r0
  405b64:	4608      	mov	r0, r1
  405b66:	6023      	str	r3, [r4, #0]
  405b68:	f7fb feb4 	bl	4018d4 <_close>
  405b6c:	1c43      	adds	r3, r0, #1
  405b6e:	d102      	bne.n	405b76 <_close_r+0x1a>
  405b70:	6823      	ldr	r3, [r4, #0]
  405b72:	b103      	cbz	r3, 405b76 <_close_r+0x1a>
  405b74:	602b      	str	r3, [r5, #0]
  405b76:	bd38      	pop	{r3, r4, r5, pc}
  405b78:	20400704 	.word	0x20400704

00405b7c <_fstat_r>:
  405b7c:	b538      	push	{r3, r4, r5, lr}
  405b7e:	4c07      	ldr	r4, [pc, #28]	; (405b9c <_fstat_r+0x20>)
  405b80:	2300      	movs	r3, #0
  405b82:	4605      	mov	r5, r0
  405b84:	4608      	mov	r0, r1
  405b86:	4611      	mov	r1, r2
  405b88:	6023      	str	r3, [r4, #0]
  405b8a:	f7fb fea6 	bl	4018da <_fstat>
  405b8e:	1c43      	adds	r3, r0, #1
  405b90:	d102      	bne.n	405b98 <_fstat_r+0x1c>
  405b92:	6823      	ldr	r3, [r4, #0]
  405b94:	b103      	cbz	r3, 405b98 <_fstat_r+0x1c>
  405b96:	602b      	str	r3, [r5, #0]
  405b98:	bd38      	pop	{r3, r4, r5, pc}
  405b9a:	bf00      	nop
  405b9c:	20400704 	.word	0x20400704

00405ba0 <_isatty_r>:
  405ba0:	b538      	push	{r3, r4, r5, lr}
  405ba2:	4c06      	ldr	r4, [pc, #24]	; (405bbc <_isatty_r+0x1c>)
  405ba4:	2300      	movs	r3, #0
  405ba6:	4605      	mov	r5, r0
  405ba8:	4608      	mov	r0, r1
  405baa:	6023      	str	r3, [r4, #0]
  405bac:	f7fb fe9a 	bl	4018e4 <_isatty>
  405bb0:	1c43      	adds	r3, r0, #1
  405bb2:	d102      	bne.n	405bba <_isatty_r+0x1a>
  405bb4:	6823      	ldr	r3, [r4, #0]
  405bb6:	b103      	cbz	r3, 405bba <_isatty_r+0x1a>
  405bb8:	602b      	str	r3, [r5, #0]
  405bba:	bd38      	pop	{r3, r4, r5, pc}
  405bbc:	20400704 	.word	0x20400704

00405bc0 <_lseek_r>:
  405bc0:	b538      	push	{r3, r4, r5, lr}
  405bc2:	4c07      	ldr	r4, [pc, #28]	; (405be0 <_lseek_r+0x20>)
  405bc4:	4605      	mov	r5, r0
  405bc6:	4608      	mov	r0, r1
  405bc8:	4611      	mov	r1, r2
  405bca:	2200      	movs	r2, #0
  405bcc:	6022      	str	r2, [r4, #0]
  405bce:	461a      	mov	r2, r3
  405bd0:	f7fb fe8a 	bl	4018e8 <_lseek>
  405bd4:	1c43      	adds	r3, r0, #1
  405bd6:	d102      	bne.n	405bde <_lseek_r+0x1e>
  405bd8:	6823      	ldr	r3, [r4, #0]
  405bda:	b103      	cbz	r3, 405bde <_lseek_r+0x1e>
  405bdc:	602b      	str	r3, [r5, #0]
  405bde:	bd38      	pop	{r3, r4, r5, pc}
  405be0:	20400704 	.word	0x20400704

00405be4 <__ascii_mbtowc>:
  405be4:	b082      	sub	sp, #8
  405be6:	b901      	cbnz	r1, 405bea <__ascii_mbtowc+0x6>
  405be8:	a901      	add	r1, sp, #4
  405bea:	b142      	cbz	r2, 405bfe <__ascii_mbtowc+0x1a>
  405bec:	b14b      	cbz	r3, 405c02 <__ascii_mbtowc+0x1e>
  405bee:	7813      	ldrb	r3, [r2, #0]
  405bf0:	600b      	str	r3, [r1, #0]
  405bf2:	7812      	ldrb	r2, [r2, #0]
  405bf4:	1c10      	adds	r0, r2, #0
  405bf6:	bf18      	it	ne
  405bf8:	2001      	movne	r0, #1
  405bfa:	b002      	add	sp, #8
  405bfc:	4770      	bx	lr
  405bfe:	4610      	mov	r0, r2
  405c00:	e7fb      	b.n	405bfa <__ascii_mbtowc+0x16>
  405c02:	f06f 0001 	mvn.w	r0, #1
  405c06:	e7f8      	b.n	405bfa <__ascii_mbtowc+0x16>

00405c08 <__malloc_lock>:
  405c08:	4770      	bx	lr

00405c0a <__malloc_unlock>:
  405c0a:	4770      	bx	lr

00405c0c <_read_r>:
  405c0c:	b538      	push	{r3, r4, r5, lr}
  405c0e:	4c07      	ldr	r4, [pc, #28]	; (405c2c <_read_r+0x20>)
  405c10:	4605      	mov	r5, r0
  405c12:	4608      	mov	r0, r1
  405c14:	4611      	mov	r1, r2
  405c16:	2200      	movs	r2, #0
  405c18:	6022      	str	r2, [r4, #0]
  405c1a:	461a      	mov	r2, r3
  405c1c:	f7fc fe9c 	bl	402958 <_read>
  405c20:	1c43      	adds	r3, r0, #1
  405c22:	d102      	bne.n	405c2a <_read_r+0x1e>
  405c24:	6823      	ldr	r3, [r4, #0]
  405c26:	b103      	cbz	r3, 405c2a <_read_r+0x1e>
  405c28:	602b      	str	r3, [r5, #0]
  405c2a:	bd38      	pop	{r3, r4, r5, pc}
  405c2c:	20400704 	.word	0x20400704

00405c30 <__ascii_wctomb>:
  405c30:	b149      	cbz	r1, 405c46 <__ascii_wctomb+0x16>
  405c32:	2aff      	cmp	r2, #255	; 0xff
  405c34:	bf85      	ittet	hi
  405c36:	238a      	movhi	r3, #138	; 0x8a
  405c38:	6003      	strhi	r3, [r0, #0]
  405c3a:	700a      	strbls	r2, [r1, #0]
  405c3c:	f04f 30ff 	movhi.w	r0, #4294967295
  405c40:	bf98      	it	ls
  405c42:	2001      	movls	r0, #1
  405c44:	4770      	bx	lr
  405c46:	4608      	mov	r0, r1
  405c48:	4770      	bx	lr
  405c4a:	0000      	movs	r0, r0
  405c4c:	20534f50 	.word	0x20534f50
  405c50:	00000a31 	.word	0x00000a31
  405c54:	20534f50 	.word	0x20534f50
  405c58:	00000a33 	.word	0x00000a33
  405c5c:	65746e69 	.word	0x65746e69
  405c60:	70757272 	.word	0x70757272
  405c64:	202d2074 	.word	0x202d2074
  405c68:	20434441 	.word	0x20434441
  405c6c:	202d2030 	.word	0x202d2030
  405c70:	25206925 	.word	0x25206925
  405c74:	69252069 	.word	0x69252069
  405c78:	20692520 	.word	0x20692520
  405c7c:	25206925 	.word	0x25206925
  405c80:	0a202069 	.word	0x0a202069
  405c84:	00000000 	.word	0x00000000
  405c88:	61746144 	.word	0x61746144
  405c8c:	6c6f6320 	.word	0x6c6f6320
  405c90:	7463656c 	.word	0x7463656c
  405c94:	202c6465 	.word	0x202c6465
  405c98:	6e75616c 	.word	0x6e75616c
  405c9c:	6e696863 	.word	0x6e696863
  405ca0:	6f632067 	.word	0x6f632067
  405ca4:	6f72746e 	.word	0x6f72746e
  405ca8:	6f6c206c 	.word	0x6f6c206c
  405cac:	6620706f 	.word	0x6620706f
  405cb0:	206d6f72 	.word	0x206d6f72
  405cb4:	20636461 	.word	0x20636461
  405cb8:	00000a30 	.word	0x00000a30
  405cbc:	65746e69 	.word	0x65746e69
  405cc0:	70757272 	.word	0x70757272
  405cc4:	202d2074 	.word	0x202d2074
  405cc8:	20434441 	.word	0x20434441
  405ccc:	202d2031 	.word	0x202d2031
  405cd0:	25206925 	.word	0x25206925
  405cd4:	69252069 	.word	0x69252069
  405cd8:	20692520 	.word	0x20692520
  405cdc:	00000a20 	.word	0x00000a20
  405ce0:	61746144 	.word	0x61746144
  405ce4:	6c6f6320 	.word	0x6c6f6320
  405ce8:	7463656c 	.word	0x7463656c
  405cec:	202c6465 	.word	0x202c6465
  405cf0:	6e75616c 	.word	0x6e75616c
  405cf4:	6e696863 	.word	0x6e696863
  405cf8:	6f632067 	.word	0x6f632067
  405cfc:	6f72746e 	.word	0x6f72746e
  405d00:	6f6c206c 	.word	0x6f6c206c
  405d04:	6620706f 	.word	0x6620706f
  405d08:	206d6f72 	.word	0x206d6f72
  405d0c:	20636461 	.word	0x20636461
  405d10:	000a2031 	.word	0x000a2031
  405d14:	682f2e2e 	.word	0x682f2e2e
  405d18:	732f6c61 	.word	0x732f6c61
  405d1c:	682f6372 	.word	0x682f6372
  405d20:	615f6c61 	.word	0x615f6c61
  405d24:	615f6364 	.word	0x615f6364
  405d28:	636e7973 	.word	0x636e7973
  405d2c:	0000632e 	.word	0x0000632e
  405d30:	682f2e2e 	.word	0x682f2e2e
  405d34:	732f6c61 	.word	0x732f6c61
  405d38:	682f6372 	.word	0x682f6372
  405d3c:	695f6c61 	.word	0x695f6c61
  405d40:	00632e6f 	.word	0x00632e6f
  405d44:	682f2e2e 	.word	0x682f2e2e
  405d48:	732f6c61 	.word	0x732f6c61
  405d4c:	682f6372 	.word	0x682f6372
  405d50:	705f6c61 	.word	0x705f6c61
  405d54:	632e6d77 	.word	0x632e6d77
  405d58:	00000000 	.word	0x00000000
  405d5c:	682f2e2e 	.word	0x682f2e2e
  405d60:	732f6c61 	.word	0x732f6c61
  405d64:	682f6372 	.word	0x682f6372
  405d68:	745f6c61 	.word	0x745f6c61
  405d6c:	72656d69 	.word	0x72656d69
  405d70:	0000632e 	.word	0x0000632e
  405d74:	682f2e2e 	.word	0x682f2e2e
  405d78:	732f6c61 	.word	0x732f6c61
  405d7c:	682f6372 	.word	0x682f6372
  405d80:	755f6c61 	.word	0x755f6c61
  405d84:	74726173 	.word	0x74726173
  405d88:	6e79735f 	.word	0x6e79735f
  405d8c:	00632e63 	.word	0x00632e63
  405d90:	682f2e2e 	.word	0x682f2e2e
  405d94:	752f6c61 	.word	0x752f6c61
  405d98:	736c6974 	.word	0x736c6974
  405d9c:	6372732f 	.word	0x6372732f
  405da0:	6974752f 	.word	0x6974752f
  405da4:	6c5f736c 	.word	0x6c5f736c
  405da8:	2e747369 	.word	0x2e747369
  405dac:	00000063 	.word	0x00000063
  405db0:	682f2e2e 	.word	0x682f2e2e
  405db4:	752f6c61 	.word	0x752f6c61
  405db8:	736c6974 	.word	0x736c6974
  405dbc:	6372732f 	.word	0x6372732f
  405dc0:	6974752f 	.word	0x6974752f
  405dc4:	725f736c 	.word	0x725f736c
  405dc8:	62676e69 	.word	0x62676e69
  405dcc:	65666675 	.word	0x65666675
  405dd0:	00632e72 	.word	0x00632e72

00405dd4 <_afecs>:
  405dd4:	00000000 2f84310b 23000000 ffffffff     .....1./...#....
  405de4:	0000ffff 00000000 00000000 00000000     ................
  405df4:	0000010c 00000000 00000000 00000000     ................
  405e04:	00000000 00000200 00000200 00000200     ................
  405e14:	00000200 00000200 00000200 00000200     ................
  405e24:	00000200 00000200 00000200 00000200     ................
  405e34:	00000200 00000001 2f84310b 23000000     .........1./...#
  405e44:	ffffffff 0000ffff 00000000 00000000     ................
  405e54:	00000000 0000010c 00000000 00000000     ................
	...
  405e6c:	00000200 00000200 00000200 00000200     ................
  405e7c:	00000200 00000200 00000200 00000200     ................
  405e8c:	00000200 00000200 00000200 00000200     ................
  405e9c:	682f2e2e 612f6c70 2f636566 5f6c7068     ../hpl/afec/hpl_
  405eac:	63656661 0000632e                       afec.c..

00405eb4 <_ext_irq>:
  405eb4:	00000000 00000024 00000000 00000000     ....$...........
	...
  405ed0:	00000001 00002000 00002000 00002000     ..... ... ... ..
  405ee0:	00000000 00002000 00000000 00000003     ..... ..........
  405ef0:	00080000 00000000 00000000 00000000     ................
	...

00405f08 <_pio_irq_n>:
  405f08:	100c0b0a 00000011 682f2e2e 702f6c70     ........../hpl/p
  405f18:	682f6f69 705f6c70 655f6f69 632e7478     io/hpl_pio_ext.c
  405f28:	00000000                                ....

00405f2c <_pwms>:
  405f2c:	40020000 0000001f 00010005 00000001     ...@............
  405f3c:	00000001 000000ff 00000000 00000004     ................
	...
  405f58:	00000002 00405fb4 00000001 2040038c     ....._@.......@ 
  405f68:	4005c000 0000003c 00010005 00000001     ...@<...........
  405f78:	00000001 000000ff 00000000 00000004     ................
	...
  405f94:	00000001 00405fa4 00000001 20400380     ....._@.......@ 

00405fa4 <_ch_cfg1>:
  405fa4:	00000000 0000010b 000003e8 00000200     ................

00405fb4 <_ch_cfg0>:
  405fb4:	00000000 0000010b 000003e8 00000200     ................
  405fc4:	00000002 0000010b 000003e8 00000200     ................
  405fd4:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  405fe4:	632e6d77 00000000 682f2e2e 742f6c70     wm.c....../hpl/t
  405ff4:	70682f63 63745f6c 0000632e              c/hpl_tc.c..

00406000 <_usarts>:
  406000:	00000001 001008c0 000100f4 682f2e2e     ............../h
  406010:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  406020:	632e7472 00000000                       rt.c....

00406028 <_cfgs>:
  406028:	23043001 00000000 24043001 00000000     .0.#.....0.$....
  406038:	00000040 00000000 00000040 00000000     @.......@.......
  406048:	00000040 00000000 00000040 00000000     @.......@.......
  406058:	00000040 00000000 00000040 00000000     @.......@.......
  406068:	00000040 00000000 00000040 00000000     @.......@.......
  406078:	00000040 00000000 00000040 00000000     @.......@.......
  406088:	00000040 00000000 00000040 00000000     @.......@.......
  406098:	00000040 00000000 00000040 00000000     @.......@.......
  4060a8:	00000040 00000000 00000040 00000000     @.......@.......
  4060b8:	00000040 00000000 00000040 00000000     @.......@.......
  4060c8:	00000040 00000000 00000040 00000000     @.......@.......
  4060d8:	00000040 00000000 00000040 00000000     @.......@.......

004060e8 <_global_impure_ptr>:
  4060e8:	2040004c 00464e49 00666e69 004e414e     L.@ INF.inf.NAN.
  4060f8:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  406108:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  406118:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  406128:	4e614e00 00000000                       .NaN....

00406130 <__sf_fake_stderr>:
	...

00406150 <__sf_fake_stdin>:
	...

00406170 <__sf_fake_stdout>:
	...

00406190 <__mprec_bigtens>:
  406190:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4061a0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4061b0:	7f73bf3c 75154fdd                       <.s..O.u

004061b8 <__mprec_tens>:
  4061b8:	00000000 3ff00000 00000000 40240000     .......?......$@
  4061c8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4061d8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4061e8:	00000000 412e8480 00000000 416312d0     .......A......cA
  4061f8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406208:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406218:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406228:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406238:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406248:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406258:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406268:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406278:	79d99db4 44ea7843                       ...yCx.D

00406280 <p05.6047>:
  406280:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  406290:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
  4062a0:	5849534f 00002e00                                OSIX...

004062a7 <_ctype_>:
  4062a7:	20202000 20202020 28282020 20282828     .         ((((( 
  4062b7:	20202020 20202020 20202020 20202020                     
  4062c7:	10108820 10101010 10101010 10101010      ...............
  4062d7:	04040410 04040404 10040404 10101010     ................
  4062e7:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4062f7:	01010101 01010101 01010101 10101010     ................
  406307:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406317:	02020202 02020202 02020202 10101010     ................
  406327:	00000020 00000000 00000000 00000000      ...............
	...

004063a8 <_init>:
  4063a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4063aa:	bf00      	nop
  4063ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4063ae:	bc08      	pop	{r3}
  4063b0:	469e      	mov	lr, r3
  4063b2:	4770      	bx	lr

004063b4 <__init_array_start>:
  4063b4:	0040018d 	.word	0x0040018d

004063b8 <_fini>:
  4063b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4063ba:	bf00      	nop
  4063bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4063be:	bc08      	pop	{r3}
  4063c0:	469e      	mov	lr, r3
  4063c2:	4770      	bx	lr

004063c4 <__fini_array_start>:
  4063c4:	00400169 	.word	0x00400169
