Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladdertestbench_behav xil_defaultlib.fulladdertestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'a' [C:/git/ECE_exp2/week2/fulladdertestbench.v:7]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'b' [C:/git/ECE_exp2/week2/fulladdertestbench.v:8]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/git/ECE_exp2/week2/fulladdertestbench.v:9]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/git/ECE_exp2/week2/adder/adder.srcs/sources_1/new/half_adder.v" Line 33. Module full_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/git/ECE_exp2/week2/adder/adder.srcs/sources_1/new/half_adder.v" Line 23. Module half_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/git/ECE_exp2/week2/adder/adder.srcs/sources_1/new/half_adder.v" Line 23. Module half_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/git/ECE_exp2/week2/adder/adder.srcs/sources_1/new/half_adder.v" Line 33. Module full_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/git/ECE_exp2/week2/adder/adder.srcs/sources_1/new/half_adder.v" Line 23. Module half_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/git/ECE_exp2/week2/adder/adder.srcs/sources_1/new/half_adder.v" Line 23. Module half_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/git/ECE_exp2/week2/adder/adder.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/git/ECE_exp2/week2/adder/adder.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fulladdertestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladdertestbench_behav
