#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jun 19 14:38:24 2025
# Process ID: 19260
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13496 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
file mkdir C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new
close [ open C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/passthrough.v w ]
add_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/passthrough.v
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
create_bd_cell -type module -reference passthrough passthrough_0
set_property location {2 790 92} [get_bd_cells passthrough_0]
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_cells passthrough_0]
export_ip_user_files -of_objects  [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/passthrough.v] -no_script -reset -force -quiet
remove_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/passthrough.v
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
group_bd_cells Processing_System [get_bd_cells processing_system7_0] [get_bd_cells rst_ps7_0_125M] [get_bd_cells ps7_0_axi_periph]
set_property location {1.5 446 262} [get_bd_cells Processing_System]
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd] -directory C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files -ipstatic_source_dir C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/modelsim} {questa=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/questa} {riviera=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/riviera} {activehdl=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
