// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "07/20/2022 20:55:48"

// 
// Device: Altera EP4CGX150DF31I7AD Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	CLK,
	reset,
	resetclk,
	cs,
	wr_rd,
	ADDR,
	Data_BUS_WRITE,
	Data_BUS_READ,
	WriteBack);
input 	CLK;
input 	reset;
input 	resetclk;
output 	cs;
output 	wr_rd;
output 	[31:0] ADDR;
output 	[31:0] Data_BUS_WRITE;
input 	[31:0] Data_BUS_READ;
output 	[31:0] WriteBack;

// Design Ports Information
// cs	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_rd	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_F29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_B27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[20]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[21]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[22]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[23]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[24]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[25]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[26]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[27]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[28]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[29]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[30]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[31]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[0]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[1]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[2]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[3]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[4]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[5]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[7]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[8]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[9]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[10]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[11]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[12]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[13]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[14]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[15]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[16]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[17]	=>  Location: PIN_H30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[18]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[19]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[20]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[21]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[22]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[23]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[24]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[25]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[26]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[27]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[28]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[29]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[30]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_WRITE[31]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[0]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[3]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[4]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[6]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[7]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[8]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[9]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[10]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[11]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[12]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[13]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[14]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[15]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[16]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[17]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[18]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[19]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[20]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[21]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[22]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[23]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[24]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[26]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[27]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[28]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[29]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[30]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_BUS_READ[31]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[0]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[1]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[2]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[4]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[6]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[8]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[9]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[10]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[11]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[12]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[13]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[14]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[15]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[16]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[17]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[18]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[19]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[20]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[21]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[22]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[23]	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[24]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[25]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[26]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[27]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[28]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[29]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[30]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteBack[31]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetclk	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_7_1200mv_100c_v_slow.sdo");
// synopsys translate_on

wire \Data_BUS_READ[0]~input_o ;
wire \Data_BUS_READ[1]~input_o ;
wire \Data_BUS_READ[2]~input_o ;
wire \Data_BUS_READ[3]~input_o ;
wire \Data_BUS_READ[4]~input_o ;
wire \Data_BUS_READ[5]~input_o ;
wire \Data_BUS_READ[6]~input_o ;
wire \Data_BUS_READ[7]~input_o ;
wire \Data_BUS_READ[8]~input_o ;
wire \Data_BUS_READ[9]~input_o ;
wire \Data_BUS_READ[10]~input_o ;
wire \Data_BUS_READ[11]~input_o ;
wire \Data_BUS_READ[12]~input_o ;
wire \Data_BUS_READ[13]~input_o ;
wire \Data_BUS_READ[14]~input_o ;
wire \Data_BUS_READ[15]~input_o ;
wire \Data_BUS_READ[16]~input_o ;
wire \Data_BUS_READ[17]~input_o ;
wire \Data_BUS_READ[18]~input_o ;
wire \Data_BUS_READ[19]~input_o ;
wire \Data_BUS_READ[20]~input_o ;
wire \Data_BUS_READ[21]~input_o ;
wire \Data_BUS_READ[22]~input_o ;
wire \Data_BUS_READ[23]~input_o ;
wire \Data_BUS_READ[24]~input_o ;
wire \Data_BUS_READ[25]~input_o ;
wire \Data_BUS_READ[26]~input_o ;
wire \Data_BUS_READ[27]~input_o ;
wire \Data_BUS_READ[28]~input_o ;
wire \Data_BUS_READ[29]~input_o ;
wire \Data_BUS_READ[30]~input_o ;
wire \Data_BUS_READ[31]~input_o ;
wire \~ALTERA_NCEO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~ibuf_o ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_NCEO~~obuf_o ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \resetclk~input_o ;
wire \CLK~input_o ;
wire \PLLGenerator|altpll_component|auto_generated|wire_pll1_fbout ;
wire CLK_SYS;
wire \CLK_SYS~clkctrl_outclk ;
wire \pc_MIPS|Saida[0]~27_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \pc_MIPS|Saida[1]~9_combout ;
wire \pc_MIPS|Saida[1]~10 ;
wire \pc_MIPS|Saida[2]~11_combout ;
wire \pc_MIPS|Saida[2]~12 ;
wire \pc_MIPS|Saida[3]~13_combout ;
wire \pc_MIPS|Saida[3]~14 ;
wire \pc_MIPS|Saida[4]~15_combout ;
wire \pc_MIPS|Saida[4]~16 ;
wire \pc_MIPS|Saida[5]~17_combout ;
wire \pc_MIPS|Saida[5]~18 ;
wire \pc_MIPS|Saida[6]~19_combout ;
wire \pc_MIPS|Saida[6]~20 ;
wire \pc_MIPS|Saida[7]~21_combout ;
wire \pc_MIPS|Saida[7]~22 ;
wire \pc_MIPS|Saida[8]~23_combout ;
wire \pc_MIPS|Saida[8]~24 ;
wire \pc_MIPS|Saida[9]~25_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a11 ;
wire \IM_MIPS|instructionInt~0feeder_combout ;
wire \IM_MIPS|instructionInt~0_q ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a27 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a31 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a28 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a29 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a30 ;
wire \control_MIPS|Decoder1~0_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a9 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a10 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a8 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a7 ;
wire \control_MIPS|Equal0~0_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a6 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a26 ;
wire \register_CTRL_1|out[11]~0_combout ;
wire \register_CTRL_1|out[11]~1_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a17 ;
wire \control_MIPS|Decoder1~1_combout ;
wire \datamemory_MIPS|comb~0_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a18 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a19 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a5 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a2 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a1 ;
wire \control_MIPS|WideOr0~0_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a4 ;
wire \control_MIPS|Selector0~1_combout ;
wire \control_MIPS|Selector0~0_combout ;
wire \control_MIPS|Selector0~2_combout ;
wire \control_MIPS|Selector2~2_combout ;
wire \control_MIPS|WideOr1~0_combout ;
wire \control_MIPS|Selector1~2_combout ;
wire \register_D_1|out[8]~0_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a25 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a24 ;
wire \register_CTRL_3|out[6]~feeder_combout ;
wire \register_CTRL_1|out[1]~2_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a16 ;
wire \control_MIPS|Selector8~0_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \control_MIPS|Selector7~0_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a13 ;
wire \control_MIPS|Selector6~0_combout ;
wire \control_MIPS|Selector3~0_combout ;
wire \control_MIPS|Selector3~1_combout ;
wire \registerfile_MIPS|Decoder0~0_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a14 ;
wire \control_MIPS|Selector5~0_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a15 ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a20 ;
wire \control_MIPS|Selector4~0_combout ;
wire \register_CTRL_3|out[4]~feeder_combout ;
wire \registerfile_MIPS|Decoder0~1_combout ;
wire \registerfile_MIPS|register[22][0]~q ;
wire \registerfile_MIPS|Decoder0~5_combout ;
wire \registerfile_MIPS|register[30][0]~q ;
wire \registerfile_MIPS|Decoder0~2_combout ;
wire \registerfile_MIPS|Decoder0~3_combout ;
wire \registerfile_MIPS|register[26][0]~q ;
wire \registerfile_MIPS|Decoder0~4_combout ;
wire \registerfile_MIPS|register[18][0]~q ;
wire \registerfile_MIPS|Mux63~0_combout ;
wire \registerfile_MIPS|Mux63~1_combout ;
wire \registerfile_MIPS|Decoder0~20_combout ;
wire \registerfile_MIPS|Decoder0~23_combout ;
wire \registerfile_MIPS|register[31][0]~q ;
wire \registerfile_MIPS|Decoder0~18_combout ;
wire \registerfile_MIPS|Decoder0~19_combout ;
wire \registerfile_MIPS|register[27][0]~q ;
wire \registerfile_MIPS|Decoder0~22_combout ;
wire \registerfile_MIPS|register[19][0]~q ;
wire \registerfile_MIPS|Mux63~7_combout ;
wire \registerfile_MIPS|Mux63~8_combout ;
wire \registerfile_MIPS|Decoder0~8_combout ;
wire \registerfile_MIPS|Decoder0~9_combout ;
wire \registerfile_MIPS|register[21][0]~q ;
wire \registerfile_MIPS|Decoder0~6_combout ;
wire \registerfile_MIPS|Decoder0~10_combout ;
wire \registerfile_MIPS|register[17][0]~q ;
wire \registerfile_MIPS|Mux63~2_combout ;
wire \registerfile_MIPS|Decoder0~7_combout ;
wire \registerfile_MIPS|register[25][0]~q ;
wire \registerfile_MIPS|Decoder0~11_combout ;
wire \registerfile_MIPS|register[29][0]~q ;
wire \registerfile_MIPS|Mux63~3_combout ;
wire \registerfile_MIPS|Decoder0~14_combout ;
wire \registerfile_MIPS|Decoder0~15_combout ;
wire \registerfile_MIPS|register[24][0]~q ;
wire \registerfile_MIPS|Decoder0~16_combout ;
wire \registerfile_MIPS|register[16][0]~q ;
wire \registerfile_MIPS|Mux63~4_combout ;
wire \registerfile_MIPS|Decoder0~12_combout ;
wire \registerfile_MIPS|Decoder0~13_combout ;
wire \registerfile_MIPS|register[20][0]~q ;
wire \registerfile_MIPS|Decoder0~17_combout ;
wire \registerfile_MIPS|register[28][0]~q ;
wire \registerfile_MIPS|Mux63~5_combout ;
wire \registerfile_MIPS|Mux63~6_combout ;
wire \registerfile_MIPS|Mux63~9_combout ;
wire \registerfile_MIPS|Decoder0~24_combout ;
wire \registerfile_MIPS|register[10][0]~q ;
wire \registerfile_MIPS|Decoder0~27_combout ;
wire \registerfile_MIPS|register[11][0]~q ;
wire \registerfile_MIPS|Decoder0~26_combout ;
wire \registerfile_MIPS|register[8][0]~q ;
wire \registerfile_MIPS|Decoder0~25_combout ;
wire \registerfile_MIPS|register[9][0]~q ;
wire \registerfile_MIPS|Mux63~10_combout ;
wire \registerfile_MIPS|Mux63~11_combout ;
wire \registerfile_MIPS|Decoder0~36_combout ;
wire \registerfile_MIPS|register[13][0]~q ;
wire \registerfile_MIPS|Decoder0~39_combout ;
wire \registerfile_MIPS|register[15][0]~q ;
wire \registerfile_MIPS|Decoder0~38_combout ;
wire \registerfile_MIPS|register[12][0]~q ;
wire \registerfile_MIPS|Decoder0~37_combout ;
wire \registerfile_MIPS|register[14][0]~q ;
wire \registerfile_MIPS|Mux63~17_combout ;
wire \registerfile_MIPS|Mux63~18_combout ;
wire \registerfile_MIPS|Decoder0~33_combout ;
wire \registerfile_MIPS|register[1][0]~q ;
wire \registerfile_MIPS|Decoder0~34_combout ;
wire \registerfile_MIPS|register[0][0]~q ;
wire \registerfile_MIPS|Mux63~14_combout ;
wire \registerfile_MIPS|Decoder0~32_combout ;
wire \registerfile_MIPS|register[2][0]~q ;
wire \registerfile_MIPS|Decoder0~35_combout ;
wire \registerfile_MIPS|register[3][0]~q ;
wire \registerfile_MIPS|Mux63~15_combout ;
wire \registerfile_MIPS|Decoder0~31_combout ;
wire \registerfile_MIPS|register[7][0]~q ;
wire \registerfile_MIPS|Decoder0~28_combout ;
wire \registerfile_MIPS|register[5][0]~q ;
wire \registerfile_MIPS|Decoder0~30_combout ;
wire \registerfile_MIPS|register[4][0]~q ;
wire \registerfile_MIPS|Decoder0~29_combout ;
wire \registerfile_MIPS|register[6][0]~q ;
wire \registerfile_MIPS|Mux63~12_combout ;
wire \registerfile_MIPS|Mux63~13_combout ;
wire \registerfile_MIPS|Mux63~16_combout ;
wire \registerfile_MIPS|Mux63~19_combout ;
wire \registerfile_MIPS|Mux63~20_combout ;
wire \datamemory_MIPS|MemoryRam~69_combout ;
wire \control_MIPS|WideOr2~0_combout ;
wire \control_MIPS|Selector2~3_combout ;
wire \register_D_1|out[8]~1_combout ;
wire CLK_MUL;
wire \CLK_MUL~clkctrl_outclk ;
wire \register_D_2|out[1]~feeder_combout ;
wire \register_D_2|out[2]~feeder_combout ;
wire \registerfile_MIPS|register[10][6]~q ;
wire \registerfile_MIPS|register[11][6]~q ;
wire \registerfile_MIPS|register[8][6]~q ;
wire \registerfile_MIPS|register[9][6]~q ;
wire \registerfile_MIPS|Mux57~10_combout ;
wire \registerfile_MIPS|Mux57~11_combout ;
wire \registerfile_MIPS|register[7][6]~q ;
wire \registerfile_MIPS|register[5][6]~q ;
wire \registerfile_MIPS|register[4][6]~q ;
wire \registerfile_MIPS|register[6][6]~q ;
wire \registerfile_MIPS|Mux57~12_combout ;
wire \registerfile_MIPS|Mux57~13_combout ;
wire \registerfile_MIPS|register[3][6]~q ;
wire \registerfile_MIPS|register[2][6]~q ;
wire \registerfile_MIPS|register[1][6]~q ;
wire \registerfile_MIPS|register[0][6]~q ;
wire \registerfile_MIPS|Mux57~14_combout ;
wire \registerfile_MIPS|Mux57~15_combout ;
wire \registerfile_MIPS|Mux57~16_combout ;
wire \registerfile_MIPS|register[14][6]~q ;
wire \registerfile_MIPS|register[12][6]~q ;
wire \registerfile_MIPS|Mux57~17_combout ;
wire \registerfile_MIPS|register[15][6]~q ;
wire \registerfile_MIPS|register[13][6]~q ;
wire \registerfile_MIPS|Mux57~18_combout ;
wire \registerfile_MIPS|Mux57~19_combout ;
wire \registerfile_MIPS|register[22][6]~q ;
wire \registerfile_MIPS|register[30][6]~q ;
wire \registerfile_MIPS|register[26][6]~q ;
wire \registerfile_MIPS|register[18][6]~q ;
wire \registerfile_MIPS|Mux57~0_combout ;
wire \registerfile_MIPS|Mux57~1_combout ;
wire \registerfile_MIPS|register[17][6]~q ;
wire \registerfile_MIPS|register[21][6]~q ;
wire \registerfile_MIPS|Mux57~2_combout ;
wire \registerfile_MIPS|register[25][6]~q ;
wire \registerfile_MIPS|register[29][6]~q ;
wire \registerfile_MIPS|Mux57~3_combout ;
wire \registerfile_MIPS|register[24][6]~q ;
wire \registerfile_MIPS|register[16][6]~q ;
wire \registerfile_MIPS|Mux57~4_combout ;
wire \registerfile_MIPS|register[20][6]~q ;
wire \registerfile_MIPS|register[28][6]~q ;
wire \registerfile_MIPS|Mux57~5_combout ;
wire \registerfile_MIPS|Mux57~6_combout ;
wire \registerfile_MIPS|Decoder0~21_combout ;
wire \registerfile_MIPS|register[23][6]~q ;
wire \registerfile_MIPS|register[19][6]~q ;
wire \registerfile_MIPS|Mux57~7_combout ;
wire \registerfile_MIPS|register[31][6]~q ;
wire \registerfile_MIPS|Mux57~8_combout ;
wire \registerfile_MIPS|Mux57~9_combout ;
wire \registerfile_MIPS|Mux57~20_combout ;
wire \datamemory_MIPS|MemoryRam~71_combout ;
wire \datamemory_MIPS|MemoryRam~7_q ;
wire \datamemory_MIPS|MemoryRam~72_combout ;
wire \datamemory_MIPS|MemoryRam~8_q ;
wire \multiplicador_MIPS|COUNT0|n[0]~6_combout ;
wire \multiplicador_MIPS|COUNT0|n[2]~12 ;
wire \multiplicador_MIPS|COUNT0|n[3]~13_combout ;
wire \~GND~combout ;
wire \multiplicador_MIPS|COUNT0|n[2]~8_combout ;
wire \multiplicador_MIPS|COUNT0|n[3]~14 ;
wire \multiplicador_MIPS|COUNT0|n[4]~15_combout ;
wire \multiplicador_MIPS|COUNT0|n[4]~16 ;
wire \multiplicador_MIPS|COUNT0|n[5]~17_combout ;
wire \multiplicador_MIPS|CON0|state~11_combout ;
wire \multiplicador_MIPS|CON0|state.S3~q ;
wire \multiplicador_MIPS|CON0|Selector0~0_combout ;
wire \multiplicador_MIPS|CON0|state.S0~q ;
wire \multiplicador_MIPS|CON0|Load~0_combout ;
wire \multiplicador_MIPS|COUNT0|n[0]~7 ;
wire \multiplicador_MIPS|COUNT0|n[1]~9_combout ;
wire \multiplicador_MIPS|COUNT0|n[1]~10 ;
wire \multiplicador_MIPS|COUNT0|n[2]~11_combout ;
wire \multiplicador_MIPS|COUNT0|Equal0~0_combout ;
wire \multiplicador_MIPS|CON0|Selector1~0_combout ;
wire \multiplicador_MIPS|CON0|Selector1~1_combout ;
wire \multiplicador_MIPS|CON0|state.S1~q ;
wire \multiplicador_MIPS|CON0|state.S2~q ;
wire \datamemory_MIPS|MemoryRam~75_combout ;
wire \datamemory_MIPS|MemoryRam~11_q ;
wire \mux_Execute_1|X[17]~8_combout ;
wire \alu_MIPS|Add0~53_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a23 ;
wire \registerfile_MIPS|register[23][17]~q ;
wire \registerfile_MIPS|register[31][17]~q ;
wire \registerfile_MIPS|register[19][17]~q ;
wire \registerfile_MIPS|register[27][17]~q ;
wire \registerfile_MIPS|Mux14~7_combout ;
wire \registerfile_MIPS|Mux14~8_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \registerfile_MIPS|register[29][17]~q ;
wire \registerfile_MIPS|register[17][17]~q ;
wire \registerfile_MIPS|register[25][17]~q ;
wire \registerfile_MIPS|Mux14~0_combout ;
wire \registerfile_MIPS|register[21][17]~q ;
wire \registerfile_MIPS|Mux14~1_combout ;
wire \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a22 ;
wire \registerfile_MIPS|register[16][17]~q ;
wire \registerfile_MIPS|register[20][17]~q ;
wire \registerfile_MIPS|Mux14~4_combout ;
wire \registerfile_MIPS|register[24][17]~q ;
wire \registerfile_MIPS|register[28][17]~q ;
wire \registerfile_MIPS|Mux14~5_combout ;
wire \registerfile_MIPS|register[18][17]~q ;
wire \registerfile_MIPS|register[22][17]~q ;
wire \registerfile_MIPS|Mux14~2_combout ;
wire \registerfile_MIPS|register[30][17]~q ;
wire \registerfile_MIPS|register[26][17]~q ;
wire \registerfile_MIPS|Mux14~3_combout ;
wire \registerfile_MIPS|Mux14~6_combout ;
wire \registerfile_MIPS|Mux14~9_combout ;
wire \registerfile_MIPS|register[4][17]~q ;
wire \registerfile_MIPS|register[5][17]~q ;
wire \registerfile_MIPS|Mux14~10_combout ;
wire \registerfile_MIPS|register[6][17]~q ;
wire \registerfile_MIPS|register[7][17]~q ;
wire \registerfile_MIPS|Mux14~11_combout ;
wire \registerfile_MIPS|register[9][17]~q ;
wire \registerfile_MIPS|register[11][17]~q ;
wire \registerfile_MIPS|register[8][17]~q ;
wire \registerfile_MIPS|register[10][17]~q ;
wire \registerfile_MIPS|Mux14~12_combout ;
wire \registerfile_MIPS|Mux14~13_combout ;
wire \registerfile_MIPS|register[0][17]~q ;
wire \registerfile_MIPS|register[2][17]~q ;
wire \registerfile_MIPS|Mux14~14_combout ;
wire \registerfile_MIPS|register[1][17]~q ;
wire \registerfile_MIPS|Mux14~15_combout ;
wire \registerfile_MIPS|Mux14~16_combout ;
wire \registerfile_MIPS|register[13][17]~q ;
wire \registerfile_MIPS|register[12][17]~q ;
wire \registerfile_MIPS|Mux14~17_combout ;
wire \registerfile_MIPS|register[15][17]~q ;
wire \registerfile_MIPS|register[14][17]~q ;
wire \registerfile_MIPS|Mux14~18_combout ;
wire \registerfile_MIPS|Mux14~19_combout ;
wire \registerfile_MIPS|Mux14~20_combout ;
wire \alu_MIPS|Add0~50_combout ;
wire \registerfile_MIPS|register[27][16]~q ;
wire \registerfile_MIPS|register[19][16]~q ;
wire \registerfile_MIPS|register[23][16]~q ;
wire \registerfile_MIPS|Mux15~7_combout ;
wire \registerfile_MIPS|register[31][16]~q ;
wire \registerfile_MIPS|Mux15~8_combout ;
wire \registerfile_MIPS|register[18][16]~q ;
wire \registerfile_MIPS|register[26][16]~q ;
wire \registerfile_MIPS|Mux15~0_combout ;
wire \registerfile_MIPS|register[22][16]~q ;
wire \registerfile_MIPS|register[30][16]~q ;
wire \registerfile_MIPS|Mux15~1_combout ;
wire \registerfile_MIPS|register[17][16]~q ;
wire \registerfile_MIPS|register[21][16]~q ;
wire \registerfile_MIPS|Mux15~2_combout ;
wire \registerfile_MIPS|register[29][16]~q ;
wire \registerfile_MIPS|register[25][16]~q ;
wire \registerfile_MIPS|Mux15~3_combout ;
wire \registerfile_MIPS|register[20][16]~q ;
wire \registerfile_MIPS|register[16][16]~q ;
wire \registerfile_MIPS|register[24][16]~q ;
wire \registerfile_MIPS|Mux15~4_combout ;
wire \registerfile_MIPS|register[28][16]~q ;
wire \registerfile_MIPS|Mux15~5_combout ;
wire \registerfile_MIPS|Mux15~6_combout ;
wire \registerfile_MIPS|Mux15~9_combout ;
wire \registerfile_MIPS|register[12][16]~q ;
wire \registerfile_MIPS|register[14][16]~q ;
wire \registerfile_MIPS|Mux15~17_combout ;
wire \registerfile_MIPS|register[13][16]~q ;
wire \registerfile_MIPS|register[15][16]~q ;
wire \registerfile_MIPS|Mux15~18_combout ;
wire \registerfile_MIPS|register[6][16]~q ;
wire \registerfile_MIPS|register[4][16]~q ;
wire \registerfile_MIPS|Mux15~12_combout ;
wire \registerfile_MIPS|register[7][16]~q ;
wire \registerfile_MIPS|register[5][16]~q ;
wire \registerfile_MIPS|Mux15~13_combout ;
wire \registerfile_MIPS|register[2][16]~q ;
wire \registerfile_MIPS|register[3][16]~q ;
wire \registerfile_MIPS|register[0][16]~q ;
wire \registerfile_MIPS|register[1][16]~q ;
wire \registerfile_MIPS|Mux15~14_combout ;
wire \registerfile_MIPS|Mux15~15_combout ;
wire \registerfile_MIPS|Mux15~16_combout ;
wire \registerfile_MIPS|register[8][16]~q ;
wire \registerfile_MIPS|Mux15~10_combout ;
wire \registerfile_MIPS|register[10][16]~q ;
wire \registerfile_MIPS|register[11][16]~q ;
wire \registerfile_MIPS|Mux15~11_combout ;
wire \registerfile_MIPS|Mux15~19_combout ;
wire \registerfile_MIPS|Mux15~20_combout ;
wire \alu_MIPS|Add0~47_combout ;
wire \registerfile_MIPS|register[8][15]~q ;
wire \registerfile_MIPS|register[10][15]~q ;
wire \registerfile_MIPS|Mux16~12_combout ;
wire \registerfile_MIPS|register[11][15]~q ;
wire \registerfile_MIPS|register[9][15]~q ;
wire \registerfile_MIPS|Mux16~13_combout ;
wire \registerfile_MIPS|register[0][15]~q ;
wire \registerfile_MIPS|register[2][15]~q ;
wire \registerfile_MIPS|Mux16~14_combout ;
wire \registerfile_MIPS|register[1][15]~q ;
wire \registerfile_MIPS|Mux16~15_combout ;
wire \registerfile_MIPS|Mux16~16_combout ;
wire \registerfile_MIPS|register[13][15]~q ;
wire \registerfile_MIPS|register[12][15]~q ;
wire \registerfile_MIPS|Mux16~17_combout ;
wire \registerfile_MIPS|register[14][15]~q ;
wire \registerfile_MIPS|register[15][15]~q ;
wire \registerfile_MIPS|Mux16~18_combout ;
wire \registerfile_MIPS|register[4][15]~q ;
wire \registerfile_MIPS|register[5][15]~q ;
wire \registerfile_MIPS|Mux16~10_combout ;
wire \registerfile_MIPS|register[7][15]~q ;
wire \registerfile_MIPS|register[6][15]~q ;
wire \registerfile_MIPS|Mux16~11_combout ;
wire \registerfile_MIPS|Mux16~19_combout ;
wire \registerfile_MIPS|register[16][15]~q ;
wire \registerfile_MIPS|register[20][15]~q ;
wire \registerfile_MIPS|Mux16~4_combout ;
wire \registerfile_MIPS|register[28][15]~q ;
wire \registerfile_MIPS|register[24][15]~q ;
wire \registerfile_MIPS|Mux16~5_combout ;
wire \registerfile_MIPS|register[22][15]~q ;
wire \registerfile_MIPS|register[18][15]~q ;
wire \registerfile_MIPS|Mux16~2_combout ;
wire \registerfile_MIPS|register[30][15]~q ;
wire \registerfile_MIPS|register[26][15]~q ;
wire \registerfile_MIPS|Mux16~3_combout ;
wire \registerfile_MIPS|Mux16~6_combout ;
wire \registerfile_MIPS|register[17][15]~q ;
wire \registerfile_MIPS|register[25][15]~q ;
wire \registerfile_MIPS|Mux16~0_combout ;
wire \registerfile_MIPS|register[29][15]~q ;
wire \registerfile_MIPS|register[21][15]~q ;
wire \registerfile_MIPS|Mux16~1_combout ;
wire \registerfile_MIPS|register[23][15]~q ;
wire \registerfile_MIPS|register[31][15]~q ;
wire \registerfile_MIPS|register[27][15]~q ;
wire \registerfile_MIPS|register[19][15]~q ;
wire \registerfile_MIPS|Mux16~7_combout ;
wire \registerfile_MIPS|Mux16~8_combout ;
wire \registerfile_MIPS|Mux16~9_combout ;
wire \registerfile_MIPS|Mux16~20_combout ;
wire \alu_MIPS|Add0~44_combout ;
wire \registerfile_MIPS|register[20][14]~q ;
wire \registerfile_MIPS|register[28][14]~q ;
wire \registerfile_MIPS|register[24][14]~q ;
wire \registerfile_MIPS|register[16][14]~q ;
wire \registerfile_MIPS|Mux17~4_combout ;
wire \registerfile_MIPS|Mux17~5_combout ;
wire \registerfile_MIPS|register[17][14]~q ;
wire \registerfile_MIPS|register[21][14]~q ;
wire \registerfile_MIPS|Mux17~2_combout ;
wire \registerfile_MIPS|register[29][14]~q ;
wire \registerfile_MIPS|register[25][14]~q ;
wire \registerfile_MIPS|Mux17~3_combout ;
wire \registerfile_MIPS|Mux17~6_combout ;
wire \registerfile_MIPS|register[26][14]~q ;
wire \registerfile_MIPS|register[18][14]~q ;
wire \registerfile_MIPS|Mux17~0_combout ;
wire \registerfile_MIPS|register[22][14]~q ;
wire \registerfile_MIPS|register[30][14]~q ;
wire \registerfile_MIPS|Mux17~1_combout ;
wire \registerfile_MIPS|register[27][14]~q ;
wire \registerfile_MIPS|register[31][14]~q ;
wire \registerfile_MIPS|register[19][14]~q ;
wire \registerfile_MIPS|register[23][14]~q ;
wire \registerfile_MIPS|Mux17~7_combout ;
wire \registerfile_MIPS|Mux17~8_combout ;
wire \registerfile_MIPS|Mux17~9_combout ;
wire \registerfile_MIPS|register[4][14]~q ;
wire \registerfile_MIPS|register[6][14]~q ;
wire \registerfile_MIPS|Mux17~12_combout ;
wire \registerfile_MIPS|register[7][14]~q ;
wire \registerfile_MIPS|register[5][14]~q ;
wire \registerfile_MIPS|Mux17~13_combout ;
wire \registerfile_MIPS|register[1][14]~q ;
wire \registerfile_MIPS|register[0][14]~q ;
wire \registerfile_MIPS|Mux17~14_combout ;
wire \registerfile_MIPS|register[3][14]~q ;
wire \registerfile_MIPS|register[2][14]~q ;
wire \registerfile_MIPS|Mux17~15_combout ;
wire \registerfile_MIPS|Mux17~16_combout ;
wire \registerfile_MIPS|register[12][14]~q ;
wire \registerfile_MIPS|Mux17~17_combout ;
wire \registerfile_MIPS|register[13][14]~q ;
wire \registerfile_MIPS|register[15][14]~q ;
wire \registerfile_MIPS|Mux17~18_combout ;
wire \registerfile_MIPS|register[11][14]~q ;
wire \registerfile_MIPS|register[10][14]~q ;
wire \registerfile_MIPS|register[8][14]~q ;
wire \registerfile_MIPS|register[9][14]~q ;
wire \registerfile_MIPS|Mux17~10_combout ;
wire \registerfile_MIPS|Mux17~11_combout ;
wire \registerfile_MIPS|Mux17~19_combout ;
wire \registerfile_MIPS|Mux17~20_combout ;
wire \alu_MIPS|Add0~41_combout ;
wire \registerfile_MIPS|register[27][13]~q ;
wire \registerfile_MIPS|register[19][13]~q ;
wire \registerfile_MIPS|Mux18~7_combout ;
wire \registerfile_MIPS|register[31][13]~q ;
wire \registerfile_MIPS|register[23][13]~q ;
wire \registerfile_MIPS|Mux18~8_combout ;
wire \registerfile_MIPS|register[29][13]~q ;
wire \registerfile_MIPS|register[21][13]~q ;
wire \registerfile_MIPS|register[17][13]~q ;
wire \registerfile_MIPS|register[25][13]~q ;
wire \registerfile_MIPS|Mux18~0_combout ;
wire \registerfile_MIPS|Mux18~1_combout ;
wire \registerfile_MIPS|register[16][13]~q ;
wire \registerfile_MIPS|register[20][13]~q ;
wire \registerfile_MIPS|Mux18~4_combout ;
wire \registerfile_MIPS|register[28][13]~q ;
wire \registerfile_MIPS|register[24][13]~q ;
wire \registerfile_MIPS|Mux18~5_combout ;
wire \registerfile_MIPS|register[22][13]~q ;
wire \registerfile_MIPS|register[18][13]~q ;
wire \registerfile_MIPS|Mux18~2_combout ;
wire \registerfile_MIPS|register[30][13]~q ;
wire \registerfile_MIPS|register[26][13]~q ;
wire \registerfile_MIPS|Mux18~3_combout ;
wire \registerfile_MIPS|Mux18~6_combout ;
wire \registerfile_MIPS|Mux18~9_combout ;
wire \registerfile_MIPS|register[10][13]~q ;
wire \registerfile_MIPS|Mux18~12_combout ;
wire \registerfile_MIPS|register[11][13]~q ;
wire \registerfile_MIPS|register[9][13]~q ;
wire \registerfile_MIPS|Mux18~13_combout ;
wire \registerfile_MIPS|register[1][13]~q ;
wire \registerfile_MIPS|register[3][13]~q ;
wire \registerfile_MIPS|register[2][13]~q ;
wire \registerfile_MIPS|register[0][13]~q ;
wire \registerfile_MIPS|Mux18~14_combout ;
wire \registerfile_MIPS|Mux18~15_combout ;
wire \registerfile_MIPS|Mux18~16_combout ;
wire \registerfile_MIPS|register[7][13]~q ;
wire \registerfile_MIPS|register[6][13]~q ;
wire \registerfile_MIPS|register[5][13]~q ;
wire \registerfile_MIPS|register[4][13]~q ;
wire \registerfile_MIPS|Mux18~10_combout ;
wire \registerfile_MIPS|Mux18~11_combout ;
wire \registerfile_MIPS|register[15][13]~q ;
wire \registerfile_MIPS|register[13][13]~q ;
wire \registerfile_MIPS|register[12][13]~q ;
wire \registerfile_MIPS|Mux18~17_combout ;
wire \registerfile_MIPS|register[14][13]~q ;
wire \registerfile_MIPS|Mux18~18_combout ;
wire \registerfile_MIPS|Mux18~19_combout ;
wire \registerfile_MIPS|Mux18~20_combout ;
wire \registerfile_MIPS|register[14][12]~q ;
wire \registerfile_MIPS|Mux19~17_combout ;
wire \registerfile_MIPS|register[15][12]~q ;
wire \registerfile_MIPS|register[13][12]~q ;
wire \registerfile_MIPS|Mux19~18_combout ;
wire \registerfile_MIPS|register[11][12]~q ;
wire \registerfile_MIPS|register[10][12]~q ;
wire \registerfile_MIPS|register[9][12]~q ;
wire \registerfile_MIPS|register[8][12]~q ;
wire \registerfile_MIPS|Mux19~10_combout ;
wire \registerfile_MIPS|Mux19~11_combout ;
wire \registerfile_MIPS|register[4][12]~q ;
wire \registerfile_MIPS|register[6][12]~q ;
wire \registerfile_MIPS|Mux19~12_combout ;
wire \registerfile_MIPS|register[5][12]~q ;
wire \registerfile_MIPS|register[7][12]~q ;
wire \registerfile_MIPS|Mux19~13_combout ;
wire \registerfile_MIPS|register[1][12]~q ;
wire \registerfile_MIPS|register[0][12]~q ;
wire \registerfile_MIPS|Mux19~14_combout ;
wire \registerfile_MIPS|register[3][12]~q ;
wire \registerfile_MIPS|register[2][12]~q ;
wire \registerfile_MIPS|Mux19~15_combout ;
wire \registerfile_MIPS|Mux19~16_combout ;
wire \registerfile_MIPS|Mux19~19_combout ;
wire \registerfile_MIPS|register[21][12]~q ;
wire \registerfile_MIPS|register[17][12]~q ;
wire \registerfile_MIPS|Mux19~2_combout ;
wire \registerfile_MIPS|register[29][12]~q ;
wire \registerfile_MIPS|register[25][12]~q ;
wire \registerfile_MIPS|Mux19~3_combout ;
wire \registerfile_MIPS|register[20][12]~q ;
wire \registerfile_MIPS|register[16][12]~q ;
wire \registerfile_MIPS|register[24][12]~q ;
wire \registerfile_MIPS|Mux19~4_combout ;
wire \registerfile_MIPS|register[28][12]~q ;
wire \registerfile_MIPS|Mux19~5_combout ;
wire \registerfile_MIPS|Mux19~6_combout ;
wire \registerfile_MIPS|register[23][12]~q ;
wire \registerfile_MIPS|register[19][12]~q ;
wire \registerfile_MIPS|Mux19~7_combout ;
wire \registerfile_MIPS|register[31][12]~q ;
wire \registerfile_MIPS|register[27][12]~q ;
wire \registerfile_MIPS|Mux19~8_combout ;
wire \registerfile_MIPS|register[18][12]~q ;
wire \registerfile_MIPS|register[26][12]~q ;
wire \registerfile_MIPS|Mux19~0_combout ;
wire \registerfile_MIPS|register[30][12]~q ;
wire \registerfile_MIPS|register[22][12]~q ;
wire \registerfile_MIPS|Mux19~1_combout ;
wire \registerfile_MIPS|Mux19~9_combout ;
wire \registerfile_MIPS|Mux19~20_combout ;
wire \alu_MIPS|Add0~38_combout ;
wire \alu_MIPS|Add0~0_combout ;
wire \registerfile_MIPS|register[7][11]~q ;
wire \registerfile_MIPS|register[6][11]~q ;
wire \registerfile_MIPS|register[4][11]~q ;
wire \registerfile_MIPS|register[5][11]~q ;
wire \registerfile_MIPS|Mux20~10_combout ;
wire \registerfile_MIPS|Mux20~11_combout ;
wire \registerfile_MIPS|register[13][11]~q ;
wire \registerfile_MIPS|Mux20~17_combout ;
wire \registerfile_MIPS|register[14][11]~q ;
wire \registerfile_MIPS|register[15][11]~q ;
wire \registerfile_MIPS|Mux20~18_combout ;
wire \registerfile_MIPS|register[10][11]~q ;
wire \registerfile_MIPS|register[8][11]~q ;
wire \registerfile_MIPS|Mux20~12_combout ;
wire \registerfile_MIPS|register[11][11]~q ;
wire \registerfile_MIPS|register[9][11]~q ;
wire \registerfile_MIPS|Mux20~13_combout ;
wire \registerfile_MIPS|register[0][11]~q ;
wire \registerfile_MIPS|register[2][11]~q ;
wire \registerfile_MIPS|Mux20~14_combout ;
wire \registerfile_MIPS|register[3][11]~q ;
wire \registerfile_MIPS|register[1][11]~q ;
wire \registerfile_MIPS|Mux20~15_combout ;
wire \registerfile_MIPS|Mux20~16_combout ;
wire \registerfile_MIPS|Mux20~19_combout ;
wire \registerfile_MIPS|register[29][11]~q ;
wire \registerfile_MIPS|register[21][11]~q ;
wire \registerfile_MIPS|register[17][11]~q ;
wire \registerfile_MIPS|register[25][11]~q ;
wire \registerfile_MIPS|Mux20~0_combout ;
wire \registerfile_MIPS|Mux20~1_combout ;
wire \registerfile_MIPS|register[19][11]~q ;
wire \registerfile_MIPS|register[27][11]~q ;
wire \registerfile_MIPS|Mux20~7_combout ;
wire \registerfile_MIPS|register[23][11]~q ;
wire \registerfile_MIPS|register[31][11]~q ;
wire \registerfile_MIPS|Mux20~8_combout ;
wire \registerfile_MIPS|register[16][11]~q ;
wire \registerfile_MIPS|register[20][11]~q ;
wire \registerfile_MIPS|Mux20~4_combout ;
wire \registerfile_MIPS|register[24][11]~q ;
wire \registerfile_MIPS|register[28][11]~q ;
wire \registerfile_MIPS|Mux20~5_combout ;
wire \registerfile_MIPS|register[22][11]~q ;
wire \registerfile_MIPS|register[18][11]~q ;
wire \registerfile_MIPS|Mux20~2_combout ;
wire \registerfile_MIPS|register[26][11]~q ;
wire \registerfile_MIPS|register[30][11]~q ;
wire \registerfile_MIPS|Mux20~3_combout ;
wire \registerfile_MIPS|Mux20~6_combout ;
wire \registerfile_MIPS|Mux20~9_combout ;
wire \registerfile_MIPS|Mux20~20_combout ;
wire \alu_MIPS|Add0~1_combout ;
wire \registerfile_MIPS|register[26][10]~q ;
wire \registerfile_MIPS|register[18][10]~q ;
wire \registerfile_MIPS|Mux21~0_combout ;
wire \registerfile_MIPS|register[22][10]~q ;
wire \registerfile_MIPS|register[30][10]~q ;
wire \registerfile_MIPS|Mux21~1_combout ;
wire \registerfile_MIPS|register[16][10]~q ;
wire \registerfile_MIPS|register[24][10]~q ;
wire \registerfile_MIPS|Mux21~4_combout ;
wire \registerfile_MIPS|register[28][10]~q ;
wire \registerfile_MIPS|register[20][10]~q ;
wire \registerfile_MIPS|Mux21~5_combout ;
wire \registerfile_MIPS|register[25][10]~q ;
wire \registerfile_MIPS|register[29][10]~q ;
wire \registerfile_MIPS|register[17][10]~q ;
wire \registerfile_MIPS|register[21][10]~q ;
wire \registerfile_MIPS|Mux21~2_combout ;
wire \registerfile_MIPS|Mux21~3_combout ;
wire \registerfile_MIPS|Mux21~6_combout ;
wire \registerfile_MIPS|register[23][10]~q ;
wire \registerfile_MIPS|Mux21~7_combout ;
wire \registerfile_MIPS|register[31][10]~q ;
wire \registerfile_MIPS|register[27][10]~q ;
wire \registerfile_MIPS|Mux21~8_combout ;
wire \registerfile_MIPS|Mux21~9_combout ;
wire \registerfile_MIPS|register[1][10]~q ;
wire \registerfile_MIPS|register[0][10]~q ;
wire \registerfile_MIPS|Mux21~14_combout ;
wire \registerfile_MIPS|register[3][10]~q ;
wire \registerfile_MIPS|register[2][10]~q ;
wire \registerfile_MIPS|Mux21~15_combout ;
wire \registerfile_MIPS|register[4][10]~q ;
wire \registerfile_MIPS|register[6][10]~q ;
wire \registerfile_MIPS|Mux21~12_combout ;
wire \registerfile_MIPS|register[7][10]~q ;
wire \registerfile_MIPS|register[5][10]~q ;
wire \registerfile_MIPS|Mux21~13_combout ;
wire \registerfile_MIPS|Mux21~16_combout ;
wire \registerfile_MIPS|register[8][10]~q ;
wire \registerfile_MIPS|register[9][10]~q ;
wire \registerfile_MIPS|Mux21~10_combout ;
wire \registerfile_MIPS|register[11][10]~q ;
wire \registerfile_MIPS|register[10][10]~q ;
wire \registerfile_MIPS|Mux21~11_combout ;
wire \registerfile_MIPS|register[15][10]~q ;
wire \registerfile_MIPS|register[13][10]~q ;
wire \registerfile_MIPS|register[14][10]~q ;
wire \registerfile_MIPS|register[12][10]~q ;
wire \registerfile_MIPS|Mux21~17_combout ;
wire \registerfile_MIPS|Mux21~18_combout ;
wire \registerfile_MIPS|Mux21~19_combout ;
wire \registerfile_MIPS|Mux21~20_combout ;
wire \alu_MIPS|Add0~2_combout ;
wire \registerfile_MIPS|register[17][9]~q ;
wire \registerfile_MIPS|register[25][9]~q ;
wire \registerfile_MIPS|Mux22~0_combout ;
wire \registerfile_MIPS|register[21][9]~q ;
wire \registerfile_MIPS|register[29][9]~q ;
wire \registerfile_MIPS|Mux22~1_combout ;
wire \registerfile_MIPS|register[16][9]~q ;
wire \registerfile_MIPS|register[20][9]~q ;
wire \registerfile_MIPS|Mux22~4_combout ;
wire \registerfile_MIPS|register[28][9]~q ;
wire \registerfile_MIPS|register[24][9]~q ;
wire \registerfile_MIPS|Mux22~5_combout ;
wire \registerfile_MIPS|register[18][9]~q ;
wire \registerfile_MIPS|register[22][9]~q ;
wire \registerfile_MIPS|Mux22~2_combout ;
wire \registerfile_MIPS|register[30][9]~q ;
wire \registerfile_MIPS|register[26][9]~q ;
wire \registerfile_MIPS|Mux22~3_combout ;
wire \registerfile_MIPS|Mux22~6_combout ;
wire \registerfile_MIPS|register[19][9]~q ;
wire \registerfile_MIPS|Mux22~7_combout ;
wire \registerfile_MIPS|register[31][9]~q ;
wire \registerfile_MIPS|register[23][9]~q ;
wire \registerfile_MIPS|Mux22~8_combout ;
wire \registerfile_MIPS|Mux22~9_combout ;
wire \registerfile_MIPS|register[13][9]~q ;
wire \registerfile_MIPS|register[12][9]~q ;
wire \registerfile_MIPS|Mux22~17_combout ;
wire \registerfile_MIPS|register[15][9]~q ;
wire \registerfile_MIPS|register[14][9]~q ;
wire \registerfile_MIPS|Mux22~18_combout ;
wire \registerfile_MIPS|register[0][9]~q ;
wire \registerfile_MIPS|register[2][9]~q ;
wire \registerfile_MIPS|Mux22~14_combout ;
wire \registerfile_MIPS|register[3][9]~q ;
wire \registerfile_MIPS|register[1][9]~q ;
wire \registerfile_MIPS|Mux22~15_combout ;
wire \registerfile_MIPS|register[10][9]~q ;
wire \registerfile_MIPS|register[8][9]~q ;
wire \registerfile_MIPS|Mux22~12_combout ;
wire \registerfile_MIPS|register[9][9]~q ;
wire \registerfile_MIPS|register[11][9]~q ;
wire \registerfile_MIPS|Mux22~13_combout ;
wire \registerfile_MIPS|Mux22~16_combout ;
wire \registerfile_MIPS|register[7][9]~q ;
wire \registerfile_MIPS|register[6][9]~q ;
wire \registerfile_MIPS|register[5][9]~q ;
wire \registerfile_MIPS|register[4][9]~q ;
wire \registerfile_MIPS|Mux22~10_combout ;
wire \registerfile_MIPS|Mux22~11_combout ;
wire \registerfile_MIPS|Mux22~19_combout ;
wire \registerfile_MIPS|Mux22~20_combout ;
wire \registerfile_MIPS|register[23][8]~q ;
wire \registerfile_MIPS|Mux23~7_combout ;
wire \registerfile_MIPS|register[31][8]~q ;
wire \registerfile_MIPS|register[27][8]~q ;
wire \registerfile_MIPS|Mux23~8_combout ;
wire \registerfile_MIPS|register[18][8]~q ;
wire \registerfile_MIPS|register[26][8]~q ;
wire \registerfile_MIPS|Mux23~0_combout ;
wire \registerfile_MIPS|register[30][8]~q ;
wire \registerfile_MIPS|register[22][8]~q ;
wire \registerfile_MIPS|Mux23~1_combout ;
wire \registerfile_MIPS|register[24][8]~q ;
wire \registerfile_MIPS|register[16][8]~q ;
wire \registerfile_MIPS|Mux23~4_combout ;
wire \registerfile_MIPS|register[20][8]~q ;
wire \registerfile_MIPS|register[28][8]~q ;
wire \registerfile_MIPS|Mux23~5_combout ;
wire \registerfile_MIPS|register[17][8]~q ;
wire \registerfile_MIPS|register[21][8]~q ;
wire \registerfile_MIPS|Mux23~2_combout ;
wire \registerfile_MIPS|register[29][8]~q ;
wire \registerfile_MIPS|register[25][8]~q ;
wire \registerfile_MIPS|Mux23~3_combout ;
wire \registerfile_MIPS|Mux23~6_combout ;
wire \registerfile_MIPS|Mux23~9_combout ;
wire \registerfile_MIPS|register[11][8]~q ;
wire \registerfile_MIPS|register[8][8]~q ;
wire \registerfile_MIPS|register[9][8]~q ;
wire \registerfile_MIPS|Mux23~10_combout ;
wire \registerfile_MIPS|register[10][8]~q ;
wire \registerfile_MIPS|Mux23~11_combout ;
wire \registerfile_MIPS|register[1][8]~q ;
wire \registerfile_MIPS|register[0][8]~q ;
wire \registerfile_MIPS|Mux23~14_combout ;
wire \registerfile_MIPS|register[3][8]~q ;
wire \registerfile_MIPS|register[2][8]~q ;
wire \registerfile_MIPS|Mux23~15_combout ;
wire \registerfile_MIPS|register[5][8]~q ;
wire \registerfile_MIPS|register[7][8]~q ;
wire \registerfile_MIPS|register[4][8]~q ;
wire \registerfile_MIPS|register[6][8]~q ;
wire \registerfile_MIPS|Mux23~12_combout ;
wire \registerfile_MIPS|Mux23~13_combout ;
wire \registerfile_MIPS|Mux23~16_combout ;
wire \registerfile_MIPS|register[14][8]~q ;
wire \registerfile_MIPS|register[12][8]~q ;
wire \registerfile_MIPS|Mux23~17_combout ;
wire \registerfile_MIPS|register[13][8]~q ;
wire \registerfile_MIPS|register[15][8]~q ;
wire \registerfile_MIPS|Mux23~18_combout ;
wire \registerfile_MIPS|Mux23~19_combout ;
wire \registerfile_MIPS|Mux23~20_combout ;
wire \registerfile_MIPS|register[23][7]~q ;
wire \registerfile_MIPS|register[31][7]~q ;
wire \registerfile_MIPS|register[27][7]~q ;
wire \registerfile_MIPS|register[19][7]~q ;
wire \registerfile_MIPS|Mux24~7_combout ;
wire \registerfile_MIPS|Mux24~8_combout ;
wire \registerfile_MIPS|register[29][7]~q ;
wire \registerfile_MIPS|register[17][7]~q ;
wire \registerfile_MIPS|register[25][7]~q ;
wire \registerfile_MIPS|Mux24~0_combout ;
wire \registerfile_MIPS|register[21][7]~q ;
wire \registerfile_MIPS|Mux24~1_combout ;
wire \registerfile_MIPS|register[16][7]~q ;
wire \registerfile_MIPS|register[20][7]~q ;
wire \registerfile_MIPS|Mux24~4_combout ;
wire \registerfile_MIPS|register[28][7]~q ;
wire \registerfile_MIPS|register[24][7]~q ;
wire \registerfile_MIPS|Mux24~5_combout ;
wire \registerfile_MIPS|register[18][7]~q ;
wire \registerfile_MIPS|register[22][7]~q ;
wire \registerfile_MIPS|Mux24~2_combout ;
wire \registerfile_MIPS|register[30][7]~q ;
wire \registerfile_MIPS|register[26][7]~q ;
wire \registerfile_MIPS|Mux24~3_combout ;
wire \registerfile_MIPS|Mux24~6_combout ;
wire \registerfile_MIPS|Mux24~9_combout ;
wire \registerfile_MIPS|register[12][7]~q ;
wire \registerfile_MIPS|Mux24~17_combout ;
wire \registerfile_MIPS|register[14][7]~q ;
wire \registerfile_MIPS|register[15][7]~q ;
wire \registerfile_MIPS|Mux24~18_combout ;
wire \registerfile_MIPS|register[7][7]~q ;
wire \registerfile_MIPS|register[6][7]~q ;
wire \registerfile_MIPS|register[5][7]~q ;
wire \registerfile_MIPS|register[4][7]~q ;
wire \registerfile_MIPS|Mux24~10_combout ;
wire \registerfile_MIPS|Mux24~11_combout ;
wire \registerfile_MIPS|register[0][7]~q ;
wire \registerfile_MIPS|register[2][7]~q ;
wire \registerfile_MIPS|Mux24~14_combout ;
wire \registerfile_MIPS|register[3][7]~q ;
wire \registerfile_MIPS|register[1][7]~q ;
wire \registerfile_MIPS|Mux24~15_combout ;
wire \registerfile_MIPS|register[9][7]~q ;
wire \registerfile_MIPS|register[11][7]~q ;
wire \registerfile_MIPS|register[10][7]~q ;
wire \registerfile_MIPS|register[8][7]~q ;
wire \registerfile_MIPS|Mux24~12_combout ;
wire \registerfile_MIPS|Mux24~13_combout ;
wire \registerfile_MIPS|Mux24~16_combout ;
wire \registerfile_MIPS|Mux24~19_combout ;
wire \registerfile_MIPS|Mux24~20_combout ;
wire \alu_MIPS|Add0~5_combout ;
wire \registerfile_MIPS|register[19][5]~q ;
wire \registerfile_MIPS|register[27][5]~q ;
wire \registerfile_MIPS|Mux58~7_combout ;
wire \registerfile_MIPS|register[23][5]~q ;
wire \registerfile_MIPS|register[31][5]~q ;
wire \registerfile_MIPS|Mux58~8_combout ;
wire \registerfile_MIPS|register[21][5]~q ;
wire \registerfile_MIPS|register[25][5]~q ;
wire \registerfile_MIPS|register[17][5]~q ;
wire \registerfile_MIPS|Mux58~0_combout ;
wire \registerfile_MIPS|Mux58~1_combout ;
wire \registerfile_MIPS|register[28][5]~q ;
wire \registerfile_MIPS|register[24][5]~q ;
wire \registerfile_MIPS|register[16][5]~q ;
wire \registerfile_MIPS|register[20][5]~q ;
wire \registerfile_MIPS|Mux58~4_combout ;
wire \registerfile_MIPS|Mux58~5_combout ;
wire \registerfile_MIPS|register[22][5]~q ;
wire \registerfile_MIPS|register[18][5]~q ;
wire \registerfile_MIPS|Mux58~2_combout ;
wire \registerfile_MIPS|register[26][5]~q ;
wire \registerfile_MIPS|register[30][5]~q ;
wire \registerfile_MIPS|Mux58~3_combout ;
wire \registerfile_MIPS|Mux58~6_combout ;
wire \registerfile_MIPS|Mux58~9_combout ;
wire \registerfile_MIPS|register[6][5]~q ;
wire \registerfile_MIPS|register[7][5]~q ;
wire \registerfile_MIPS|register[4][5]~q ;
wire \registerfile_MIPS|register[5][5]~q ;
wire \registerfile_MIPS|Mux58~10_combout ;
wire \registerfile_MIPS|Mux58~11_combout ;
wire \registerfile_MIPS|register[14][5]~q ;
wire \registerfile_MIPS|register[13][5]~q ;
wire \registerfile_MIPS|register[12][5]~q ;
wire \registerfile_MIPS|Mux58~17_combout ;
wire \registerfile_MIPS|register[15][5]~q ;
wire \registerfile_MIPS|Mux58~18_combout ;
wire \registerfile_MIPS|register[2][5]~q ;
wire \registerfile_MIPS|register[0][5]~q ;
wire \registerfile_MIPS|Mux58~14_combout ;
wire \registerfile_MIPS|register[1][5]~q ;
wire \registerfile_MIPS|register[3][5]~q ;
wire \registerfile_MIPS|Mux58~15_combout ;
wire \registerfile_MIPS|register[11][5]~q ;
wire \registerfile_MIPS|register[9][5]~q ;
wire \registerfile_MIPS|register[8][5]~q ;
wire \registerfile_MIPS|register[10][5]~q ;
wire \registerfile_MIPS|Mux58~12_combout ;
wire \registerfile_MIPS|Mux58~13_combout ;
wire \registerfile_MIPS|Mux58~16_combout ;
wire \registerfile_MIPS|Mux58~19_combout ;
wire \registerfile_MIPS|Mux58~20_combout ;
wire \alu_MIPS|Add0~6_combout ;
wire \registerfile_MIPS|register[14][4]~q ;
wire \registerfile_MIPS|register[12][4]~q ;
wire \registerfile_MIPS|Mux27~17_combout ;
wire \registerfile_MIPS|register[13][4]~q ;
wire \registerfile_MIPS|register[15][4]~q ;
wire \registerfile_MIPS|Mux27~18_combout ;
wire \registerfile_MIPS|register[11][4]~q ;
wire \registerfile_MIPS|register[10][4]~q ;
wire \registerfile_MIPS|register[9][4]~q ;
wire \registerfile_MIPS|register[8][4]~q ;
wire \registerfile_MIPS|Mux27~10_combout ;
wire \registerfile_MIPS|Mux27~11_combout ;
wire \registerfile_MIPS|register[2][4]~q ;
wire \registerfile_MIPS|register[3][4]~q ;
wire \registerfile_MIPS|register[0][4]~q ;
wire \registerfile_MIPS|register[1][4]~q ;
wire \registerfile_MIPS|Mux27~14_combout ;
wire \registerfile_MIPS|Mux27~15_combout ;
wire \registerfile_MIPS|register[6][4]~q ;
wire \registerfile_MIPS|register[4][4]~q ;
wire \registerfile_MIPS|Mux27~12_combout ;
wire \registerfile_MIPS|register[7][4]~q ;
wire \registerfile_MIPS|register[5][4]~q ;
wire \registerfile_MIPS|Mux27~13_combout ;
wire \registerfile_MIPS|Mux27~16_combout ;
wire \registerfile_MIPS|Mux27~19_combout ;
wire \registerfile_MIPS|register[18][4]~q ;
wire \registerfile_MIPS|register[26][4]~q ;
wire \registerfile_MIPS|Mux27~0_combout ;
wire \registerfile_MIPS|register[22][4]~q ;
wire \registerfile_MIPS|register[30][4]~q ;
wire \registerfile_MIPS|Mux27~1_combout ;
wire \registerfile_MIPS|register[23][4]~q ;
wire \registerfile_MIPS|register[19][4]~q ;
wire \registerfile_MIPS|Mux27~7_combout ;
wire \registerfile_MIPS|register[31][4]~q ;
wire \registerfile_MIPS|register[27][4]~q ;
wire \registerfile_MIPS|Mux27~8_combout ;
wire \registerfile_MIPS|register[20][4]~q ;
wire \registerfile_MIPS|register[16][4]~q ;
wire \registerfile_MIPS|register[24][4]~q ;
wire \registerfile_MIPS|Mux27~4_combout ;
wire \registerfile_MIPS|register[28][4]~q ;
wire \registerfile_MIPS|Mux27~5_combout ;
wire \registerfile_MIPS|register[25][4]~q ;
wire \registerfile_MIPS|register[17][4]~q ;
wire \registerfile_MIPS|Mux27~2_combout ;
wire \registerfile_MIPS|register[29][4]~q ;
wire \registerfile_MIPS|Mux27~3_combout ;
wire \registerfile_MIPS|Mux27~6_combout ;
wire \registerfile_MIPS|Mux27~9_combout ;
wire \registerfile_MIPS|Mux27~20_combout ;
wire \alu_MIPS|Add0~8_combout ;
wire \registerfile_MIPS|register[5][3]~q ;
wire \registerfile_MIPS|register[4][3]~q ;
wire \registerfile_MIPS|Mux28~10_combout ;
wire \registerfile_MIPS|register[6][3]~q ;
wire \registerfile_MIPS|register[7][3]~q ;
wire \registerfile_MIPS|Mux28~11_combout ;
wire \registerfile_MIPS|register[0][3]~q ;
wire \registerfile_MIPS|register[2][3]~q ;
wire \registerfile_MIPS|Mux28~14_combout ;
wire \registerfile_MIPS|register[3][3]~q ;
wire \registerfile_MIPS|register[1][3]~q ;
wire \registerfile_MIPS|Mux28~15_combout ;
wire \registerfile_MIPS|register[10][3]~q ;
wire \registerfile_MIPS|register[8][3]~q ;
wire \registerfile_MIPS|Mux28~12_combout ;
wire \registerfile_MIPS|register[11][3]~q ;
wire \registerfile_MIPS|register[9][3]~q ;
wire \registerfile_MIPS|Mux28~13_combout ;
wire \registerfile_MIPS|Mux28~16_combout ;
wire \registerfile_MIPS|register[15][3]~feeder_combout ;
wire \registerfile_MIPS|register[15][3]~q ;
wire \registerfile_MIPS|register[13][3]~q ;
wire \registerfile_MIPS|register[12][3]~q ;
wire \registerfile_MIPS|Mux28~17_combout ;
wire \registerfile_MIPS|register[14][3]~q ;
wire \registerfile_MIPS|Mux28~18_combout ;
wire \registerfile_MIPS|Mux28~19_combout ;
wire \registerfile_MIPS|register[25][3]~q ;
wire \registerfile_MIPS|register[17][3]~q ;
wire \registerfile_MIPS|Mux28~0_combout ;
wire \registerfile_MIPS|register[29][3]~q ;
wire \registerfile_MIPS|register[21][3]~q ;
wire \registerfile_MIPS|Mux28~1_combout ;
wire \registerfile_MIPS|register[23][3]~q ;
wire \registerfile_MIPS|register[31][3]~q ;
wire \registerfile_MIPS|register[19][3]~q ;
wire \registerfile_MIPS|Mux28~7_combout ;
wire \registerfile_MIPS|Mux28~8_combout ;
wire \registerfile_MIPS|register[24][3]~q ;
wire \registerfile_MIPS|register[28][3]~q ;
wire \registerfile_MIPS|register[16][3]~q ;
wire \registerfile_MIPS|register[20][3]~q ;
wire \registerfile_MIPS|Mux28~4_combout ;
wire \registerfile_MIPS|Mux28~5_combout ;
wire \registerfile_MIPS|register[18][3]~q ;
wire \registerfile_MIPS|register[22][3]~q ;
wire \registerfile_MIPS|Mux28~2_combout ;
wire \registerfile_MIPS|register[30][3]~q ;
wire \registerfile_MIPS|register[26][3]~q ;
wire \registerfile_MIPS|Mux28~3_combout ;
wire \registerfile_MIPS|Mux28~6_combout ;
wire \registerfile_MIPS|Mux28~9_combout ;
wire \registerfile_MIPS|Mux28~20_combout ;
wire \registerfile_MIPS|register[9][2]~q ;
wire \registerfile_MIPS|register[8][2]~q ;
wire \registerfile_MIPS|Mux29~10_combout ;
wire \registerfile_MIPS|register[11][2]~q ;
wire \registerfile_MIPS|Mux29~11_combout ;
wire \registerfile_MIPS|register[0][2]~q ;
wire \registerfile_MIPS|register[1][2]~q ;
wire \registerfile_MIPS|Mux29~14_combout ;
wire \registerfile_MIPS|register[3][2]~q ;
wire \registerfile_MIPS|register[2][2]~q ;
wire \registerfile_MIPS|Mux29~15_combout ;
wire \registerfile_MIPS|register[5][2]~q ;
wire \registerfile_MIPS|register[7][2]~q ;
wire \registerfile_MIPS|register[6][2]~q ;
wire \registerfile_MIPS|register[4][2]~q ;
wire \registerfile_MIPS|Mux29~12_combout ;
wire \registerfile_MIPS|Mux29~13_combout ;
wire \registerfile_MIPS|Mux29~16_combout ;
wire \registerfile_MIPS|register[14][2]~q ;
wire \registerfile_MIPS|register[12][2]~q ;
wire \registerfile_MIPS|Mux29~17_combout ;
wire \registerfile_MIPS|register[15][2]~q ;
wire \registerfile_MIPS|register[13][2]~q ;
wire \registerfile_MIPS|Mux29~18_combout ;
wire \registerfile_MIPS|Mux29~19_combout ;
wire \registerfile_MIPS|register[23][2]~q ;
wire \registerfile_MIPS|register[19][2]~q ;
wire \registerfile_MIPS|Mux29~7_combout ;
wire \registerfile_MIPS|register[31][2]~q ;
wire \registerfile_MIPS|register[27][2]~q ;
wire \registerfile_MIPS|Mux29~8_combout ;
wire \registerfile_MIPS|register[30][2]~q ;
wire \registerfile_MIPS|register[22][2]~q ;
wire \registerfile_MIPS|register[18][2]~q ;
wire \registerfile_MIPS|register[26][2]~q ;
wire \registerfile_MIPS|Mux29~0_combout ;
wire \registerfile_MIPS|Mux29~1_combout ;
wire \registerfile_MIPS|register[20][2]~q ;
wire \registerfile_MIPS|register[16][2]~q ;
wire \registerfile_MIPS|register[24][2]~q ;
wire \registerfile_MIPS|Mux29~4_combout ;
wire \registerfile_MIPS|register[28][2]~q ;
wire \registerfile_MIPS|Mux29~5_combout ;
wire \registerfile_MIPS|register[25][2]~q ;
wire \registerfile_MIPS|register[29][2]~q ;
wire \registerfile_MIPS|register[17][2]~q ;
wire \registerfile_MIPS|register[21][2]~q ;
wire \registerfile_MIPS|Mux29~2_combout ;
wire \registerfile_MIPS|Mux29~3_combout ;
wire \registerfile_MIPS|Mux29~6_combout ;
wire \registerfile_MIPS|Mux29~9_combout ;
wire \registerfile_MIPS|Mux29~20_combout ;
wire \alu_MIPS|Add0~9_combout ;
wire \registerfile_MIPS|register[29][1]~q ;
wire \registerfile_MIPS|register[21][1]~q ;
wire \registerfile_MIPS|register[17][1]~q ;
wire \registerfile_MIPS|register[25][1]~q ;
wire \registerfile_MIPS|Mux30~0_combout ;
wire \registerfile_MIPS|Mux30~1_combout ;
wire \registerfile_MIPS|register[23][1]~q ;
wire \registerfile_MIPS|register[19][1]~q ;
wire \registerfile_MIPS|register[27][1]~q ;
wire \registerfile_MIPS|Mux30~7_combout ;
wire \registerfile_MIPS|register[31][1]~q ;
wire \registerfile_MIPS|Mux30~8_combout ;
wire \registerfile_MIPS|register[26][1]~q ;
wire \registerfile_MIPS|register[30][1]~q ;
wire \registerfile_MIPS|register[18][1]~q ;
wire \registerfile_MIPS|Mux30~2_combout ;
wire \registerfile_MIPS|Mux30~3_combout ;
wire \registerfile_MIPS|register[16][1]~q ;
wire \registerfile_MIPS|register[20][1]~q ;
wire \registerfile_MIPS|Mux30~4_combout ;
wire \registerfile_MIPS|register[28][1]~q ;
wire \registerfile_MIPS|register[24][1]~q ;
wire \registerfile_MIPS|Mux30~5_combout ;
wire \registerfile_MIPS|Mux30~6_combout ;
wire \registerfile_MIPS|Mux30~9_combout ;
wire \registerfile_MIPS|register[13][1]~q ;
wire \registerfile_MIPS|register[12][1]~q ;
wire \registerfile_MIPS|Mux30~17_combout ;
wire \registerfile_MIPS|register[15][1]~feeder_combout ;
wire \registerfile_MIPS|register[15][1]~q ;
wire \registerfile_MIPS|register[14][1]~q ;
wire \registerfile_MIPS|Mux30~18_combout ;
wire \registerfile_MIPS|register[1][1]~q ;
wire \registerfile_MIPS|register[0][1]~q ;
wire \registerfile_MIPS|register[2][1]~q ;
wire \registerfile_MIPS|Mux30~14_combout ;
wire \registerfile_MIPS|register[3][1]~q ;
wire \registerfile_MIPS|Mux30~15_combout ;
wire \registerfile_MIPS|register[9][1]~q ;
wire \registerfile_MIPS|register[11][1]~q ;
wire \registerfile_MIPS|register[10][1]~q ;
wire \registerfile_MIPS|register[8][1]~q ;
wire \registerfile_MIPS|Mux30~12_combout ;
wire \registerfile_MIPS|Mux30~13_combout ;
wire \registerfile_MIPS|Mux30~16_combout ;
wire \registerfile_MIPS|register[7][1]~q ;
wire \registerfile_MIPS|register[6][1]~q ;
wire \registerfile_MIPS|register[5][1]~q ;
wire \registerfile_MIPS|register[4][1]~q ;
wire \registerfile_MIPS|Mux30~10_combout ;
wire \registerfile_MIPS|Mux30~11_combout ;
wire \registerfile_MIPS|Mux30~19_combout ;
wire \registerfile_MIPS|Mux30~20_combout ;
wire \alu_MIPS|Add0~10_combout ;
wire \alu_MIPS|Add0~11_combout ;
wire \alu_MIPS|Add0~13_cout ;
wire \alu_MIPS|Add0~15 ;
wire \alu_MIPS|Add0~17 ;
wire \alu_MIPS|Add0~19 ;
wire \alu_MIPS|Add0~21 ;
wire \alu_MIPS|Add0~23 ;
wire \alu_MIPS|Add0~25 ;
wire \alu_MIPS|Add0~27 ;
wire \alu_MIPS|Add0~29 ;
wire \alu_MIPS|Add0~31 ;
wire \alu_MIPS|Add0~33 ;
wire \alu_MIPS|Add0~35 ;
wire \alu_MIPS|Add0~37 ;
wire \alu_MIPS|Add0~40 ;
wire \alu_MIPS|Add0~43 ;
wire \alu_MIPS|Add0~46 ;
wire \alu_MIPS|Add0~49 ;
wire \alu_MIPS|Add0~52 ;
wire \alu_MIPS|Add0~54_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~9_combout ;
wire \multiplicador_MIPS|ACC0|Saidas[1]~5_combout ;
wire \multiplicador_MIPS|CON0|Ad~0_combout ;
wire \multiplicador_MIPS|ADD0|Soma[0]~0_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~21_combout ;
wire \multiplicador_MIPS|ACC0|Saidas[17]~38_combout ;
wire \multiplicador_MIPS|ADD0|Soma[0]~1 ;
wire \multiplicador_MIPS|ADD0|Soma[1]~3 ;
wire \multiplicador_MIPS|ADD0|Soma[2]~5 ;
wire \multiplicador_MIPS|ADD0|Soma[3]~6_combout ;
wire \multiplicador_MIPS|ADD0|Soma[3]~7 ;
wire \multiplicador_MIPS|ADD0|Soma[4]~8_combout ;
wire \multiplicador_MIPS|ADD0|Soma[4]~9 ;
wire \multiplicador_MIPS|ADD0|Soma[5]~10_combout ;
wire \multiplicador_MIPS|ADD0|Soma[5]~11 ;
wire \multiplicador_MIPS|ADD0|Soma[6]~13 ;
wire \multiplicador_MIPS|ADD0|Soma[7]~14_combout ;
wire \multiplicador_MIPS|ADD0|Soma[7]~15 ;
wire \multiplicador_MIPS|ADD0|Soma[8]~17 ;
wire \multiplicador_MIPS|ADD0|Soma[9]~19 ;
wire \multiplicador_MIPS|ADD0|Soma[10]~21 ;
wire \multiplicador_MIPS|ADD0|Soma[11]~22_combout ;
wire \multiplicador_MIPS|ADD0|Soma[11]~23 ;
wire \multiplicador_MIPS|ADD0|Soma[12]~25 ;
wire \multiplicador_MIPS|ADD0|Soma[13]~26_combout ;
wire \multiplicador_MIPS|ADD0|Soma[13]~27 ;
wire \multiplicador_MIPS|ADD0|Soma[14]~29 ;
wire \multiplicador_MIPS|ADD0|Soma[15]~31 ;
wire \multiplicador_MIPS|ADD0|Soma[16]~32_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~37_combout ;
wire \multiplicador_MIPS|ADD0|Soma[15]~30_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~36_combout ;
wire \multiplicador_MIPS|ADD0|Soma[14]~28_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~35_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~34_combout ;
wire \multiplicador_MIPS|ADD0|Soma[12]~24_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~33_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~32_combout ;
wire \multiplicador_MIPS|ADD0|Soma[10]~20_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~31_combout ;
wire \multiplicador_MIPS|ADD0|Soma[9]~18_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~30_combout ;
wire \multiplicador_MIPS|ADD0|Soma[8]~16_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~29_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~28_combout ;
wire \multiplicador_MIPS|ADD0|Soma[6]~12_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~27_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~26_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~25_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~24_combout ;
wire \multiplicador_MIPS|ADD0|Soma[2]~4_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~23_combout ;
wire \multiplicador_MIPS|ADD0|Soma[1]~2_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~22_combout ;
wire \mux_Execute_2|X[17]~43_combout ;
wire \mux_Execute_2|X[17]~44_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a17 ;
wire \datamemory_MIPS|MemoryRam~18_q ;
wire \datamemory_MIPS|MemoryRam~0feeder_combout ;
wire \datamemory_MIPS|MemoryRam~0_q ;
wire \mux_out|X[17]~17_combout ;
wire \registerfile_MIPS|register[3][17]~q ;
wire \registerfile_MIPS|Mux46~14_combout ;
wire \registerfile_MIPS|Mux46~15_combout ;
wire \registerfile_MIPS|Mux46~12_combout ;
wire \registerfile_MIPS|Mux46~13_combout ;
wire \registerfile_MIPS|Mux46~16_combout ;
wire \registerfile_MIPS|Mux46~10_combout ;
wire \registerfile_MIPS|Mux46~11_combout ;
wire \registerfile_MIPS|Mux46~17_combout ;
wire \registerfile_MIPS|Mux46~18_combout ;
wire \registerfile_MIPS|Mux46~19_combout ;
wire \registerfile_MIPS|Mux46~0_combout ;
wire \registerfile_MIPS|Mux46~1_combout ;
wire \registerfile_MIPS|Mux46~2_combout ;
wire \registerfile_MIPS|Mux46~3_combout ;
wire \registerfile_MIPS|Mux46~4_combout ;
wire \registerfile_MIPS|Mux46~5_combout ;
wire \registerfile_MIPS|Mux46~6_combout ;
wire \registerfile_MIPS|Mux46~7_combout ;
wire \registerfile_MIPS|Mux46~8_combout ;
wire \registerfile_MIPS|Mux46~9_combout ;
wire \registerfile_MIPS|Mux46~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a16 ;
wire \datamemory_MIPS|MemoryRam~17_q ;
wire \alu_MIPS|Add0~51_combout ;
wire \mux_Execute_2|X[16]~40_combout ;
wire \mux_Execute_2|X[16]~41_combout ;
wire \mux_Execute_2|X[16]~42_combout ;
wire \mux_out|X[16]~16_combout ;
wire \registerfile_MIPS|register[9][16]~q ;
wire \registerfile_MIPS|Mux47~10_combout ;
wire \registerfile_MIPS|Mux47~11_combout ;
wire \registerfile_MIPS|Mux47~17_combout ;
wire \registerfile_MIPS|Mux47~18_combout ;
wire \registerfile_MIPS|Mux47~12_combout ;
wire \registerfile_MIPS|Mux47~13_combout ;
wire \registerfile_MIPS|Mux47~14_combout ;
wire \registerfile_MIPS|Mux47~15_combout ;
wire \registerfile_MIPS|Mux47~16_combout ;
wire \registerfile_MIPS|Mux47~19_combout ;
wire \registerfile_MIPS|Mux47~7_combout ;
wire \registerfile_MIPS|Mux47~8_combout ;
wire \registerfile_MIPS|Mux47~0_combout ;
wire \registerfile_MIPS|Mux47~1_combout ;
wire \registerfile_MIPS|Mux47~2_combout ;
wire \registerfile_MIPS|Mux47~3_combout ;
wire \registerfile_MIPS|Mux47~4_combout ;
wire \registerfile_MIPS|Mux47~5_combout ;
wire \registerfile_MIPS|Mux47~6_combout ;
wire \registerfile_MIPS|Mux47~9_combout ;
wire \registerfile_MIPS|Mux47~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a15 ;
wire \datamemory_MIPS|MemoryRam~16_q ;
wire \mux_Execute_1|X[15]~7_combout ;
wire \alu_MIPS|Add0~48_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~20_combout ;
wire \mux_Execute_2|X[15]~38_combout ;
wire \mux_Execute_2|X[15]~39_combout ;
wire \mux_out|X[15]~15_combout ;
wire \registerfile_MIPS|register[3][15]~q ;
wire \registerfile_MIPS|Mux48~14_combout ;
wire \registerfile_MIPS|Mux48~15_combout ;
wire \registerfile_MIPS|Mux48~12_combout ;
wire \registerfile_MIPS|Mux48~13_combout ;
wire \registerfile_MIPS|Mux48~16_combout ;
wire \registerfile_MIPS|Mux48~10_combout ;
wire \registerfile_MIPS|Mux48~11_combout ;
wire \registerfile_MIPS|Mux48~17_combout ;
wire \registerfile_MIPS|Mux48~18_combout ;
wire \registerfile_MIPS|Mux48~19_combout ;
wire \registerfile_MIPS|Mux48~0_combout ;
wire \registerfile_MIPS|Mux48~1_combout ;
wire \registerfile_MIPS|Mux48~7_combout ;
wire \registerfile_MIPS|Mux48~8_combout ;
wire \registerfile_MIPS|Mux48~4_combout ;
wire \registerfile_MIPS|Mux48~5_combout ;
wire \registerfile_MIPS|Mux48~2_combout ;
wire \registerfile_MIPS|Mux48~3_combout ;
wire \registerfile_MIPS|Mux48~6_combout ;
wire \registerfile_MIPS|Mux48~9_combout ;
wire \registerfile_MIPS|Mux48~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a14 ;
wire \datamemory_MIPS|MemoryRam~15_q ;
wire \multiplicador_MIPS|ACC0|Saidas~19_combout ;
wire \mux_Execute_2|X[14]~35_combout ;
wire \mux_Execute_2|X[14]~36_combout ;
wire \alu_MIPS|Add0~45_combout ;
wire \mux_Execute_2|X[14]~37_combout ;
wire \mux_out|X[14]~14_combout ;
wire \registerfile_MIPS|register[14][14]~q ;
wire \registerfile_MIPS|Mux49~17_combout ;
wire \registerfile_MIPS|Mux49~18_combout ;
wire \registerfile_MIPS|Mux49~10_combout ;
wire \registerfile_MIPS|Mux49~11_combout ;
wire \registerfile_MIPS|Mux49~14_combout ;
wire \registerfile_MIPS|Mux49~15_combout ;
wire \registerfile_MIPS|Mux49~12_combout ;
wire \registerfile_MIPS|Mux49~13_combout ;
wire \registerfile_MIPS|Mux49~16_combout ;
wire \registerfile_MIPS|Mux49~19_combout ;
wire \registerfile_MIPS|Mux49~7_combout ;
wire \registerfile_MIPS|Mux49~8_combout ;
wire \registerfile_MIPS|Mux49~0_combout ;
wire \registerfile_MIPS|Mux49~1_combout ;
wire \registerfile_MIPS|Mux49~4_combout ;
wire \registerfile_MIPS|Mux49~5_combout ;
wire \registerfile_MIPS|Mux49~2_combout ;
wire \registerfile_MIPS|Mux49~3_combout ;
wire \registerfile_MIPS|Mux49~6_combout ;
wire \registerfile_MIPS|Mux49~9_combout ;
wire \registerfile_MIPS|Mux49~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a13 ;
wire \datamemory_MIPS|MemoryRam~14_q ;
wire \mux_Execute_1|X[13]~6_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~18_combout ;
wire \alu_MIPS|Add0~42_combout ;
wire \mux_Execute_2|X[13]~33_combout ;
wire \mux_Execute_2|X[13]~34_combout ;
wire \mux_out|X[13]~13_combout ;
wire \registerfile_MIPS|register[8][13]~q ;
wire \registerfile_MIPS|Mux50~12_combout ;
wire \registerfile_MIPS|Mux50~13_combout ;
wire \registerfile_MIPS|Mux50~14_combout ;
wire \registerfile_MIPS|Mux50~15_combout ;
wire \registerfile_MIPS|Mux50~16_combout ;
wire \registerfile_MIPS|Mux50~17_combout ;
wire \registerfile_MIPS|Mux50~18_combout ;
wire \registerfile_MIPS|Mux50~10_combout ;
wire \registerfile_MIPS|Mux50~11_combout ;
wire \registerfile_MIPS|Mux50~19_combout ;
wire \registerfile_MIPS|Mux50~0_combout ;
wire \registerfile_MIPS|Mux50~1_combout ;
wire \registerfile_MIPS|Mux50~4_combout ;
wire \registerfile_MIPS|Mux50~5_combout ;
wire \registerfile_MIPS|Mux50~2_combout ;
wire \registerfile_MIPS|Mux50~3_combout ;
wire \registerfile_MIPS|Mux50~6_combout ;
wire \registerfile_MIPS|Mux50~7_combout ;
wire \registerfile_MIPS|Mux50~8_combout ;
wire \registerfile_MIPS|Mux50~9_combout ;
wire \registerfile_MIPS|Mux50~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a12 ;
wire \datamemory_MIPS|MemoryRam~13_q ;
wire \alu_MIPS|Add0~39_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~17_combout ;
wire \mux_Execute_2|X[12]~30_combout ;
wire \mux_Execute_2|X[12]~31_combout ;
wire \mux_Execute_2|X[12]~32_combout ;
wire \mux_out|X[12]~12_combout ;
wire \registerfile_MIPS|register[12][12]~q ;
wire \registerfile_MIPS|Mux51~17_combout ;
wire \registerfile_MIPS|Mux51~18_combout ;
wire \registerfile_MIPS|Mux51~10_combout ;
wire \registerfile_MIPS|Mux51~11_combout ;
wire \registerfile_MIPS|Mux51~12_combout ;
wire \registerfile_MIPS|Mux51~13_combout ;
wire \registerfile_MIPS|Mux51~14_combout ;
wire \registerfile_MIPS|Mux51~15_combout ;
wire \registerfile_MIPS|Mux51~16_combout ;
wire \registerfile_MIPS|Mux51~19_combout ;
wire \registerfile_MIPS|Mux51~2_combout ;
wire \registerfile_MIPS|Mux51~3_combout ;
wire \registerfile_MIPS|Mux51~4_combout ;
wire \registerfile_MIPS|Mux51~5_combout ;
wire \registerfile_MIPS|Mux51~6_combout ;
wire \registerfile_MIPS|Mux51~0_combout ;
wire \registerfile_MIPS|Mux51~1_combout ;
wire \registerfile_MIPS|Mux51~7_combout ;
wire \registerfile_MIPS|Mux51~8_combout ;
wire \registerfile_MIPS|Mux51~9_combout ;
wire \registerfile_MIPS|Mux51~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a10 ;
wire \mux_Execute_2|X[10]~7_combout ;
wire \mux_Execute_2|X[10]~8_combout ;
wire \alu_MIPS|Add0~34_combout ;
wire \mux_Execute_2|X[10]~9_combout ;
wire \mux_out|X[10]~10_combout ;
wire \registerfile_MIPS|register[19][10]~q ;
wire \registerfile_MIPS|Mux53~7_combout ;
wire \registerfile_MIPS|Mux53~8_combout ;
wire \registerfile_MIPS|Mux53~2_combout ;
wire \registerfile_MIPS|Mux53~3_combout ;
wire \registerfile_MIPS|Mux53~4_combout ;
wire \registerfile_MIPS|Mux53~5_combout ;
wire \registerfile_MIPS|Mux53~6_combout ;
wire \registerfile_MIPS|Mux53~0_combout ;
wire \registerfile_MIPS|Mux53~1_combout ;
wire \registerfile_MIPS|Mux53~9_combout ;
wire \registerfile_MIPS|Mux53~10_combout ;
wire \registerfile_MIPS|Mux53~11_combout ;
wire \registerfile_MIPS|Mux53~17_combout ;
wire \registerfile_MIPS|Mux53~18_combout ;
wire \registerfile_MIPS|Mux53~14_combout ;
wire \registerfile_MIPS|Mux53~15_combout ;
wire \registerfile_MIPS|Mux53~12_combout ;
wire \registerfile_MIPS|Mux53~13_combout ;
wire \registerfile_MIPS|Mux53~16_combout ;
wire \registerfile_MIPS|Mux53~19_combout ;
wire \registerfile_MIPS|Mux53~20_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~4_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~8_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~6_combout ;
wire \alu_MIPS|Add0~32_combout ;
wire \mux_Execute_2|X[9]~2_combout ;
wire \mux_Execute_2|X[9]~3_combout ;
wire \mux_Execute_2|X[9]~4_combout ;
wire \register_B_2|out[1]~feeder_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a8 ;
wire \datamemory_MIPS|MemoryRam~73_combout ;
wire \datamemory_MIPS|MemoryRam~9_q ;
wire \mux_out|X[8]~8_combout ;
wire \registerfile_MIPS|register[19][8]~q ;
wire \registerfile_MIPS|Mux55~7_combout ;
wire \registerfile_MIPS|Mux55~8_combout ;
wire \registerfile_MIPS|Mux55~2_combout ;
wire \registerfile_MIPS|Mux55~3_combout ;
wire \registerfile_MIPS|Mux55~4_combout ;
wire \registerfile_MIPS|Mux55~5_combout ;
wire \registerfile_MIPS|Mux55~6_combout ;
wire \registerfile_MIPS|Mux55~0_combout ;
wire \registerfile_MIPS|Mux55~1_combout ;
wire \registerfile_MIPS|Mux55~9_combout ;
wire \registerfile_MIPS|Mux55~17_combout ;
wire \registerfile_MIPS|Mux55~18_combout ;
wire \registerfile_MIPS|Mux55~10_combout ;
wire \registerfile_MIPS|Mux55~11_combout ;
wire \registerfile_MIPS|Mux55~14_combout ;
wire \registerfile_MIPS|Mux55~15_combout ;
wire \registerfile_MIPS|Mux55~12_combout ;
wire \registerfile_MIPS|Mux55~13_combout ;
wire \registerfile_MIPS|Mux55~16_combout ;
wire \registerfile_MIPS|Mux55~19_combout ;
wire \registerfile_MIPS|Mux55~20_combout ;
wire \alu_MIPS|Add0~3_combout ;
wire \alu_MIPS|Add0~30_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~7_combout ;
wire \mux_Execute_2|X[8]~5_combout ;
wire \mux_Execute_1|X[8]~1_combout ;
wire \mux_Execute_2|X[8]~6_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a7 ;
wire \register_D_2|out[7]~feeder_combout ;
wire \mux_out|X[7]~7_combout ;
wire \registerfile_MIPS|register[13][7]~q ;
wire \registerfile_MIPS|Mux56~17_combout ;
wire \registerfile_MIPS|Mux56~18_combout ;
wire \registerfile_MIPS|Mux56~10_combout ;
wire \registerfile_MIPS|Mux56~11_combout ;
wire \registerfile_MIPS|Mux56~12_combout ;
wire \registerfile_MIPS|Mux56~13_combout ;
wire \registerfile_MIPS|Mux56~14_combout ;
wire \registerfile_MIPS|Mux56~15_combout ;
wire \registerfile_MIPS|Mux56~16_combout ;
wire \registerfile_MIPS|Mux56~19_combout ;
wire \registerfile_MIPS|Mux56~7_combout ;
wire \registerfile_MIPS|Mux56~8_combout ;
wire \registerfile_MIPS|Mux56~2_combout ;
wire \registerfile_MIPS|Mux56~3_combout ;
wire \registerfile_MIPS|Mux56~4_combout ;
wire \registerfile_MIPS|Mux56~5_combout ;
wire \registerfile_MIPS|Mux56~6_combout ;
wire \registerfile_MIPS|Mux56~0_combout ;
wire \registerfile_MIPS|Mux56~1_combout ;
wire \registerfile_MIPS|Mux56~9_combout ;
wire \registerfile_MIPS|Mux56~20_combout ;
wire \alu_MIPS|Add0~4_combout ;
wire \alu_MIPS|Add0~28_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~16_combout ;
wire \mux_Execute_2|X[7]~28_combout ;
wire \mux_Execute_1|X[7]~5_combout ;
wire \mux_Execute_2|X[7]~29_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a6 ;
wire \mux_out|X[6]~6_combout ;
wire \registerfile_MIPS|register[27][6]~q ;
wire \registerfile_MIPS|Mux25~7_combout ;
wire \registerfile_MIPS|Mux25~8_combout ;
wire \registerfile_MIPS|Mux25~2_combout ;
wire \registerfile_MIPS|Mux25~3_combout ;
wire \registerfile_MIPS|Mux25~4_combout ;
wire \registerfile_MIPS|Mux25~5_combout ;
wire \registerfile_MIPS|Mux25~6_combout ;
wire \registerfile_MIPS|Mux25~0_combout ;
wire \registerfile_MIPS|Mux25~1_combout ;
wire \registerfile_MIPS|Mux25~9_combout ;
wire \registerfile_MIPS|Mux25~14_combout ;
wire \registerfile_MIPS|Mux25~15_combout ;
wire \registerfile_MIPS|Mux25~12_combout ;
wire \registerfile_MIPS|Mux25~13_combout ;
wire \registerfile_MIPS|Mux25~16_combout ;
wire \registerfile_MIPS|Mux25~17_combout ;
wire \registerfile_MIPS|Mux25~18_combout ;
wire \registerfile_MIPS|Mux25~10_combout ;
wire \registerfile_MIPS|Mux25~11_combout ;
wire \registerfile_MIPS|Mux25~19_combout ;
wire \registerfile_MIPS|Mux25~20_combout ;
wire \alu_MIPS|Add0~26_combout ;
wire \mux_Execute_2|X[6]~25_combout ;
wire \mux_Execute_2|X[6]~26_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~15_combout ;
wire \mux_Execute_2|X[6]~27_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a5 ;
wire \datamemory_MIPS|MemoryRam~6_q ;
wire \mux_out|X[5]~5_combout ;
wire \registerfile_MIPS|register[29][5]~q ;
wire \registerfile_MIPS|Mux26~0_combout ;
wire \registerfile_MIPS|Mux26~1_combout ;
wire \registerfile_MIPS|Mux26~7_combout ;
wire \registerfile_MIPS|Mux26~8_combout ;
wire \registerfile_MIPS|Mux26~2_combout ;
wire \registerfile_MIPS|Mux26~3_combout ;
wire \registerfile_MIPS|Mux26~4_combout ;
wire \registerfile_MIPS|Mux26~5_combout ;
wire \registerfile_MIPS|Mux26~6_combout ;
wire \registerfile_MIPS|Mux26~9_combout ;
wire \registerfile_MIPS|Mux26~10_combout ;
wire \registerfile_MIPS|Mux26~11_combout ;
wire \registerfile_MIPS|Mux26~12_combout ;
wire \registerfile_MIPS|Mux26~13_combout ;
wire \registerfile_MIPS|Mux26~14_combout ;
wire \registerfile_MIPS|Mux26~15_combout ;
wire \registerfile_MIPS|Mux26~16_combout ;
wire \registerfile_MIPS|Mux26~17_combout ;
wire \registerfile_MIPS|Mux26~18_combout ;
wire \registerfile_MIPS|Mux26~19_combout ;
wire \registerfile_MIPS|Mux26~20_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~14_combout ;
wire \alu_MIPS|Add0~24_combout ;
wire \mux_Execute_2|X[5]~23_combout ;
wire \mux_Execute_1|X[5]~4_combout ;
wire \mux_Execute_2|X[5]~24_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a3 ;
wire \datamemory_MIPS|MemoryRam~4_q ;
wire \mux_out|X[3]~3_combout ;
wire \registerfile_MIPS|register[27][3]~q ;
wire \registerfile_MIPS|Mux60~7_combout ;
wire \registerfile_MIPS|Mux60~8_combout ;
wire \registerfile_MIPS|Mux60~0_combout ;
wire \registerfile_MIPS|Mux60~1_combout ;
wire \registerfile_MIPS|Mux60~4_combout ;
wire \registerfile_MIPS|Mux60~5_combout ;
wire \registerfile_MIPS|Mux60~2_combout ;
wire \registerfile_MIPS|Mux60~3_combout ;
wire \registerfile_MIPS|Mux60~6_combout ;
wire \registerfile_MIPS|Mux60~9_combout ;
wire \registerfile_MIPS|Mux60~10_combout ;
wire \registerfile_MIPS|Mux60~11_combout ;
wire \registerfile_MIPS|Mux60~17_combout ;
wire \registerfile_MIPS|Mux60~18_combout ;
wire \registerfile_MIPS|Mux60~12_combout ;
wire \registerfile_MIPS|Mux60~13_combout ;
wire \registerfile_MIPS|Mux60~14_combout ;
wire \registerfile_MIPS|Mux60~15_combout ;
wire \registerfile_MIPS|Mux60~16_combout ;
wire \registerfile_MIPS|Mux60~19_combout ;
wire \registerfile_MIPS|Mux60~20_combout ;
wire \mux_Execute_1|X[3]~3_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~13_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~12_combout ;
wire \alu_MIPS|Add0~20_combout ;
wire \mux_Execute_2|X[3]~18_combout ;
wire \mux_Execute_2|X[3]~19_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a2 ;
wire \datamemory_MIPS|MemoryRam~3_q ;
wire \mux_out|X[2]~2_combout ;
wire \registerfile_MIPS|register[10][2]~q ;
wire \registerfile_MIPS|Mux61~10_combout ;
wire \registerfile_MIPS|Mux61~11_combout ;
wire \registerfile_MIPS|Mux61~17_combout ;
wire \registerfile_MIPS|Mux61~18_combout ;
wire \registerfile_MIPS|Mux61~12_combout ;
wire \registerfile_MIPS|Mux61~13_combout ;
wire \registerfile_MIPS|Mux61~14_combout ;
wire \registerfile_MIPS|Mux61~15_combout ;
wire \registerfile_MIPS|Mux61~16_combout ;
wire \registerfile_MIPS|Mux61~19_combout ;
wire \registerfile_MIPS|Mux61~2_combout ;
wire \registerfile_MIPS|Mux61~3_combout ;
wire \registerfile_MIPS|Mux61~4_combout ;
wire \registerfile_MIPS|Mux61~5_combout ;
wire \registerfile_MIPS|Mux61~6_combout ;
wire \registerfile_MIPS|Mux61~0_combout ;
wire \registerfile_MIPS|Mux61~1_combout ;
wire \registerfile_MIPS|Mux61~7_combout ;
wire \registerfile_MIPS|Mux61~8_combout ;
wire \registerfile_MIPS|Mux61~9_combout ;
wire \registerfile_MIPS|Mux61~20_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~11_combout ;
wire \alu_MIPS|Add0~18_combout ;
wire \mux_Execute_2|X[2]~15_combout ;
wire \mux_Execute_2|X[2]~16_combout ;
wire \mux_Execute_2|X[2]~17_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a1 ;
wire \datamemory_MIPS|MemoryRam~2_q ;
wire \mux_out|X[1]~1_combout ;
wire \registerfile_MIPS|register[22][1]~q ;
wire \registerfile_MIPS|Mux62~2_combout ;
wire \registerfile_MIPS|Mux62~3_combout ;
wire \registerfile_MIPS|Mux62~4_combout ;
wire \registerfile_MIPS|Mux62~5_combout ;
wire \registerfile_MIPS|Mux62~6_combout ;
wire \registerfile_MIPS|Mux62~0_combout ;
wire \registerfile_MIPS|Mux62~1_combout ;
wire \registerfile_MIPS|Mux62~7_combout ;
wire \registerfile_MIPS|Mux62~8_combout ;
wire \registerfile_MIPS|Mux62~9_combout ;
wire \registerfile_MIPS|Mux62~17_combout ;
wire \registerfile_MIPS|Mux62~18_combout ;
wire \registerfile_MIPS|Mux62~10_combout ;
wire \registerfile_MIPS|Mux62~11_combout ;
wire \registerfile_MIPS|Mux62~12_combout ;
wire \registerfile_MIPS|Mux62~13_combout ;
wire \registerfile_MIPS|Mux62~14_combout ;
wire \registerfile_MIPS|Mux62~15_combout ;
wire \registerfile_MIPS|Mux62~16_combout ;
wire \registerfile_MIPS|Mux62~19_combout ;
wire \registerfile_MIPS|Mux62~20_combout ;
wire \multiplicador_MIPS|ACC0|Saidas~10_combout ;
wire \alu_MIPS|Add0~16_combout ;
wire \mux_Execute_2|X[1]~13_combout ;
wire \mux_Execute_1|X[1]~2_combout ;
wire \mux_Execute_2|X[1]~14_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a4 ;
wire \datamemory_MIPS|MemoryRam~70_combout ;
wire \datamemory_MIPS|MemoryRam~5_q ;
wire \mux_out|X[4]~4_combout ;
wire \registerfile_MIPS|register[21][4]~q ;
wire \registerfile_MIPS|Mux59~2_combout ;
wire \registerfile_MIPS|Mux59~3_combout ;
wire \registerfile_MIPS|Mux59~4_combout ;
wire \registerfile_MIPS|Mux59~5_combout ;
wire \registerfile_MIPS|Mux59~6_combout ;
wire \registerfile_MIPS|Mux59~7_combout ;
wire \registerfile_MIPS|Mux59~8_combout ;
wire \registerfile_MIPS|Mux59~0_combout ;
wire \registerfile_MIPS|Mux59~1_combout ;
wire \registerfile_MIPS|Mux59~9_combout ;
wire \registerfile_MIPS|Mux59~17_combout ;
wire \registerfile_MIPS|Mux59~18_combout ;
wire \registerfile_MIPS|Mux59~10_combout ;
wire \registerfile_MIPS|Mux59~11_combout ;
wire \registerfile_MIPS|Mux59~12_combout ;
wire \registerfile_MIPS|Mux59~13_combout ;
wire \registerfile_MIPS|Mux59~14_combout ;
wire \registerfile_MIPS|Mux59~15_combout ;
wire \registerfile_MIPS|Mux59~16_combout ;
wire \registerfile_MIPS|Mux59~19_combout ;
wire \registerfile_MIPS|Mux59~20_combout ;
wire \alu_MIPS|Add0~7_combout ;
wire \alu_MIPS|Add0~22_combout ;
wire \mux_Execute_2|X[4]~20_combout ;
wire \mux_Execute_2|X[4]~21_combout ;
wire \mux_Execute_2|X[4]~22_combout ;
wire \datamemory_MIPS|MemoryRam~66_combout ;
wire \datamemory_MIPS|MemoryRam~67_combout ;
wire \datamemory_MIPS|MemoryRam~65_combout ;
wire \datamemory_MIPS|MemoryRam~68_combout ;
wire \datamemory_MIPS|MemoryRam~1_q ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \mux_out|X[0]~0_combout ;
wire \registerfile_MIPS|register[23][0]~q ;
wire \registerfile_MIPS|Mux31~7_combout ;
wire \registerfile_MIPS|Mux31~8_combout ;
wire \registerfile_MIPS|Mux31~0_combout ;
wire \registerfile_MIPS|Mux31~1_combout ;
wire \registerfile_MIPS|Mux31~4_combout ;
wire \registerfile_MIPS|Mux31~5_combout ;
wire \registerfile_MIPS|Mux31~2_combout ;
wire \registerfile_MIPS|Mux31~3_combout ;
wire \registerfile_MIPS|Mux31~6_combout ;
wire \registerfile_MIPS|Mux31~9_combout ;
wire \registerfile_MIPS|Mux31~17_combout ;
wire \registerfile_MIPS|Mux31~18_combout ;
wire \registerfile_MIPS|Mux31~10_combout ;
wire \registerfile_MIPS|Mux31~11_combout ;
wire \registerfile_MIPS|Mux31~14_combout ;
wire \registerfile_MIPS|Mux31~15_combout ;
wire \registerfile_MIPS|Mux31~12_combout ;
wire \registerfile_MIPS|Mux31~13_combout ;
wire \registerfile_MIPS|Mux31~16_combout ;
wire \registerfile_MIPS|Mux31~19_combout ;
wire \registerfile_MIPS|Mux31~20_combout ;
wire \alu_MIPS|Add0~14_combout ;
wire \mux_Execute_2|X[0]~10_combout ;
wire \mux_Execute_2|X[0]~11_combout ;
wire \mux_Execute_2|X[0]~12_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \datamemory_MIPS|MemoryRam~74_combout ;
wire \datamemory_MIPS|MemoryRam~10_q ;
wire \mux_out|X[9]~9_combout ;
wire \registerfile_MIPS|register[27][9]~q ;
wire \registerfile_MIPS|Mux54~7_combout ;
wire \registerfile_MIPS|Mux54~8_combout ;
wire \registerfile_MIPS|Mux54~4_combout ;
wire \registerfile_MIPS|Mux54~5_combout ;
wire \registerfile_MIPS|Mux54~2_combout ;
wire \registerfile_MIPS|Mux54~3_combout ;
wire \registerfile_MIPS|Mux54~6_combout ;
wire \registerfile_MIPS|Mux54~0_combout ;
wire \registerfile_MIPS|Mux54~1_combout ;
wire \registerfile_MIPS|Mux54~9_combout ;
wire \registerfile_MIPS|Mux54~10_combout ;
wire \registerfile_MIPS|Mux54~11_combout ;
wire \registerfile_MIPS|Mux54~17_combout ;
wire \registerfile_MIPS|Mux54~18_combout ;
wire \registerfile_MIPS|Mux54~14_combout ;
wire \registerfile_MIPS|Mux54~15_combout ;
wire \registerfile_MIPS|Mux54~12_combout ;
wire \registerfile_MIPS|Mux54~13_combout ;
wire \registerfile_MIPS|Mux54~16_combout ;
wire \registerfile_MIPS|Mux54~19_combout ;
wire \registerfile_MIPS|Mux54~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a11 ;
wire \datamemory_MIPS|MemoryRam~12_q ;
wire \mux_out|X[11]~11_combout ;
wire \registerfile_MIPS|register[12][11]~q ;
wire \registerfile_MIPS|Mux52~17_combout ;
wire \registerfile_MIPS|Mux52~18_combout ;
wire \registerfile_MIPS|Mux52~10_combout ;
wire \registerfile_MIPS|Mux52~11_combout ;
wire \registerfile_MIPS|Mux52~12_combout ;
wire \registerfile_MIPS|Mux52~13_combout ;
wire \registerfile_MIPS|Mux52~14_combout ;
wire \registerfile_MIPS|Mux52~15_combout ;
wire \registerfile_MIPS|Mux52~16_combout ;
wire \registerfile_MIPS|Mux52~19_combout ;
wire \registerfile_MIPS|Mux52~7_combout ;
wire \registerfile_MIPS|Mux52~8_combout ;
wire \registerfile_MIPS|Mux52~0_combout ;
wire \registerfile_MIPS|Mux52~1_combout ;
wire \registerfile_MIPS|Mux52~4_combout ;
wire \registerfile_MIPS|Mux52~5_combout ;
wire \registerfile_MIPS|Mux52~2_combout ;
wire \registerfile_MIPS|Mux52~3_combout ;
wire \registerfile_MIPS|Mux52~6_combout ;
wire \registerfile_MIPS|Mux52~9_combout ;
wire \registerfile_MIPS|Mux52~20_combout ;
wire \mux_Execute_1|X[11]~0_combout ;
wire \alu_MIPS|Add0~36_combout ;
wire \mux_Execute_2|X[11]~0_combout ;
wire \mux_Execute_2|X[11]~1_combout ;
wire \ADDRDecoding_MIPS|CS~0_combout ;
wire \registerfile_MIPS|register[6][18]~q ;
wire \registerfile_MIPS|register[4][18]~q ;
wire \registerfile_MIPS|Mux45~12_combout ;
wire \registerfile_MIPS|register[5][18]~q ;
wire \registerfile_MIPS|register[7][18]~q ;
wire \registerfile_MIPS|Mux45~13_combout ;
wire \registerfile_MIPS|register[3][18]~q ;
wire \registerfile_MIPS|register[2][18]~q ;
wire \registerfile_MIPS|register[1][18]~q ;
wire \registerfile_MIPS|register[0][18]~q ;
wire \registerfile_MIPS|Mux45~14_combout ;
wire \registerfile_MIPS|Mux45~15_combout ;
wire \registerfile_MIPS|Mux45~16_combout ;
wire \registerfile_MIPS|register[15][18]~q ;
wire \registerfile_MIPS|register[13][18]~q ;
wire \registerfile_MIPS|register[14][18]~q ;
wire \registerfile_MIPS|register[12][18]~q ;
wire \registerfile_MIPS|Mux45~17_combout ;
wire \registerfile_MIPS|Mux45~18_combout ;
wire \registerfile_MIPS|register[10][18]~q ;
wire \registerfile_MIPS|register[11][18]~q ;
wire \registerfile_MIPS|register[9][18]~q ;
wire \registerfile_MIPS|register[8][18]~q ;
wire \registerfile_MIPS|Mux45~10_combout ;
wire \registerfile_MIPS|Mux45~11_combout ;
wire \registerfile_MIPS|Mux45~19_combout ;
wire \registerfile_MIPS|register[23][18]~q ;
wire \registerfile_MIPS|register[19][18]~q ;
wire \registerfile_MIPS|Mux45~7_combout ;
wire \registerfile_MIPS|register[31][18]~q ;
wire \registerfile_MIPS|register[27][18]~q ;
wire \registerfile_MIPS|Mux45~8_combout ;
wire \registerfile_MIPS|register[17][18]~q ;
wire \registerfile_MIPS|register[21][18]~q ;
wire \registerfile_MIPS|Mux45~2_combout ;
wire \registerfile_MIPS|register[29][18]~q ;
wire \registerfile_MIPS|register[25][18]~q ;
wire \registerfile_MIPS|Mux45~3_combout ;
wire \registerfile_MIPS|register[28][18]~q ;
wire \registerfile_MIPS|register[16][18]~q ;
wire \registerfile_MIPS|register[24][18]~q ;
wire \registerfile_MIPS|Mux45~4_combout ;
wire \registerfile_MIPS|Mux45~5_combout ;
wire \registerfile_MIPS|Mux45~6_combout ;
wire \registerfile_MIPS|register[26][18]~q ;
wire \registerfile_MIPS|register[18][18]~q ;
wire \registerfile_MIPS|Mux45~0_combout ;
wire \registerfile_MIPS|register[30][18]~q ;
wire \registerfile_MIPS|register[22][18]~q ;
wire \registerfile_MIPS|Mux45~1_combout ;
wire \registerfile_MIPS|Mux45~9_combout ;
wire \registerfile_MIPS|Mux45~20_combout ;
wire \registerfile_MIPS|register[4][19]~q ;
wire \registerfile_MIPS|register[5][19]~q ;
wire \registerfile_MIPS|Mux12~10_combout ;
wire \registerfile_MIPS|register[6][19]~q ;
wire \registerfile_MIPS|register[7][19]~q ;
wire \registerfile_MIPS|Mux12~11_combout ;
wire \registerfile_MIPS|register[14][19]~q ;
wire \registerfile_MIPS|register[13][19]~q ;
wire \registerfile_MIPS|register[12][19]~q ;
wire \registerfile_MIPS|Mux12~17_combout ;
wire \registerfile_MIPS|Mux12~18_combout ;
wire \registerfile_MIPS|register[9][19]~q ;
wire \registerfile_MIPS|register[11][19]~q ;
wire \registerfile_MIPS|register[8][19]~q ;
wire \registerfile_MIPS|register[10][19]~q ;
wire \registerfile_MIPS|Mux12~12_combout ;
wire \registerfile_MIPS|Mux12~13_combout ;
wire \registerfile_MIPS|register[2][19]~q ;
wire \registerfile_MIPS|register[0][19]~q ;
wire \registerfile_MIPS|Mux12~14_combout ;
wire \registerfile_MIPS|register[3][19]~q ;
wire \registerfile_MIPS|register[1][19]~q ;
wire \registerfile_MIPS|Mux12~15_combout ;
wire \registerfile_MIPS|Mux12~16_combout ;
wire \registerfile_MIPS|Mux12~19_combout ;
wire \registerfile_MIPS|register[24][19]~q ;
wire \registerfile_MIPS|register[28][19]~q ;
wire \registerfile_MIPS|register[16][19]~q ;
wire \registerfile_MIPS|register[20][19]~q ;
wire \registerfile_MIPS|Mux12~4_combout ;
wire \registerfile_MIPS|Mux12~5_combout ;
wire \registerfile_MIPS|register[18][19]~q ;
wire \registerfile_MIPS|register[22][19]~q ;
wire \registerfile_MIPS|Mux12~2_combout ;
wire \registerfile_MIPS|register[30][19]~q ;
wire \registerfile_MIPS|register[26][19]~q ;
wire \registerfile_MIPS|Mux12~3_combout ;
wire \registerfile_MIPS|Mux12~6_combout ;
wire \registerfile_MIPS|register[23][19]~q ;
wire \registerfile_MIPS|register[31][19]~q ;
wire \registerfile_MIPS|register[27][19]~q ;
wire \registerfile_MIPS|register[19][19]~q ;
wire \registerfile_MIPS|Mux12~7_combout ;
wire \registerfile_MIPS|Mux12~8_combout ;
wire \registerfile_MIPS|register[29][19]~q ;
wire \registerfile_MIPS|register[21][19]~q ;
wire \registerfile_MIPS|register[25][19]~q ;
wire \registerfile_MIPS|register[17][19]~q ;
wire \registerfile_MIPS|Mux12~0_combout ;
wire \registerfile_MIPS|Mux12~1_combout ;
wire \registerfile_MIPS|Mux12~9_combout ;
wire \registerfile_MIPS|Mux12~20_combout ;
wire \mux_Execute_1|X[19]~9_combout ;
wire \alu_MIPS|Add0~59_combout ;
wire \alu_MIPS|Add0~56_combout ;
wire \alu_MIPS|Add0~55 ;
wire \alu_MIPS|Add0~58 ;
wire \alu_MIPS|Add0~60_combout ;
wire \mux_Execute_2|X[19]~48_combout ;
wire \mux_Execute_2|X[19]~49_combout ;
wire \alu_MIPS|Add0~62_combout ;
wire \registerfile_MIPS|register[30][20]~q ;
wire \registerfile_MIPS|register[22][20]~q ;
wire \registerfile_MIPS|register[18][20]~q ;
wire \registerfile_MIPS|register[26][20]~q ;
wire \registerfile_MIPS|Mux11~0_combout ;
wire \registerfile_MIPS|Mux11~1_combout ;
wire \registerfile_MIPS|register[20][20]~q ;
wire \registerfile_MIPS|register[28][20]~q ;
wire \registerfile_MIPS|register[16][20]~q ;
wire \registerfile_MIPS|register[24][20]~q ;
wire \registerfile_MIPS|Mux11~4_combout ;
wire \registerfile_MIPS|Mux11~5_combout ;
wire \registerfile_MIPS|register[21][20]~q ;
wire \registerfile_MIPS|register[17][20]~q ;
wire \registerfile_MIPS|Mux11~2_combout ;
wire \registerfile_MIPS|register[25][20]~q ;
wire \registerfile_MIPS|register[29][20]~q ;
wire \registerfile_MIPS|Mux11~3_combout ;
wire \registerfile_MIPS|Mux11~6_combout ;
wire \registerfile_MIPS|register[27][20]~q ;
wire \registerfile_MIPS|register[31][20]~q ;
wire \registerfile_MIPS|register[19][20]~q ;
wire \registerfile_MIPS|register[23][20]~q ;
wire \registerfile_MIPS|Mux11~7_combout ;
wire \registerfile_MIPS|Mux11~8_combout ;
wire \registerfile_MIPS|Mux11~9_combout ;
wire \registerfile_MIPS|register[4][20]~q ;
wire \registerfile_MIPS|register[6][20]~q ;
wire \registerfile_MIPS|Mux11~12_combout ;
wire \registerfile_MIPS|register[5][20]~q ;
wire \registerfile_MIPS|register[7][20]~q ;
wire \registerfile_MIPS|Mux11~13_combout ;
wire \registerfile_MIPS|register[2][20]~q ;
wire \registerfile_MIPS|register[3][20]~q ;
wire \registerfile_MIPS|register[0][20]~q ;
wire \registerfile_MIPS|register[1][20]~q ;
wire \registerfile_MIPS|Mux11~14_combout ;
wire \registerfile_MIPS|Mux11~15_combout ;
wire \registerfile_MIPS|Mux11~16_combout ;
wire \registerfile_MIPS|register[12][20]~q ;
wire \registerfile_MIPS|register[14][20]~q ;
wire \registerfile_MIPS|Mux11~17_combout ;
wire \registerfile_MIPS|register[15][20]~q ;
wire \registerfile_MIPS|Mux11~18_combout ;
wire \registerfile_MIPS|register[8][20]~q ;
wire \registerfile_MIPS|register[9][20]~q ;
wire \registerfile_MIPS|Mux11~10_combout ;
wire \registerfile_MIPS|register[10][20]~q ;
wire \registerfile_MIPS|register[11][20]~q ;
wire \registerfile_MIPS|Mux11~11_combout ;
wire \registerfile_MIPS|Mux11~19_combout ;
wire \registerfile_MIPS|Mux11~20_combout ;
wire \alu_MIPS|Add0~61 ;
wire \alu_MIPS|Add0~63_combout ;
wire \mux_Execute_2|X[20]~50_combout ;
wire \mux_Execute_2|X[20]~51_combout ;
wire \mux_Execute_2|X[20]~52_combout ;
wire \mux_Execute_1|X[21]~10_combout ;
wire \alu_MIPS|Add0~65_combout ;
wire \registerfile_MIPS|register[29][21]~q ;
wire \registerfile_MIPS|register[21][21]~q ;
wire \registerfile_MIPS|register[25][21]~q ;
wire \registerfile_MIPS|register[17][21]~q ;
wire \registerfile_MIPS|Mux10~0_combout ;
wire \registerfile_MIPS|Mux10~1_combout ;
wire \registerfile_MIPS|register[19][21]~q ;
wire \registerfile_MIPS|register[27][21]~q ;
wire \registerfile_MIPS|Mux10~7_combout ;
wire \registerfile_MIPS|register[31][21]~q ;
wire \registerfile_MIPS|register[23][21]~q ;
wire \registerfile_MIPS|Mux10~8_combout ;
wire \registerfile_MIPS|register[20][21]~q ;
wire \registerfile_MIPS|register[16][21]~q ;
wire \registerfile_MIPS|Mux10~4_combout ;
wire \registerfile_MIPS|register[28][21]~q ;
wire \registerfile_MIPS|register[24][21]~q ;
wire \registerfile_MIPS|Mux10~5_combout ;
wire \registerfile_MIPS|register[22][21]~q ;
wire \registerfile_MIPS|register[18][21]~q ;
wire \registerfile_MIPS|Mux10~2_combout ;
wire \registerfile_MIPS|register[30][21]~q ;
wire \registerfile_MIPS|register[26][21]~q ;
wire \registerfile_MIPS|Mux10~3_combout ;
wire \registerfile_MIPS|Mux10~6_combout ;
wire \registerfile_MIPS|Mux10~9_combout ;
wire \registerfile_MIPS|register[13][21]~q ;
wire \registerfile_MIPS|register[12][21]~q ;
wire \registerfile_MIPS|Mux10~17_combout ;
wire \registerfile_MIPS|register[15][21]~q ;
wire \registerfile_MIPS|Mux10~18_combout ;
wire \registerfile_MIPS|register[4][21]~q ;
wire \registerfile_MIPS|register[5][21]~q ;
wire \registerfile_MIPS|Mux10~10_combout ;
wire \registerfile_MIPS|register[6][21]~q ;
wire \registerfile_MIPS|register[7][21]~q ;
wire \registerfile_MIPS|Mux10~11_combout ;
wire \registerfile_MIPS|register[8][21]~q ;
wire \registerfile_MIPS|register[10][21]~q ;
wire \registerfile_MIPS|Mux10~12_combout ;
wire \registerfile_MIPS|register[11][21]~q ;
wire \registerfile_MIPS|register[9][21]~q ;
wire \registerfile_MIPS|Mux10~13_combout ;
wire \registerfile_MIPS|register[1][21]~q ;
wire \registerfile_MIPS|register[3][21]~q ;
wire \registerfile_MIPS|register[0][21]~q ;
wire \registerfile_MIPS|register[2][21]~q ;
wire \registerfile_MIPS|Mux10~14_combout ;
wire \registerfile_MIPS|Mux10~15_combout ;
wire \registerfile_MIPS|Mux10~16_combout ;
wire \registerfile_MIPS|Mux10~19_combout ;
wire \registerfile_MIPS|Mux10~20_combout ;
wire \alu_MIPS|Add0~64 ;
wire \alu_MIPS|Add0~66_combout ;
wire \mux_Execute_2|X[21]~53_combout ;
wire \mux_Execute_2|X[21]~54_combout ;
wire \registerfile_MIPS|register[27][24]~q ;
wire \registerfile_MIPS|register[19][24]~q ;
wire \registerfile_MIPS|register[23][24]~q ;
wire \registerfile_MIPS|Mux7~7_combout ;
wire \registerfile_MIPS|register[31][24]~q ;
wire \registerfile_MIPS|Mux7~8_combout ;
wire \registerfile_MIPS|register[30][24]~q ;
wire \registerfile_MIPS|register[18][24]~q ;
wire \registerfile_MIPS|register[26][24]~q ;
wire \registerfile_MIPS|Mux7~0_combout ;
wire \registerfile_MIPS|Mux7~1_combout ;
wire \registerfile_MIPS|register[20][24]~q ;
wire \registerfile_MIPS|register[24][24]~q ;
wire \registerfile_MIPS|register[16][24]~q ;
wire \registerfile_MIPS|Mux7~4_combout ;
wire \registerfile_MIPS|register[28][24]~q ;
wire \registerfile_MIPS|Mux7~5_combout ;
wire \registerfile_MIPS|register[25][24]~q ;
wire \registerfile_MIPS|register[29][24]~q ;
wire \registerfile_MIPS|register[17][24]~q ;
wire \registerfile_MIPS|register[21][24]~q ;
wire \registerfile_MIPS|Mux7~2_combout ;
wire \registerfile_MIPS|Mux7~3_combout ;
wire \registerfile_MIPS|Mux7~6_combout ;
wire \registerfile_MIPS|Mux7~9_combout ;
wire \registerfile_MIPS|register[15][24]~q ;
wire \registerfile_MIPS|register[13][24]~q ;
wire \registerfile_MIPS|register[12][24]~q ;
wire \registerfile_MIPS|register[14][24]~q ;
wire \registerfile_MIPS|Mux7~17_combout ;
wire \registerfile_MIPS|Mux7~18_combout ;
wire \registerfile_MIPS|register[4][24]~q ;
wire \registerfile_MIPS|register[6][24]~q ;
wire \registerfile_MIPS|Mux7~12_combout ;
wire \registerfile_MIPS|register[5][24]~q ;
wire \registerfile_MIPS|register[7][24]~q ;
wire \registerfile_MIPS|Mux7~13_combout ;
wire \registerfile_MIPS|register[0][24]~q ;
wire \registerfile_MIPS|register[1][24]~q ;
wire \registerfile_MIPS|Mux7~14_combout ;
wire \registerfile_MIPS|register[3][24]~q ;
wire \registerfile_MIPS|register[2][24]~q ;
wire \registerfile_MIPS|Mux7~15_combout ;
wire \registerfile_MIPS|Mux7~16_combout ;
wire \registerfile_MIPS|register[11][24]~q ;
wire \registerfile_MIPS|register[9][24]~q ;
wire \registerfile_MIPS|register[8][24]~q ;
wire \registerfile_MIPS|Mux7~10_combout ;
wire \registerfile_MIPS|register[10][24]~q ;
wire \registerfile_MIPS|Mux7~11_combout ;
wire \registerfile_MIPS|Mux7~19_combout ;
wire \registerfile_MIPS|Mux7~20_combout ;
wire \mux_Execute_2|X[24]~60_combout ;
wire \mux_Execute_2|X[24]~61_combout ;
wire \alu_MIPS|Add0~74_combout ;
wire \registerfile_MIPS|register[5][23]~q ;
wire \registerfile_MIPS|register[4][23]~q ;
wire \registerfile_MIPS|Mux8~10_combout ;
wire \registerfile_MIPS|register[6][23]~q ;
wire \registerfile_MIPS|register[7][23]~q ;
wire \registerfile_MIPS|Mux8~11_combout ;
wire \registerfile_MIPS|register[9][23]~q ;
wire \registerfile_MIPS|register[11][23]~q ;
wire \registerfile_MIPS|register[8][23]~q ;
wire \registerfile_MIPS|register[10][23]~q ;
wire \registerfile_MIPS|Mux8~12_combout ;
wire \registerfile_MIPS|Mux8~13_combout ;
wire \registerfile_MIPS|register[2][23]~q ;
wire \registerfile_MIPS|register[0][23]~q ;
wire \registerfile_MIPS|Mux8~14_combout ;
wire \registerfile_MIPS|register[3][23]~q ;
wire \registerfile_MIPS|register[1][23]~q ;
wire \registerfile_MIPS|Mux8~15_combout ;
wire \registerfile_MIPS|Mux8~16_combout ;
wire \registerfile_MIPS|register[15][23]~q ;
wire \registerfile_MIPS|register[14][23]~q ;
wire \registerfile_MIPS|register[13][23]~q ;
wire \registerfile_MIPS|register[12][23]~q ;
wire \registerfile_MIPS|Mux8~17_combout ;
wire \registerfile_MIPS|Mux8~18_combout ;
wire \registerfile_MIPS|Mux8~19_combout ;
wire \registerfile_MIPS|register[19][23]~q ;
wire \registerfile_MIPS|Mux8~7_combout ;
wire \registerfile_MIPS|register[31][23]~q ;
wire \registerfile_MIPS|register[23][23]~q ;
wire \registerfile_MIPS|Mux8~8_combout ;
wire \registerfile_MIPS|register[29][23]~q ;
wire \registerfile_MIPS|register[21][23]~q ;
wire \registerfile_MIPS|register[17][23]~q ;
wire \registerfile_MIPS|register[25][23]~q ;
wire \registerfile_MIPS|Mux8~0_combout ;
wire \registerfile_MIPS|Mux8~1_combout ;
wire \registerfile_MIPS|register[22][23]~q ;
wire \registerfile_MIPS|register[18][23]~q ;
wire \registerfile_MIPS|Mux8~2_combout ;
wire \registerfile_MIPS|register[26][23]~q ;
wire \registerfile_MIPS|register[30][23]~q ;
wire \registerfile_MIPS|Mux8~3_combout ;
wire \registerfile_MIPS|register[24][23]~q ;
wire \registerfile_MIPS|register[28][23]~q ;
wire \registerfile_MIPS|register[16][23]~q ;
wire \registerfile_MIPS|register[20][23]~q ;
wire \registerfile_MIPS|Mux8~4_combout ;
wire \registerfile_MIPS|Mux8~5_combout ;
wire \registerfile_MIPS|Mux8~6_combout ;
wire \registerfile_MIPS|Mux8~9_combout ;
wire \registerfile_MIPS|Mux8~20_combout ;
wire \alu_MIPS|Add0~71_combout ;
wire \registerfile_MIPS|register[20][22]~q ;
wire \registerfile_MIPS|register[28][22]~q ;
wire \registerfile_MIPS|register[24][22]~q ;
wire \registerfile_MIPS|register[16][22]~q ;
wire \registerfile_MIPS|Mux9~4_combout ;
wire \registerfile_MIPS|Mux9~5_combout ;
wire \registerfile_MIPS|register[21][22]~q ;
wire \registerfile_MIPS|register[17][22]~q ;
wire \registerfile_MIPS|Mux9~2_combout ;
wire \registerfile_MIPS|register[25][22]~q ;
wire \registerfile_MIPS|register[29][22]~q ;
wire \registerfile_MIPS|Mux9~3_combout ;
wire \registerfile_MIPS|Mux9~6_combout ;
wire \registerfile_MIPS|register[27][22]~q ;
wire \registerfile_MIPS|register[31][22]~q ;
wire \registerfile_MIPS|register[19][22]~q ;
wire \registerfile_MIPS|register[23][22]~q ;
wire \registerfile_MIPS|Mux9~7_combout ;
wire \registerfile_MIPS|Mux9~8_combout ;
wire \registerfile_MIPS|register[30][22]~q ;
wire \registerfile_MIPS|register[18][22]~q ;
wire \registerfile_MIPS|register[26][22]~q ;
wire \registerfile_MIPS|Mux9~0_combout ;
wire \registerfile_MIPS|register[22][22]~q ;
wire \registerfile_MIPS|Mux9~1_combout ;
wire \registerfile_MIPS|Mux9~9_combout ;
wire \registerfile_MIPS|register[12][22]~q ;
wire \registerfile_MIPS|Mux9~17_combout ;
wire \registerfile_MIPS|register[13][22]~q ;
wire \registerfile_MIPS|register[15][22]~q ;
wire \registerfile_MIPS|Mux9~18_combout ;
wire \registerfile_MIPS|register[11][22]~q ;
wire \registerfile_MIPS|register[10][22]~q ;
wire \registerfile_MIPS|register[9][22]~q ;
wire \registerfile_MIPS|register[8][22]~q ;
wire \registerfile_MIPS|Mux9~10_combout ;
wire \registerfile_MIPS|Mux9~11_combout ;
wire \registerfile_MIPS|register[1][22]~q ;
wire \registerfile_MIPS|register[0][22]~q ;
wire \registerfile_MIPS|Mux9~14_combout ;
wire \registerfile_MIPS|register[3][22]~q ;
wire \registerfile_MIPS|register[2][22]~q ;
wire \registerfile_MIPS|Mux9~15_combout ;
wire \registerfile_MIPS|register[5][22]~q ;
wire \registerfile_MIPS|register[6][22]~q ;
wire \registerfile_MIPS|register[4][22]~q ;
wire \registerfile_MIPS|Mux9~12_combout ;
wire \registerfile_MIPS|register[7][22]~q ;
wire \registerfile_MIPS|Mux9~13_combout ;
wire \registerfile_MIPS|Mux9~16_combout ;
wire \registerfile_MIPS|Mux9~19_combout ;
wire \registerfile_MIPS|Mux9~20_combout ;
wire \alu_MIPS|Add0~68_combout ;
wire \alu_MIPS|Add0~67 ;
wire \alu_MIPS|Add0~70 ;
wire \alu_MIPS|Add0~73 ;
wire \alu_MIPS|Add0~75_combout ;
wire \mux_Execute_2|X[24]~62_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a26 ;
wire \datamemory_MIPS|MemoryRam~27_q ;
wire \mux_Execute_2|X[26]~65_combout ;
wire \registerfile_MIPS|register[14][26]~q ;
wire \registerfile_MIPS|register[12][26]~q ;
wire \registerfile_MIPS|Mux5~17_combout ;
wire \registerfile_MIPS|register[15][26]~q ;
wire \registerfile_MIPS|Mux5~18_combout ;
wire \registerfile_MIPS|register[11][26]~q ;
wire \registerfile_MIPS|register[8][26]~q ;
wire \registerfile_MIPS|register[9][26]~q ;
wire \registerfile_MIPS|Mux5~10_combout ;
wire \registerfile_MIPS|register[10][26]~q ;
wire \registerfile_MIPS|Mux5~11_combout ;
wire \registerfile_MIPS|register[5][26]~q ;
wire \registerfile_MIPS|register[4][26]~q ;
wire \registerfile_MIPS|register[6][26]~q ;
wire \registerfile_MIPS|Mux5~12_combout ;
wire \registerfile_MIPS|register[7][26]~q ;
wire \registerfile_MIPS|Mux5~13_combout ;
wire \registerfile_MIPS|register[2][26]~q ;
wire \registerfile_MIPS|register[3][26]~q ;
wire \registerfile_MIPS|register[1][26]~q ;
wire \registerfile_MIPS|register[0][26]~q ;
wire \registerfile_MIPS|Mux5~14_combout ;
wire \registerfile_MIPS|Mux5~15_combout ;
wire \registerfile_MIPS|Mux5~16_combout ;
wire \registerfile_MIPS|Mux5~19_combout ;
wire \registerfile_MIPS|register[19][26]~q ;
wire \registerfile_MIPS|register[23][26]~q ;
wire \registerfile_MIPS|Mux5~7_combout ;
wire \registerfile_MIPS|register[27][26]~q ;
wire \registerfile_MIPS|register[31][26]~q ;
wire \registerfile_MIPS|Mux5~8_combout ;
wire \registerfile_MIPS|register[17][26]~q ;
wire \registerfile_MIPS|register[21][26]~q ;
wire \registerfile_MIPS|Mux5~2_combout ;
wire \registerfile_MIPS|register[29][26]~q ;
wire \registerfile_MIPS|register[25][26]~q ;
wire \registerfile_MIPS|Mux5~3_combout ;
wire \registerfile_MIPS|register[20][26]~q ;
wire \registerfile_MIPS|register[24][26]~q ;
wire \registerfile_MIPS|register[16][26]~q ;
wire \registerfile_MIPS|Mux5~4_combout ;
wire \registerfile_MIPS|register[28][26]~q ;
wire \registerfile_MIPS|Mux5~5_combout ;
wire \registerfile_MIPS|Mux5~6_combout ;
wire \registerfile_MIPS|register[26][26]~q ;
wire \registerfile_MIPS|register[18][26]~q ;
wire \registerfile_MIPS|Mux5~0_combout ;
wire \registerfile_MIPS|register[30][26]~q ;
wire \registerfile_MIPS|register[22][26]~q ;
wire \registerfile_MIPS|Mux5~1_combout ;
wire \registerfile_MIPS|Mux5~9_combout ;
wire \registerfile_MIPS|Mux5~20_combout ;
wire \mux_Execute_2|X[26]~66_combout ;
wire \alu_MIPS|Add0~80_combout ;
wire \registerfile_MIPS|register[9][25]~q ;
wire \registerfile_MIPS|register[11][25]~q ;
wire \registerfile_MIPS|register[8][25]~q ;
wire \registerfile_MIPS|register[10][25]~q ;
wire \registerfile_MIPS|Mux6~12_combout ;
wire \registerfile_MIPS|Mux6~13_combout ;
wire \registerfile_MIPS|register[1][25]~q ;
wire \registerfile_MIPS|register[3][25]~q ;
wire \registerfile_MIPS|register[0][25]~q ;
wire \registerfile_MIPS|register[2][25]~q ;
wire \registerfile_MIPS|Mux6~14_combout ;
wire \registerfile_MIPS|Mux6~15_combout ;
wire \registerfile_MIPS|Mux6~16_combout ;
wire \registerfile_MIPS|register[15][25]~q ;
wire \registerfile_MIPS|register[14][25]~q ;
wire \registerfile_MIPS|register[13][25]~q ;
wire \registerfile_MIPS|register[12][25]~q ;
wire \registerfile_MIPS|Mux6~17_combout ;
wire \registerfile_MIPS|Mux6~18_combout ;
wire \registerfile_MIPS|register[4][25]~q ;
wire \registerfile_MIPS|register[5][25]~q ;
wire \registerfile_MIPS|Mux6~10_combout ;
wire \registerfile_MIPS|register[6][25]~q ;
wire \registerfile_MIPS|register[7][25]~q ;
wire \registerfile_MIPS|Mux6~11_combout ;
wire \registerfile_MIPS|Mux6~19_combout ;
wire \registerfile_MIPS|register[17][25]~q ;
wire \registerfile_MIPS|register[25][25]~q ;
wire \registerfile_MIPS|Mux6~0_combout ;
wire \registerfile_MIPS|register[29][25]~q ;
wire \registerfile_MIPS|Mux6~1_combout ;
wire \registerfile_MIPS|register[19][25]~q ;
wire \registerfile_MIPS|register[27][25]~q ;
wire \registerfile_MIPS|Mux6~7_combout ;
wire \registerfile_MIPS|register[31][25]~q ;
wire \registerfile_MIPS|register[23][25]~q ;
wire \registerfile_MIPS|Mux6~8_combout ;
wire \registerfile_MIPS|register[20][25]~q ;
wire \registerfile_MIPS|register[16][25]~q ;
wire \registerfile_MIPS|Mux6~4_combout ;
wire \registerfile_MIPS|register[28][25]~q ;
wire \registerfile_MIPS|register[24][25]~q ;
wire \registerfile_MIPS|Mux6~5_combout ;
wire \registerfile_MIPS|register[18][25]~q ;
wire \registerfile_MIPS|register[22][25]~q ;
wire \registerfile_MIPS|Mux6~2_combout ;
wire \registerfile_MIPS|register[30][25]~q ;
wire \registerfile_MIPS|register[26][25]~q ;
wire \registerfile_MIPS|Mux6~3_combout ;
wire \registerfile_MIPS|Mux6~6_combout ;
wire \registerfile_MIPS|Mux6~9_combout ;
wire \registerfile_MIPS|Mux6~20_combout ;
wire \alu_MIPS|Add0~77_combout ;
wire \alu_MIPS|Add0~76 ;
wire \alu_MIPS|Add0~79 ;
wire \alu_MIPS|Add0~81_combout ;
wire \mux_Execute_2|X[26]~67_combout ;
wire \mux_out|X[26]~26_combout ;
wire \registerfile_MIPS|register[13][26]~q ;
wire \registerfile_MIPS|Mux37~17_combout ;
wire \registerfile_MIPS|Mux37~18_combout ;
wire \registerfile_MIPS|Mux37~10_combout ;
wire \registerfile_MIPS|Mux37~11_combout ;
wire \registerfile_MIPS|Mux37~14_combout ;
wire \registerfile_MIPS|Mux37~15_combout ;
wire \registerfile_MIPS|Mux37~12_combout ;
wire \registerfile_MIPS|Mux37~13_combout ;
wire \registerfile_MIPS|Mux37~16_combout ;
wire \registerfile_MIPS|Mux37~19_combout ;
wire \registerfile_MIPS|Mux37~0_combout ;
wire \registerfile_MIPS|Mux37~1_combout ;
wire \registerfile_MIPS|Mux37~4_combout ;
wire \registerfile_MIPS|Mux37~5_combout ;
wire \registerfile_MIPS|Mux37~2_combout ;
wire \registerfile_MIPS|Mux37~3_combout ;
wire \registerfile_MIPS|Mux37~6_combout ;
wire \registerfile_MIPS|Mux37~7_combout ;
wire \registerfile_MIPS|Mux37~8_combout ;
wire \registerfile_MIPS|Mux37~9_combout ;
wire \registerfile_MIPS|Mux37~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a25 ;
wire \datamemory_MIPS|MemoryRam~26_q ;
wire \mux_Execute_1|X[25]~12_combout ;
wire \alu_MIPS|Add0~78_combout ;
wire \mux_Execute_2|X[25]~63_combout ;
wire \mux_Execute_2|X[25]~64_combout ;
wire \mux_out|X[25]~25_combout ;
wire \registerfile_MIPS|register[21][25]~q ;
wire \registerfile_MIPS|Mux38~0_combout ;
wire \registerfile_MIPS|Mux38~1_combout ;
wire \registerfile_MIPS|Mux38~7_combout ;
wire \registerfile_MIPS|Mux38~8_combout ;
wire \registerfile_MIPS|Mux38~2_combout ;
wire \registerfile_MIPS|Mux38~3_combout ;
wire \registerfile_MIPS|Mux38~4_combout ;
wire \registerfile_MIPS|Mux38~5_combout ;
wire \registerfile_MIPS|Mux38~6_combout ;
wire \registerfile_MIPS|Mux38~9_combout ;
wire \registerfile_MIPS|Mux38~10_combout ;
wire \registerfile_MIPS|Mux38~11_combout ;
wire \registerfile_MIPS|Mux38~12_combout ;
wire \registerfile_MIPS|Mux38~13_combout ;
wire \registerfile_MIPS|Mux38~14_combout ;
wire \registerfile_MIPS|Mux38~15_combout ;
wire \registerfile_MIPS|Mux38~16_combout ;
wire \registerfile_MIPS|Mux38~17_combout ;
wire \registerfile_MIPS|Mux38~18_combout ;
wire \registerfile_MIPS|Mux38~19_combout ;
wire \registerfile_MIPS|Mux38~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a24 ;
wire \datamemory_MIPS|MemoryRam~25_q ;
wire \mux_out|X[24]~24_combout ;
wire \registerfile_MIPS|register[22][24]~q ;
wire \registerfile_MIPS|Mux39~0_combout ;
wire \registerfile_MIPS|Mux39~1_combout ;
wire \registerfile_MIPS|Mux39~7_combout ;
wire \registerfile_MIPS|Mux39~8_combout ;
wire \registerfile_MIPS|Mux39~4_combout ;
wire \registerfile_MIPS|Mux39~5_combout ;
wire \registerfile_MIPS|Mux39~2_combout ;
wire \registerfile_MIPS|Mux39~3_combout ;
wire \registerfile_MIPS|Mux39~6_combout ;
wire \registerfile_MIPS|Mux39~9_combout ;
wire \registerfile_MIPS|Mux39~17_combout ;
wire \registerfile_MIPS|Mux39~18_combout ;
wire \registerfile_MIPS|Mux39~12_combout ;
wire \registerfile_MIPS|Mux39~13_combout ;
wire \registerfile_MIPS|Mux39~14_combout ;
wire \registerfile_MIPS|Mux39~15_combout ;
wire \registerfile_MIPS|Mux39~16_combout ;
wire \registerfile_MIPS|Mux39~10_combout ;
wire \registerfile_MIPS|Mux39~11_combout ;
wire \registerfile_MIPS|Mux39~19_combout ;
wire \registerfile_MIPS|Mux39~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a23 ;
wire \datamemory_MIPS|MemoryRam~24_q ;
wire \alu_MIPS|Add0~72_combout ;
wire \mux_Execute_2|X[23]~58_combout ;
wire \mux_Execute_1|X[23]~11_combout ;
wire \mux_Execute_2|X[23]~59_combout ;
wire \mux_out|X[23]~23_combout ;
wire \registerfile_MIPS|register[27][23]~q ;
wire \registerfile_MIPS|Mux40~7_combout ;
wire \registerfile_MIPS|Mux40~8_combout ;
wire \registerfile_MIPS|Mux40~4_combout ;
wire \registerfile_MIPS|Mux40~5_combout ;
wire \registerfile_MIPS|Mux40~2_combout ;
wire \registerfile_MIPS|Mux40~3_combout ;
wire \registerfile_MIPS|Mux40~6_combout ;
wire \registerfile_MIPS|Mux40~0_combout ;
wire \registerfile_MIPS|Mux40~1_combout ;
wire \registerfile_MIPS|Mux40~9_combout ;
wire \registerfile_MIPS|Mux40~17_combout ;
wire \registerfile_MIPS|Mux40~18_combout ;
wire \registerfile_MIPS|Mux40~14_combout ;
wire \registerfile_MIPS|Mux40~15_combout ;
wire \registerfile_MIPS|Mux40~12_combout ;
wire \registerfile_MIPS|Mux40~13_combout ;
wire \registerfile_MIPS|Mux40~16_combout ;
wire \registerfile_MIPS|Mux40~10_combout ;
wire \registerfile_MIPS|Mux40~11_combout ;
wire \registerfile_MIPS|Mux40~19_combout ;
wire \registerfile_MIPS|Mux40~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a22 ;
wire \datamemory_MIPS|MemoryRam~23_q ;
wire \alu_MIPS|Add0~69_combout ;
wire \mux_Execute_2|X[22]~55_combout ;
wire \mux_Execute_2|X[22]~56_combout ;
wire \mux_Execute_2|X[22]~57_combout ;
wire \mux_out|X[22]~22_combout ;
wire \registerfile_MIPS|register[14][22]~q ;
wire \registerfile_MIPS|Mux41~17_combout ;
wire \registerfile_MIPS|Mux41~18_combout ;
wire \registerfile_MIPS|Mux41~12_combout ;
wire \registerfile_MIPS|Mux41~13_combout ;
wire \registerfile_MIPS|Mux41~14_combout ;
wire \registerfile_MIPS|Mux41~15_combout ;
wire \registerfile_MIPS|Mux41~16_combout ;
wire \registerfile_MIPS|Mux41~10_combout ;
wire \registerfile_MIPS|Mux41~11_combout ;
wire \registerfile_MIPS|Mux41~19_combout ;
wire \registerfile_MIPS|Mux41~0_combout ;
wire \registerfile_MIPS|Mux41~1_combout ;
wire \registerfile_MIPS|Mux41~7_combout ;
wire \registerfile_MIPS|Mux41~8_combout ;
wire \registerfile_MIPS|Mux41~4_combout ;
wire \registerfile_MIPS|Mux41~5_combout ;
wire \registerfile_MIPS|Mux41~2_combout ;
wire \registerfile_MIPS|Mux41~3_combout ;
wire \registerfile_MIPS|Mux41~6_combout ;
wire \registerfile_MIPS|Mux41~9_combout ;
wire \registerfile_MIPS|Mux41~20_combout ;
wire \register_B_2|out[22]~feeder_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a21 ;
wire \datamemory_MIPS|MemoryRam~22_q ;
wire \mux_out|X[21]~21_combout ;
wire \registerfile_MIPS|register[14][21]~q ;
wire \registerfile_MIPS|Mux42~17_combout ;
wire \registerfile_MIPS|Mux42~18_combout ;
wire \registerfile_MIPS|Mux42~12_combout ;
wire \registerfile_MIPS|Mux42~13_combout ;
wire \registerfile_MIPS|Mux42~14_combout ;
wire \registerfile_MIPS|Mux42~15_combout ;
wire \registerfile_MIPS|Mux42~16_combout ;
wire \registerfile_MIPS|Mux42~10_combout ;
wire \registerfile_MIPS|Mux42~11_combout ;
wire \registerfile_MIPS|Mux42~19_combout ;
wire \registerfile_MIPS|Mux42~7_combout ;
wire \registerfile_MIPS|Mux42~8_combout ;
wire \registerfile_MIPS|Mux42~4_combout ;
wire \registerfile_MIPS|Mux42~5_combout ;
wire \registerfile_MIPS|Mux42~2_combout ;
wire \registerfile_MIPS|Mux42~3_combout ;
wire \registerfile_MIPS|Mux42~6_combout ;
wire \registerfile_MIPS|Mux42~0_combout ;
wire \registerfile_MIPS|Mux42~1_combout ;
wire \registerfile_MIPS|Mux42~9_combout ;
wire \registerfile_MIPS|Mux42~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a20 ;
wire \datamemory_MIPS|MemoryRam~21_q ;
wire \mux_out|X[20]~20_combout ;
wire \registerfile_MIPS|register[13][20]~q ;
wire \registerfile_MIPS|Mux43~17_combout ;
wire \registerfile_MIPS|Mux43~18_combout ;
wire \registerfile_MIPS|Mux43~10_combout ;
wire \registerfile_MIPS|Mux43~11_combout ;
wire \registerfile_MIPS|Mux43~12_combout ;
wire \registerfile_MIPS|Mux43~13_combout ;
wire \registerfile_MIPS|Mux43~14_combout ;
wire \registerfile_MIPS|Mux43~15_combout ;
wire \registerfile_MIPS|Mux43~16_combout ;
wire \registerfile_MIPS|Mux43~19_combout ;
wire \registerfile_MIPS|Mux43~0_combout ;
wire \registerfile_MIPS|Mux43~1_combout ;
wire \registerfile_MIPS|Mux43~4_combout ;
wire \registerfile_MIPS|Mux43~5_combout ;
wire \registerfile_MIPS|Mux43~2_combout ;
wire \registerfile_MIPS|Mux43~3_combout ;
wire \registerfile_MIPS|Mux43~6_combout ;
wire \registerfile_MIPS|Mux43~7_combout ;
wire \registerfile_MIPS|Mux43~8_combout ;
wire \registerfile_MIPS|Mux43~9_combout ;
wire \registerfile_MIPS|Mux43~20_combout ;
wire \register_B_2|out[20]~feeder_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a19 ;
wire \datamemory_MIPS|MemoryRam~20_q ;
wire \mux_out|X[19]~19_combout ;
wire \registerfile_MIPS|register[15][19]~q ;
wire \registerfile_MIPS|Mux44~17_combout ;
wire \registerfile_MIPS|Mux44~18_combout ;
wire \registerfile_MIPS|Mux44~12_combout ;
wire \registerfile_MIPS|Mux44~13_combout ;
wire \registerfile_MIPS|Mux44~14_combout ;
wire \registerfile_MIPS|Mux44~15_combout ;
wire \registerfile_MIPS|Mux44~16_combout ;
wire \registerfile_MIPS|Mux44~10_combout ;
wire \registerfile_MIPS|Mux44~11_combout ;
wire \registerfile_MIPS|Mux44~19_combout ;
wire \registerfile_MIPS|Mux44~4_combout ;
wire \registerfile_MIPS|Mux44~5_combout ;
wire \registerfile_MIPS|Mux44~2_combout ;
wire \registerfile_MIPS|Mux44~3_combout ;
wire \registerfile_MIPS|Mux44~6_combout ;
wire \registerfile_MIPS|Mux44~7_combout ;
wire \registerfile_MIPS|Mux44~8_combout ;
wire \registerfile_MIPS|Mux44~0_combout ;
wire \registerfile_MIPS|Mux44~1_combout ;
wire \registerfile_MIPS|Mux44~9_combout ;
wire \registerfile_MIPS|Mux44~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \datamemory_MIPS|MemoryRam~19_q ;
wire \mux_out|X[18]~18_combout ;
wire \registerfile_MIPS|register[20][18]~q ;
wire \registerfile_MIPS|Mux13~4_combout ;
wire \registerfile_MIPS|Mux13~5_combout ;
wire \registerfile_MIPS|Mux13~2_combout ;
wire \registerfile_MIPS|Mux13~3_combout ;
wire \registerfile_MIPS|Mux13~6_combout ;
wire \registerfile_MIPS|Mux13~7_combout ;
wire \registerfile_MIPS|Mux13~8_combout ;
wire \registerfile_MIPS|Mux13~0_combout ;
wire \registerfile_MIPS|Mux13~1_combout ;
wire \registerfile_MIPS|Mux13~9_combout ;
wire \registerfile_MIPS|Mux13~17_combout ;
wire \registerfile_MIPS|Mux13~18_combout ;
wire \registerfile_MIPS|Mux13~10_combout ;
wire \registerfile_MIPS|Mux13~11_combout ;
wire \registerfile_MIPS|Mux13~14_combout ;
wire \registerfile_MIPS|Mux13~15_combout ;
wire \registerfile_MIPS|Mux13~12_combout ;
wire \registerfile_MIPS|Mux13~13_combout ;
wire \registerfile_MIPS|Mux13~16_combout ;
wire \registerfile_MIPS|Mux13~19_combout ;
wire \registerfile_MIPS|Mux13~20_combout ;
wire \mux_Execute_2|X[18]~45_combout ;
wire \mux_Execute_2|X[18]~46_combout ;
wire \alu_MIPS|Add0~57_combout ;
wire \mux_Execute_2|X[18]~47_combout ;
wire \register_B_2|out[27]~feeder_combout ;
wire \registerfile_MIPS|register[21][28]~q ;
wire \registerfile_MIPS|register[17][28]~q ;
wire \registerfile_MIPS|Mux3~2_combout ;
wire \registerfile_MIPS|register[25][28]~q ;
wire \registerfile_MIPS|register[29][28]~q ;
wire \registerfile_MIPS|Mux3~3_combout ;
wire \registerfile_MIPS|register[20][28]~q ;
wire \registerfile_MIPS|register[16][28]~q ;
wire \registerfile_MIPS|register[24][28]~q ;
wire \registerfile_MIPS|Mux3~4_combout ;
wire \registerfile_MIPS|register[28][28]~q ;
wire \registerfile_MIPS|Mux3~5_combout ;
wire \registerfile_MIPS|Mux3~6_combout ;
wire \registerfile_MIPS|register[23][28]~q ;
wire \registerfile_MIPS|register[19][28]~q ;
wire \registerfile_MIPS|Mux3~7_combout ;
wire \registerfile_MIPS|register[27][28]~q ;
wire \registerfile_MIPS|register[31][28]~q ;
wire \registerfile_MIPS|Mux3~8_combout ;
wire \registerfile_MIPS|register[18][28]~q ;
wire \registerfile_MIPS|register[26][28]~q ;
wire \registerfile_MIPS|Mux3~0_combout ;
wire \registerfile_MIPS|register[22][28]~q ;
wire \registerfile_MIPS|register[30][28]~q ;
wire \registerfile_MIPS|Mux3~1_combout ;
wire \registerfile_MIPS|Mux3~9_combout ;
wire \registerfile_MIPS|register[4][28]~q ;
wire \registerfile_MIPS|register[6][28]~q ;
wire \registerfile_MIPS|Mux3~12_combout ;
wire \registerfile_MIPS|register[5][28]~q ;
wire \registerfile_MIPS|register[7][28]~q ;
wire \registerfile_MIPS|Mux3~13_combout ;
wire \registerfile_MIPS|register[2][28]~q ;
wire \registerfile_MIPS|register[3][28]~q ;
wire \registerfile_MIPS|register[0][28]~q ;
wire \registerfile_MIPS|register[1][28]~q ;
wire \registerfile_MIPS|Mux3~14_combout ;
wire \registerfile_MIPS|Mux3~15_combout ;
wire \registerfile_MIPS|Mux3~16_combout ;
wire \registerfile_MIPS|register[11][28]~q ;
wire \registerfile_MIPS|register[10][28]~q ;
wire \registerfile_MIPS|register[9][28]~q ;
wire \registerfile_MIPS|register[8][28]~q ;
wire \registerfile_MIPS|Mux3~10_combout ;
wire \registerfile_MIPS|Mux3~11_combout ;
wire \registerfile_MIPS|register[12][28]~q ;
wire \registerfile_MIPS|Mux3~17_combout ;
wire \registerfile_MIPS|register[15][28]~q ;
wire \registerfile_MIPS|register[13][28]~q ;
wire \registerfile_MIPS|Mux3~18_combout ;
wire \registerfile_MIPS|Mux3~19_combout ;
wire \registerfile_MIPS|Mux3~20_combout ;
wire \mux_Execute_2|X[28]~70_combout ;
wire \mux_Execute_2|X[28]~71_combout ;
wire \alu_MIPS|Add0~86_combout ;
wire \alu_MIPS|Add0~83_combout ;
wire \registerfile_MIPS|register[27][27]~q ;
wire \registerfile_MIPS|register[19][27]~q ;
wire \registerfile_MIPS|Mux4~7_combout ;
wire \registerfile_MIPS|register[23][27]~q ;
wire \registerfile_MIPS|register[31][27]~q ;
wire \registerfile_MIPS|Mux4~8_combout ;
wire \registerfile_MIPS|register[25][27]~q ;
wire \registerfile_MIPS|register[17][27]~q ;
wire \registerfile_MIPS|Mux4~0_combout ;
wire \registerfile_MIPS|register[21][27]~q ;
wire \registerfile_MIPS|register[29][27]~q ;
wire \registerfile_MIPS|Mux4~1_combout ;
wire \registerfile_MIPS|register[20][27]~q ;
wire \registerfile_MIPS|register[16][27]~q ;
wire \registerfile_MIPS|Mux4~4_combout ;
wire \registerfile_MIPS|register[28][27]~q ;
wire \registerfile_MIPS|register[24][27]~q ;
wire \registerfile_MIPS|Mux4~5_combout ;
wire \registerfile_MIPS|register[22][27]~q ;
wire \registerfile_MIPS|register[18][27]~q ;
wire \registerfile_MIPS|Mux4~2_combout ;
wire \registerfile_MIPS|register[30][27]~q ;
wire \registerfile_MIPS|register[26][27]~q ;
wire \registerfile_MIPS|Mux4~3_combout ;
wire \registerfile_MIPS|Mux4~6_combout ;
wire \registerfile_MIPS|Mux4~9_combout ;
wire \registerfile_MIPS|register[13][27]~q ;
wire \registerfile_MIPS|Mux4~17_combout ;
wire \registerfile_MIPS|register[14][27]~q ;
wire \registerfile_MIPS|register[15][27]~q ;
wire \registerfile_MIPS|Mux4~18_combout ;
wire \registerfile_MIPS|register[1][27]~q ;
wire \registerfile_MIPS|register[3][27]~q ;
wire \registerfile_MIPS|register[0][27]~q ;
wire \registerfile_MIPS|register[2][27]~q ;
wire \registerfile_MIPS|Mux4~14_combout ;
wire \registerfile_MIPS|Mux4~15_combout ;
wire \registerfile_MIPS|register[9][27]~q ;
wire \registerfile_MIPS|register[8][27]~q ;
wire \registerfile_MIPS|register[10][27]~q ;
wire \registerfile_MIPS|Mux4~12_combout ;
wire \registerfile_MIPS|register[11][27]~q ;
wire \registerfile_MIPS|Mux4~13_combout ;
wire \registerfile_MIPS|Mux4~16_combout ;
wire \registerfile_MIPS|register[5][27]~q ;
wire \registerfile_MIPS|register[4][27]~q ;
wire \registerfile_MIPS|Mux4~10_combout ;
wire \registerfile_MIPS|register[6][27]~q ;
wire \registerfile_MIPS|register[7][27]~q ;
wire \registerfile_MIPS|Mux4~11_combout ;
wire \registerfile_MIPS|Mux4~19_combout ;
wire \registerfile_MIPS|Mux4~20_combout ;
wire \alu_MIPS|Add0~82 ;
wire \alu_MIPS|Add0~85 ;
wire \alu_MIPS|Add0~87_combout ;
wire \mux_Execute_2|X[28]~72_combout ;
wire \datamemory_MIPS|MemoryRam~29_q ;
wire \registerfile_MIPS|register[17][31]~q ;
wire \registerfile_MIPS|register[25][31]~q ;
wire \registerfile_MIPS|Mux0~0_combout ;
wire \registerfile_MIPS|register[21][31]~q ;
wire \registerfile_MIPS|register[29][31]~q ;
wire \registerfile_MIPS|Mux0~1_combout ;
wire \registerfile_MIPS|register[27][31]~q ;
wire \registerfile_MIPS|register[19][31]~q ;
wire \registerfile_MIPS|Mux0~7_combout ;
wire \registerfile_MIPS|register[23][31]~q ;
wire \registerfile_MIPS|register[31][31]~q ;
wire \registerfile_MIPS|Mux0~8_combout ;
wire \registerfile_MIPS|register[24][31]~q ;
wire \registerfile_MIPS|register[28][31]~q ;
wire \registerfile_MIPS|register[16][31]~q ;
wire \registerfile_MIPS|register[20][31]~q ;
wire \registerfile_MIPS|Mux0~4_combout ;
wire \registerfile_MIPS|Mux0~5_combout ;
wire \registerfile_MIPS|register[22][31]~q ;
wire \registerfile_MIPS|register[18][31]~q ;
wire \registerfile_MIPS|Mux0~2_combout ;
wire \registerfile_MIPS|register[26][31]~q ;
wire \registerfile_MIPS|register[30][31]~q ;
wire \registerfile_MIPS|Mux0~3_combout ;
wire \registerfile_MIPS|Mux0~6_combout ;
wire \registerfile_MIPS|Mux0~9_combout ;
wire \registerfile_MIPS|register[7][31]~q ;
wire \registerfile_MIPS|register[6][31]~q ;
wire \registerfile_MIPS|register[4][31]~q ;
wire \registerfile_MIPS|register[5][31]~q ;
wire \registerfile_MIPS|Mux0~10_combout ;
wire \registerfile_MIPS|Mux0~11_combout ;
wire \registerfile_MIPS|register[15][31]~q ;
wire \registerfile_MIPS|register[12][31]~q ;
wire \registerfile_MIPS|register[13][31]~q ;
wire \registerfile_MIPS|Mux0~17_combout ;
wire \registerfile_MIPS|Mux0~18_combout ;
wire \registerfile_MIPS|register[9][31]~q ;
wire \registerfile_MIPS|register[11][31]~q ;
wire \registerfile_MIPS|register[10][31]~q ;
wire \registerfile_MIPS|register[8][31]~q ;
wire \registerfile_MIPS|Mux0~12_combout ;
wire \registerfile_MIPS|Mux0~13_combout ;
wire \registerfile_MIPS|register[0][31]~q ;
wire \registerfile_MIPS|register[2][31]~q ;
wire \registerfile_MIPS|Mux0~14_combout ;
wire \registerfile_MIPS|register[3][31]~q ;
wire \registerfile_MIPS|register[1][31]~q ;
wire \registerfile_MIPS|Mux0~15_combout ;
wire \registerfile_MIPS|Mux0~16_combout ;
wire \registerfile_MIPS|Mux0~19_combout ;
wire \registerfile_MIPS|Mux0~20_combout ;
wire \alu_MIPS|Add0~95_combout ;
wire \registerfile_MIPS|register[11][30]~q ;
wire \registerfile_MIPS|register[10][30]~q ;
wire \registerfile_MIPS|register[9][30]~q ;
wire \registerfile_MIPS|register[8][30]~q ;
wire \registerfile_MIPS|Mux1~10_combout ;
wire \registerfile_MIPS|Mux1~11_combout ;
wire \registerfile_MIPS|register[15][30]~q ;
wire \registerfile_MIPS|register[13][30]~q ;
wire \registerfile_MIPS|register[14][30]~q ;
wire \registerfile_MIPS|register[12][30]~q ;
wire \registerfile_MIPS|Mux1~17_combout ;
wire \registerfile_MIPS|Mux1~18_combout ;
wire \registerfile_MIPS|register[4][30]~q ;
wire \registerfile_MIPS|register[6][30]~q ;
wire \registerfile_MIPS|Mux1~12_combout ;
wire \registerfile_MIPS|register[7][30]~q ;
wire \registerfile_MIPS|register[5][30]~q ;
wire \registerfile_MIPS|Mux1~13_combout ;
wire \registerfile_MIPS|register[2][30]~q ;
wire \registerfile_MIPS|register[3][30]~q ;
wire \registerfile_MIPS|register[0][30]~q ;
wire \registerfile_MIPS|register[1][30]~q ;
wire \registerfile_MIPS|Mux1~14_combout ;
wire \registerfile_MIPS|Mux1~15_combout ;
wire \registerfile_MIPS|Mux1~16_combout ;
wire \registerfile_MIPS|Mux1~19_combout ;
wire \registerfile_MIPS|register[17][30]~q ;
wire \registerfile_MIPS|register[21][30]~q ;
wire \registerfile_MIPS|Mux1~2_combout ;
wire \registerfile_MIPS|register[29][30]~q ;
wire \registerfile_MIPS|register[25][30]~q ;
wire \registerfile_MIPS|Mux1~3_combout ;
wire \registerfile_MIPS|register[24][30]~q ;
wire \registerfile_MIPS|Mux1~4_combout ;
wire \registerfile_MIPS|register[20][30]~q ;
wire \registerfile_MIPS|register[28][30]~q ;
wire \registerfile_MIPS|Mux1~5_combout ;
wire \registerfile_MIPS|Mux1~6_combout ;
wire \registerfile_MIPS|register[26][30]~q ;
wire \registerfile_MIPS|register[18][30]~q ;
wire \registerfile_MIPS|Mux1~0_combout ;
wire \registerfile_MIPS|register[22][30]~q ;
wire \registerfile_MIPS|register[30][30]~q ;
wire \registerfile_MIPS|Mux1~1_combout ;
wire \registerfile_MIPS|register[19][30]~q ;
wire \registerfile_MIPS|register[23][30]~q ;
wire \registerfile_MIPS|Mux1~7_combout ;
wire \registerfile_MIPS|register[31][30]~q ;
wire \registerfile_MIPS|register[27][30]~q ;
wire \registerfile_MIPS|Mux1~8_combout ;
wire \registerfile_MIPS|Mux1~9_combout ;
wire \registerfile_MIPS|Mux1~20_combout ;
wire \alu_MIPS|Add0~92_combout ;
wire \alu_MIPS|Add0~89_combout ;
wire \registerfile_MIPS|register[4][29]~q ;
wire \registerfile_MIPS|register[5][29]~q ;
wire \registerfile_MIPS|Mux2~10_combout ;
wire \registerfile_MIPS|register[7][29]~q ;
wire \registerfile_MIPS|register[6][29]~q ;
wire \registerfile_MIPS|Mux2~11_combout ;
wire \registerfile_MIPS|register[2][29]~q ;
wire \registerfile_MIPS|Mux2~14_combout ;
wire \registerfile_MIPS|register[3][29]~q ;
wire \registerfile_MIPS|register[1][29]~q ;
wire \registerfile_MIPS|Mux2~15_combout ;
wire \registerfile_MIPS|register[10][29]~q ;
wire \registerfile_MIPS|register[8][29]~q ;
wire \registerfile_MIPS|Mux2~12_combout ;
wire \registerfile_MIPS|register[11][29]~q ;
wire \registerfile_MIPS|register[9][29]~q ;
wire \registerfile_MIPS|Mux2~13_combout ;
wire \registerfile_MIPS|Mux2~16_combout ;
wire \registerfile_MIPS|register[15][29]~q ;
wire \registerfile_MIPS|register[14][29]~q ;
wire \registerfile_MIPS|register[12][29]~q ;
wire \registerfile_MIPS|register[13][29]~q ;
wire \registerfile_MIPS|Mux2~17_combout ;
wire \registerfile_MIPS|Mux2~18_combout ;
wire \registerfile_MIPS|Mux2~19_combout ;
wire \registerfile_MIPS|register[17][29]~q ;
wire \registerfile_MIPS|register[25][29]~q ;
wire \registerfile_MIPS|Mux2~0_combout ;
wire \registerfile_MIPS|register[21][29]~q ;
wire \registerfile_MIPS|register[29][29]~q ;
wire \registerfile_MIPS|Mux2~1_combout ;
wire \registerfile_MIPS|register[20][29]~q ;
wire \registerfile_MIPS|register[16][29]~q ;
wire \registerfile_MIPS|Mux2~4_combout ;
wire \registerfile_MIPS|register[28][29]~q ;
wire \registerfile_MIPS|register[24][29]~q ;
wire \registerfile_MIPS|Mux2~5_combout ;
wire \registerfile_MIPS|register[22][29]~q ;
wire \registerfile_MIPS|register[18][29]~q ;
wire \registerfile_MIPS|Mux2~2_combout ;
wire \registerfile_MIPS|register[30][29]~q ;
wire \registerfile_MIPS|register[26][29]~q ;
wire \registerfile_MIPS|Mux2~3_combout ;
wire \registerfile_MIPS|Mux2~6_combout ;
wire \registerfile_MIPS|register[19][29]~q ;
wire \registerfile_MIPS|register[27][29]~q ;
wire \registerfile_MIPS|Mux2~7_combout ;
wire \registerfile_MIPS|register[23][29]~q ;
wire \registerfile_MIPS|register[31][29]~q ;
wire \registerfile_MIPS|Mux2~8_combout ;
wire \registerfile_MIPS|Mux2~9_combout ;
wire \registerfile_MIPS|Mux2~20_combout ;
wire \alu_MIPS|Add0~88 ;
wire \alu_MIPS|Add0~91 ;
wire \alu_MIPS|Add0~94 ;
wire \alu_MIPS|Add0~96_combout ;
wire \mux_Execute_2|X[31]~78_combout ;
wire \mux_Execute_1|X[31]~15_combout ;
wire \mux_Execute_2|X[31]~79_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a31 ;
wire \datamemory_MIPS|MemoryRam~32_q ;
wire \mux_out|X[31]~31_combout ;
wire \registerfile_MIPS|register[14][31]~q ;
wire \registerfile_MIPS|Mux32~17_combout ;
wire \registerfile_MIPS|Mux32~18_combout ;
wire \registerfile_MIPS|Mux32~12_combout ;
wire \registerfile_MIPS|Mux32~13_combout ;
wire \registerfile_MIPS|Mux32~14_combout ;
wire \registerfile_MIPS|Mux32~15_combout ;
wire \registerfile_MIPS|Mux32~16_combout ;
wire \registerfile_MIPS|Mux32~10_combout ;
wire \registerfile_MIPS|Mux32~11_combout ;
wire \registerfile_MIPS|Mux32~19_combout ;
wire \registerfile_MIPS|Mux32~0_combout ;
wire \registerfile_MIPS|Mux32~1_combout ;
wire \registerfile_MIPS|Mux32~7_combout ;
wire \registerfile_MIPS|Mux32~8_combout ;
wire \registerfile_MIPS|Mux32~2_combout ;
wire \registerfile_MIPS|Mux32~3_combout ;
wire \registerfile_MIPS|Mux32~4_combout ;
wire \registerfile_MIPS|Mux32~5_combout ;
wire \registerfile_MIPS|Mux32~6_combout ;
wire \registerfile_MIPS|Mux32~9_combout ;
wire \registerfile_MIPS|Mux32~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a30 ;
wire \datamemory_MIPS|MemoryRam~31_q ;
wire \mux_Execute_2|X[30]~75_combout ;
wire \mux_Execute_2|X[30]~76_combout ;
wire \alu_MIPS|Add0~93_combout ;
wire \mux_Execute_2|X[30]~77_combout ;
wire \mux_out|X[30]~30_combout ;
wire \registerfile_MIPS|register[16][30]~q ;
wire \registerfile_MIPS|Mux33~4_combout ;
wire \registerfile_MIPS|Mux33~5_combout ;
wire \registerfile_MIPS|Mux33~2_combout ;
wire \registerfile_MIPS|Mux33~3_combout ;
wire \registerfile_MIPS|Mux33~6_combout ;
wire \registerfile_MIPS|Mux33~7_combout ;
wire \registerfile_MIPS|Mux33~8_combout ;
wire \registerfile_MIPS|Mux33~0_combout ;
wire \registerfile_MIPS|Mux33~1_combout ;
wire \registerfile_MIPS|Mux33~9_combout ;
wire \registerfile_MIPS|Mux33~17_combout ;
wire \registerfile_MIPS|Mux33~18_combout ;
wire \registerfile_MIPS|Mux33~10_combout ;
wire \registerfile_MIPS|Mux33~11_combout ;
wire \registerfile_MIPS|Mux33~14_combout ;
wire \registerfile_MIPS|Mux33~15_combout ;
wire \registerfile_MIPS|Mux33~12_combout ;
wire \registerfile_MIPS|Mux33~13_combout ;
wire \registerfile_MIPS|Mux33~16_combout ;
wire \registerfile_MIPS|Mux33~19_combout ;
wire \registerfile_MIPS|Mux33~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a29 ;
wire \datamemory_MIPS|MemoryRam~30_q ;
wire \alu_MIPS|Add0~90_combout ;
wire \mux_Execute_2|X[29]~73_combout ;
wire \mux_Execute_1|X[29]~14_combout ;
wire \mux_Execute_2|X[29]~74_combout ;
wire \mux_out|X[29]~29_combout ;
wire \registerfile_MIPS|register[0][29]~q ;
wire \registerfile_MIPS|Mux34~14_combout ;
wire \registerfile_MIPS|Mux34~15_combout ;
wire \registerfile_MIPS|Mux34~12_combout ;
wire \registerfile_MIPS|Mux34~13_combout ;
wire \registerfile_MIPS|Mux34~16_combout ;
wire \registerfile_MIPS|Mux34~17_combout ;
wire \registerfile_MIPS|Mux34~18_combout ;
wire \registerfile_MIPS|Mux34~10_combout ;
wire \registerfile_MIPS|Mux34~11_combout ;
wire \registerfile_MIPS|Mux34~19_combout ;
wire \registerfile_MIPS|Mux34~0_combout ;
wire \registerfile_MIPS|Mux34~1_combout ;
wire \registerfile_MIPS|Mux34~2_combout ;
wire \registerfile_MIPS|Mux34~3_combout ;
wire \registerfile_MIPS|Mux34~4_combout ;
wire \registerfile_MIPS|Mux34~5_combout ;
wire \registerfile_MIPS|Mux34~6_combout ;
wire \registerfile_MIPS|Mux34~7_combout ;
wire \registerfile_MIPS|Mux34~8_combout ;
wire \registerfile_MIPS|Mux34~9_combout ;
wire \registerfile_MIPS|Mux34~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a28 ;
wire \mux_out|X[28]~28_combout ;
wire \registerfile_MIPS|register[14][28]~q ;
wire \registerfile_MIPS|Mux35~17_combout ;
wire \registerfile_MIPS|Mux35~18_combout ;
wire \registerfile_MIPS|Mux35~12_combout ;
wire \registerfile_MIPS|Mux35~13_combout ;
wire \registerfile_MIPS|Mux35~14_combout ;
wire \registerfile_MIPS|Mux35~15_combout ;
wire \registerfile_MIPS|Mux35~16_combout ;
wire \registerfile_MIPS|Mux35~10_combout ;
wire \registerfile_MIPS|Mux35~11_combout ;
wire \registerfile_MIPS|Mux35~19_combout ;
wire \registerfile_MIPS|Mux35~2_combout ;
wire \registerfile_MIPS|Mux35~3_combout ;
wire \registerfile_MIPS|Mux35~4_combout ;
wire \registerfile_MIPS|Mux35~5_combout ;
wire \registerfile_MIPS|Mux35~6_combout ;
wire \registerfile_MIPS|Mux35~0_combout ;
wire \registerfile_MIPS|Mux35~1_combout ;
wire \registerfile_MIPS|Mux35~7_combout ;
wire \registerfile_MIPS|Mux35~8_combout ;
wire \registerfile_MIPS|Mux35~9_combout ;
wire \registerfile_MIPS|Mux35~20_combout ;
wire \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \datamemory_MIPS|MemoryRam~28_q ;
wire \mux_out|X[27]~27_combout ;
wire \registerfile_MIPS|register[12][27]~q ;
wire \registerfile_MIPS|Mux36~17_combout ;
wire \registerfile_MIPS|Mux36~18_combout ;
wire \registerfile_MIPS|Mux36~14_combout ;
wire \registerfile_MIPS|Mux36~15_combout ;
wire \registerfile_MIPS|Mux36~12_combout ;
wire \registerfile_MIPS|Mux36~13_combout ;
wire \registerfile_MIPS|Mux36~16_combout ;
wire \registerfile_MIPS|Mux36~10_combout ;
wire \registerfile_MIPS|Mux36~11_combout ;
wire \registerfile_MIPS|Mux36~19_combout ;
wire \registerfile_MIPS|Mux36~0_combout ;
wire \registerfile_MIPS|Mux36~1_combout ;
wire \registerfile_MIPS|Mux36~4_combout ;
wire \registerfile_MIPS|Mux36~5_combout ;
wire \registerfile_MIPS|Mux36~2_combout ;
wire \registerfile_MIPS|Mux36~3_combout ;
wire \registerfile_MIPS|Mux36~6_combout ;
wire \registerfile_MIPS|Mux36~7_combout ;
wire \registerfile_MIPS|Mux36~8_combout ;
wire \registerfile_MIPS|Mux36~9_combout ;
wire \registerfile_MIPS|Mux36~20_combout ;
wire \mux_Execute_1|X[27]~13_combout ;
wire \alu_MIPS|Add0~84_combout ;
wire \mux_Execute_2|X[27]~68_combout ;
wire \mux_Execute_2|X[27]~69_combout ;
wire [4:0] \PLLGenerator|altpll_component|auto_generated|wire_pll1_clk ;
wire [32:0] \multiplicador_MIPS|ACC0|Saidas ;
wire [31:0] \register_B_2|out ;
wire [9:0] \pc_MIPS|Saida ;
wire [31:0] \register_D_1|out ;
wire [5:0] \multiplicador_MIPS|COUNT0|n ;
wire [31:0] \register_CTRL_2|out ;
wire [31:0] \register_CTRL_3|out ;
wire [31:0] \register_D_2|out ;
wire [31:0] output_datamemory;
wire [31:0] \register_IMM|out ;
wire [31:0] \register_CTRL_1|out ;
wire [31:0] \register_B_1|out ;
wire [31:0] \register_A|out ;
wire [31:0] instruction;
wire [31:0] output_register_D_1;
wire [31:0] output_register_ctrl_1;
wire [31:0] output_register_B_1;
wire [31:0] output_register_A;
wire [31:0] output_mult;

wire [4:0] \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [8:0] \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [8:0] \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [8:0] \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [8:0] \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;

assign CLK_MUL = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [0];
assign CLK_SYS = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLLGenerator|altpll_component|auto_generated|wire_pll1_clk [2] = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLLGenerator|altpll_component|auto_generated|wire_pll1_clk [3] = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLLGenerator|altpll_component|auto_generated|wire_pll1_clk [4] = \PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0~portadataout  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a1  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a2  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a3  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a4  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a5  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a6  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a7  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a8  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9~portadataout  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a10  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a11  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a12  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a13  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a14  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a15  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a16  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a17  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18~portadataout  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a19  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a20  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a21  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a22  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a23  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a24  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a25  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a26  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];

assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27~portadataout  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a28  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a29  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [2];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a30  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [3];
assign \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a31  = \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [4];

assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3~portadataout  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a4  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a5  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a6  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a7  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a8  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a9  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a10  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a11  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];

assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0~portadataout  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a1  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a2  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a26  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a27  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a28  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a29  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a30  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a31  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12~portadataout  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a13  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a14  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a15  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a16  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a17  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a18  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a19  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a20  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];

assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21~portadataout  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a22  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a23  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [2];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a24  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [3];
assign \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a25  = \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [4];

// Location: IOOBUF_X117_Y66_N9
cycloneiv_io_obuf \cs~output (
	.i(\ADDRDecoding_MIPS|CS~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cs),
	.obar());
// synopsys translate_off
defparam \cs~output .bus_hold = "false";
defparam \cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y67_N9
cycloneiv_io_obuf \wr_rd~output (
	.i(\register_CTRL_2|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_rd),
	.obar());
// synopsys translate_off
defparam \wr_rd~output .bus_hold = "false";
defparam \wr_rd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y62_N9
cycloneiv_io_obuf \ADDR[0]~output (
	.i(output_register_D_1[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[0]),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y69_N9
cycloneiv_io_obuf \ADDR[1]~output (
	.i(output_register_D_1[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[1]),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y62_N2
cycloneiv_io_obuf \ADDR[2]~output (
	.i(output_register_D_1[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[2]),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N9
cycloneiv_io_obuf \ADDR[3]~output (
	.i(output_register_D_1[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[3]),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y64_N2
cycloneiv_io_obuf \ADDR[4]~output (
	.i(output_register_D_1[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[4]),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N2
cycloneiv_io_obuf \ADDR[5]~output (
	.i(output_register_D_1[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[5]),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N9
cycloneiv_io_obuf \ADDR[6]~output (
	.i(output_register_D_1[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[6]),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y67_N2
cycloneiv_io_obuf \ADDR[7]~output (
	.i(output_register_D_1[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[7]),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y66_N2
cycloneiv_io_obuf \ADDR[8]~output (
	.i(output_register_D_1[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[8]),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y69_N2
cycloneiv_io_obuf \ADDR[9]~output (
	.i(output_register_D_1[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[9]),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y81_N9
cycloneiv_io_obuf \ADDR[10]~output (
	.i(output_register_D_1[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[10]),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N2
cycloneiv_io_obuf \ADDR[11]~output (
	.i(output_register_D_1[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[11]),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y68_N2
cycloneiv_io_obuf \ADDR[12]~output (
	.i(output_register_D_1[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[12]),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N9
cycloneiv_io_obuf \ADDR[13]~output (
	.i(output_register_D_1[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[13]),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N2
cycloneiv_io_obuf \ADDR[14]~output (
	.i(output_register_D_1[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[14]),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N9
cycloneiv_io_obuf \ADDR[15]~output (
	.i(output_register_D_1[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[15]),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y48_N2
cycloneiv_io_obuf \ADDR[16]~output (
	.i(output_register_D_1[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[16]),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N9
cycloneiv_io_obuf \ADDR[17]~output (
	.i(output_register_D_1[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[17]),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X101_Y91_N9
cycloneiv_io_obuf \ADDR[18]~output (
	.i(output_register_D_1[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[18]),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N2
cycloneiv_io_obuf \ADDR[19]~output (
	.i(output_register_D_1[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[19]),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N9
cycloneiv_io_obuf \ADDR[20]~output (
	.i(output_register_D_1[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[20]),
	.obar());
// synopsys translate_off
defparam \ADDR[20]~output .bus_hold = "false";
defparam \ADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y42_N2
cycloneiv_io_obuf \ADDR[21]~output (
	.i(output_register_D_1[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[21]),
	.obar());
// synopsys translate_off
defparam \ADDR[21]~output .bus_hold = "false";
defparam \ADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X101_Y91_N2
cycloneiv_io_obuf \ADDR[22]~output (
	.i(output_register_D_1[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[22]),
	.obar());
// synopsys translate_off
defparam \ADDR[22]~output .bus_hold = "false";
defparam \ADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N9
cycloneiv_io_obuf \ADDR[23]~output (
	.i(output_register_D_1[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[23]),
	.obar());
// synopsys translate_off
defparam \ADDR[23]~output .bus_hold = "false";
defparam \ADDR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N9
cycloneiv_io_obuf \ADDR[24]~output (
	.i(output_register_D_1[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[24]),
	.obar());
// synopsys translate_off
defparam \ADDR[24]~output .bus_hold = "false";
defparam \ADDR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N16
cycloneiv_io_obuf \ADDR[25]~output (
	.i(output_register_D_1[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[25]),
	.obar());
// synopsys translate_off
defparam \ADDR[25]~output .bus_hold = "false";
defparam \ADDR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y91_N9
cycloneiv_io_obuf \ADDR[26]~output (
	.i(output_register_D_1[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[26]),
	.obar());
// synopsys translate_off
defparam \ADDR[26]~output .bus_hold = "false";
defparam \ADDR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N9
cycloneiv_io_obuf \ADDR[27]~output (
	.i(output_register_D_1[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[27]),
	.obar());
// synopsys translate_off
defparam \ADDR[27]~output .bus_hold = "false";
defparam \ADDR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y76_N2
cycloneiv_io_obuf \ADDR[28]~output (
	.i(output_register_D_1[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[28]),
	.obar());
// synopsys translate_off
defparam \ADDR[28]~output .bus_hold = "false";
defparam \ADDR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N16
cycloneiv_io_obuf \ADDR[29]~output (
	.i(output_register_D_1[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[29]),
	.obar());
// synopsys translate_off
defparam \ADDR[29]~output .bus_hold = "false";
defparam \ADDR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y73_N9
cycloneiv_io_obuf \ADDR[30]~output (
	.i(output_register_D_1[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[30]),
	.obar());
// synopsys translate_off
defparam \ADDR[30]~output .bus_hold = "false";
defparam \ADDR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N9
cycloneiv_io_obuf \ADDR[31]~output (
	.i(output_register_D_1[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[31]),
	.obar());
// synopsys translate_off
defparam \ADDR[31]~output .bus_hold = "false";
defparam \ADDR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N2
cycloneiv_io_obuf \Data_BUS_WRITE[0]~output (
	.i(\register_B_2|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[0]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[0]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y64_N9
cycloneiv_io_obuf \Data_BUS_WRITE[1]~output (
	.i(\register_B_2|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[1]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[1]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N2
cycloneiv_io_obuf \Data_BUS_WRITE[2]~output (
	.i(\register_B_2|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[2]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[2]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y50_N9
cycloneiv_io_obuf \Data_BUS_WRITE[3]~output (
	.i(\register_B_2|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[3]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[3]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N2
cycloneiv_io_obuf \Data_BUS_WRITE[4]~output (
	.i(\register_B_2|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[4]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[4]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N2
cycloneiv_io_obuf \Data_BUS_WRITE[5]~output (
	.i(\register_B_2|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[5]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[5]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N2
cycloneiv_io_obuf \Data_BUS_WRITE[6]~output (
	.i(\register_B_2|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[6]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[6]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y72_N9
cycloneiv_io_obuf \Data_BUS_WRITE[7]~output (
	.i(\register_B_2|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[7]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[7]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N16
cycloneiv_io_obuf \Data_BUS_WRITE[8]~output (
	.i(\register_B_2|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[8]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[8]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N9
cycloneiv_io_obuf \Data_BUS_WRITE[9]~output (
	.i(\register_B_2|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[9]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[9]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N9
cycloneiv_io_obuf \Data_BUS_WRITE[10]~output (
	.i(\register_B_2|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[10]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[10]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y70_N9
cycloneiv_io_obuf \Data_BUS_WRITE[11]~output (
	.i(\register_B_2|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[11]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[11]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N9
cycloneiv_io_obuf \Data_BUS_WRITE[12]~output (
	.i(\register_B_2|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[12]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[12]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N9
cycloneiv_io_obuf \Data_BUS_WRITE[13]~output (
	.i(\register_B_2|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[13]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[13]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N2
cycloneiv_io_obuf \Data_BUS_WRITE[14]~output (
	.i(\register_B_2|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[14]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[14]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y72_N2
cycloneiv_io_obuf \Data_BUS_WRITE[15]~output (
	.i(\register_B_2|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[15]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[15]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N23
cycloneiv_io_obuf \Data_BUS_WRITE[16]~output (
	.i(\register_B_2|out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[16]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[16]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N2
cycloneiv_io_obuf \Data_BUS_WRITE[17]~output (
	.i(\register_B_2|out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[17]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[17]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N2
cycloneiv_io_obuf \Data_BUS_WRITE[18]~output (
	.i(\register_B_2|out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[18]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[18]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y50_N2
cycloneiv_io_obuf \Data_BUS_WRITE[19]~output (
	.i(\register_B_2|out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[19]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[19]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y79_N2
cycloneiv_io_obuf \Data_BUS_WRITE[20]~output (
	.i(\register_B_2|out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[20]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[20]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N2
cycloneiv_io_obuf \Data_BUS_WRITE[21]~output (
	.i(\register_B_2|out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[21]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[21]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N2
cycloneiv_io_obuf \Data_BUS_WRITE[22]~output (
	.i(\register_B_2|out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[22]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[22]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N2
cycloneiv_io_obuf \Data_BUS_WRITE[23]~output (
	.i(\register_B_2|out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[23]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[23]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y91_N2
cycloneiv_io_obuf \Data_BUS_WRITE[24]~output (
	.i(\register_B_2|out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[24]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[24]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N23
cycloneiv_io_obuf \Data_BUS_WRITE[25]~output (
	.i(\register_B_2|out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[25]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[25]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N2
cycloneiv_io_obuf \Data_BUS_WRITE[26]~output (
	.i(\register_B_2|out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[26]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[26]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N2
cycloneiv_io_obuf \Data_BUS_WRITE[27]~output (
	.i(\register_B_2|out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[27]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[27]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N9
cycloneiv_io_obuf \Data_BUS_WRITE[28]~output (
	.i(\register_B_2|out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[28]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[28]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y77_N9
cycloneiv_io_obuf \Data_BUS_WRITE[29]~output (
	.i(\register_B_2|out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[29]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[29]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N23
cycloneiv_io_obuf \Data_BUS_WRITE[30]~output (
	.i(\register_B_2|out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[30]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[30]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N2
cycloneiv_io_obuf \Data_BUS_WRITE[31]~output (
	.i(\register_B_2|out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Data_BUS_WRITE[31]),
	.obar());
// synopsys translate_off
defparam \Data_BUS_WRITE[31]~output .bus_hold = "false";
defparam \Data_BUS_WRITE[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N9
cycloneiv_io_obuf \WriteBack[0]~output (
	.i(\mux_out|X[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[0]),
	.obar());
// synopsys translate_off
defparam \WriteBack[0]~output .bus_hold = "false";
defparam \WriteBack[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N2
cycloneiv_io_obuf \WriteBack[1]~output (
	.i(\mux_out|X[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[1]),
	.obar());
// synopsys translate_off
defparam \WriteBack[1]~output .bus_hold = "false";
defparam \WriteBack[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N2
cycloneiv_io_obuf \WriteBack[2]~output (
	.i(\mux_out|X[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[2]),
	.obar());
// synopsys translate_off
defparam \WriteBack[2]~output .bus_hold = "false";
defparam \WriteBack[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N9
cycloneiv_io_obuf \WriteBack[3]~output (
	.i(\mux_out|X[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[3]),
	.obar());
// synopsys translate_off
defparam \WriteBack[3]~output .bus_hold = "false";
defparam \WriteBack[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N9
cycloneiv_io_obuf \WriteBack[4]~output (
	.i(\mux_out|X[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[4]),
	.obar());
// synopsys translate_off
defparam \WriteBack[4]~output .bus_hold = "false";
defparam \WriteBack[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N2
cycloneiv_io_obuf \WriteBack[5]~output (
	.i(\mux_out|X[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[5]),
	.obar());
// synopsys translate_off
defparam \WriteBack[5]~output .bus_hold = "false";
defparam \WriteBack[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y52_N9
cycloneiv_io_obuf \WriteBack[6]~output (
	.i(\mux_out|X[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[6]),
	.obar());
// synopsys translate_off
defparam \WriteBack[6]~output .bus_hold = "false";
defparam \WriteBack[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N2
cycloneiv_io_obuf \WriteBack[7]~output (
	.i(\mux_out|X[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[7]),
	.obar());
// synopsys translate_off
defparam \WriteBack[7]~output .bus_hold = "false";
defparam \WriteBack[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N9
cycloneiv_io_obuf \WriteBack[8]~output (
	.i(\mux_out|X[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[8]),
	.obar());
// synopsys translate_off
defparam \WriteBack[8]~output .bus_hold = "false";
defparam \WriteBack[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N16
cycloneiv_io_obuf \WriteBack[9]~output (
	.i(\mux_out|X[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[9]),
	.obar());
// synopsys translate_off
defparam \WriteBack[9]~output .bus_hold = "false";
defparam \WriteBack[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y76_N9
cycloneiv_io_obuf \WriteBack[10]~output (
	.i(\mux_out|X[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[10]),
	.obar());
// synopsys translate_off
defparam \WriteBack[10]~output .bus_hold = "false";
defparam \WriteBack[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y78_N2
cycloneiv_io_obuf \WriteBack[11]~output (
	.i(\mux_out|X[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[11]),
	.obar());
// synopsys translate_off
defparam \WriteBack[11]~output .bus_hold = "false";
defparam \WriteBack[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N9
cycloneiv_io_obuf \WriteBack[12]~output (
	.i(\mux_out|X[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[12]),
	.obar());
// synopsys translate_off
defparam \WriteBack[12]~output .bus_hold = "false";
defparam \WriteBack[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N16
cycloneiv_io_obuf \WriteBack[13]~output (
	.i(\mux_out|X[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[13]),
	.obar());
// synopsys translate_off
defparam \WriteBack[13]~output .bus_hold = "false";
defparam \WriteBack[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N9
cycloneiv_io_obuf \WriteBack[14]~output (
	.i(\mux_out|X[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[14]),
	.obar());
// synopsys translate_off
defparam \WriteBack[14]~output .bus_hold = "false";
defparam \WriteBack[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \WriteBack[15]~output (
	.i(\mux_out|X[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[15]),
	.obar());
// synopsys translate_off
defparam \WriteBack[15]~output .bus_hold = "false";
defparam \WriteBack[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N9
cycloneiv_io_obuf \WriteBack[16]~output (
	.i(\mux_out|X[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[16]),
	.obar());
// synopsys translate_off
defparam \WriteBack[16]~output .bus_hold = "false";
defparam \WriteBack[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N2
cycloneiv_io_obuf \WriteBack[17]~output (
	.i(\mux_out|X[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[17]),
	.obar());
// synopsys translate_off
defparam \WriteBack[17]~output .bus_hold = "false";
defparam \WriteBack[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y51_N2
cycloneiv_io_obuf \WriteBack[18]~output (
	.i(\mux_out|X[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[18]),
	.obar());
// synopsys translate_off
defparam \WriteBack[18]~output .bus_hold = "false";
defparam \WriteBack[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N9
cycloneiv_io_obuf \WriteBack[19]~output (
	.i(\mux_out|X[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[19]),
	.obar());
// synopsys translate_off
defparam \WriteBack[19]~output .bus_hold = "false";
defparam \WriteBack[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y70_N2
cycloneiv_io_obuf \WriteBack[20]~output (
	.i(\mux_out|X[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[20]),
	.obar());
// synopsys translate_off
defparam \WriteBack[20]~output .bus_hold = "false";
defparam \WriteBack[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N2
cycloneiv_io_obuf \WriteBack[21]~output (
	.i(\mux_out|X[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[21]),
	.obar());
// synopsys translate_off
defparam \WriteBack[21]~output .bus_hold = "false";
defparam \WriteBack[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y73_N2
cycloneiv_io_obuf \WriteBack[22]~output (
	.i(\mux_out|X[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[22]),
	.obar());
// synopsys translate_off
defparam \WriteBack[22]~output .bus_hold = "false";
defparam \WriteBack[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N16
cycloneiv_io_obuf \WriteBack[23]~output (
	.i(\mux_out|X[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[23]),
	.obar());
// synopsys translate_off
defparam \WriteBack[23]~output .bus_hold = "false";
defparam \WriteBack[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N9
cycloneiv_io_obuf \WriteBack[24]~output (
	.i(\mux_out|X[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[24]),
	.obar());
// synopsys translate_off
defparam \WriteBack[24]~output .bus_hold = "false";
defparam \WriteBack[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N16
cycloneiv_io_obuf \WriteBack[25]~output (
	.i(\mux_out|X[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[25]),
	.obar());
// synopsys translate_off
defparam \WriteBack[25]~output .bus_hold = "false";
defparam \WriteBack[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N9
cycloneiv_io_obuf \WriteBack[26]~output (
	.i(\mux_out|X[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[26]),
	.obar());
// synopsys translate_off
defparam \WriteBack[26]~output .bus_hold = "false";
defparam \WriteBack[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y52_N2
cycloneiv_io_obuf \WriteBack[27]~output (
	.i(\mux_out|X[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[27]),
	.obar());
// synopsys translate_off
defparam \WriteBack[27]~output .bus_hold = "false";
defparam \WriteBack[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N16
cycloneiv_io_obuf \WriteBack[28]~output (
	.i(\mux_out|X[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[28]),
	.obar());
// synopsys translate_off
defparam \WriteBack[28]~output .bus_hold = "false";
defparam \WriteBack[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \WriteBack[29]~output (
	.i(\mux_out|X[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[29]),
	.obar());
// synopsys translate_off
defparam \WriteBack[29]~output .bus_hold = "false";
defparam \WriteBack[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N23
cycloneiv_io_obuf \WriteBack[30]~output (
	.i(\mux_out|X[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[30]),
	.obar());
// synopsys translate_off
defparam \WriteBack[30]~output .bus_hold = "false";
defparam \WriteBack[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y79_N9
cycloneiv_io_obuf \WriteBack[31]~output (
	.i(\mux_out|X[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteBack[31]),
	.obar());
// synopsys translate_off
defparam \WriteBack[31]~output .bus_hold = "false";
defparam \WriteBack[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneiv_io_ibuf \resetclk~input (
	.i(resetclk),
	.ibar(gnd),
	.o(\resetclk~input_o ));
// synopsys translate_off
defparam \resetclk~input .bus_hold = "false";
defparam \resetclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneiv_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneiv_pll \PLLGenerator|altpll_component|auto_generated|pll1 (
	.areset(\resetclk~input_o ),
	.pfdena(vcc),
	.fbin(\PLLGenerator|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLLGenerator|altpll_component|auto_generated|wire_pll1_fbout ),
	.icdrclk(),
	.fref(),
	.clk(\PLLGenerator|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_high = 4;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_low = 4;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_high = 136;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_low = 136;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_divide_by = 34;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .dpa_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .dpa_divider = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .dpa_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .feedback_external_loop_divider = "false";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .feedback_source = -1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .m = 8;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .pll_type = "mpll";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_center = 1250;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_min = 1250;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 156;
defparam \PLLGenerator|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \CLK_SYS~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,CLK_SYS}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_SYS~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_SYS~clkctrl .clock_type = "global clock";
defparam \CLK_SYS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X80_Y58_N8
cycloneiv_lcell_comb \pc_MIPS|Saida[0]~27 (
// Equation(s):
// \pc_MIPS|Saida[0]~27_combout  = !\pc_MIPS|Saida [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc_MIPS|Saida [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_MIPS|Saida[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pc_MIPS|Saida[0]~27 .lut_mask = 16'h0F0F;
defparam \pc_MIPS|Saida[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G26
cycloneiv_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X80_Y58_N9
dffeas \pc_MIPS|Saida[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[0]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[0] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N10
cycloneiv_lcell_comb \pc_MIPS|Saida[1]~9 (
// Equation(s):
// \pc_MIPS|Saida[1]~9_combout  = (\pc_MIPS|Saida [1] & (\pc_MIPS|Saida [0] $ (VCC))) # (!\pc_MIPS|Saida [1] & (\pc_MIPS|Saida [0] & VCC))
// \pc_MIPS|Saida[1]~10  = CARRY((\pc_MIPS|Saida [1] & \pc_MIPS|Saida [0]))

	.dataa(\pc_MIPS|Saida [1]),
	.datab(\pc_MIPS|Saida [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc_MIPS|Saida[1]~9_combout ),
	.cout(\pc_MIPS|Saida[1]~10 ));
// synopsys translate_off
defparam \pc_MIPS|Saida[1]~9 .lut_mask = 16'h6688;
defparam \pc_MIPS|Saida[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y59_N11
dffeas \pc_MIPS|Saida[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[1] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N12
cycloneiv_lcell_comb \pc_MIPS|Saida[2]~11 (
// Equation(s):
// \pc_MIPS|Saida[2]~11_combout  = (\pc_MIPS|Saida [2] & (!\pc_MIPS|Saida[1]~10 )) # (!\pc_MIPS|Saida [2] & ((\pc_MIPS|Saida[1]~10 ) # (GND)))
// \pc_MIPS|Saida[2]~12  = CARRY((!\pc_MIPS|Saida[1]~10 ) # (!\pc_MIPS|Saida [2]))

	.dataa(\pc_MIPS|Saida [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|Saida[1]~10 ),
	.combout(\pc_MIPS|Saida[2]~11_combout ),
	.cout(\pc_MIPS|Saida[2]~12 ));
// synopsys translate_off
defparam \pc_MIPS|Saida[2]~11 .lut_mask = 16'h5A5F;
defparam \pc_MIPS|Saida[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y59_N13
dffeas \pc_MIPS|Saida[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[2] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N14
cycloneiv_lcell_comb \pc_MIPS|Saida[3]~13 (
// Equation(s):
// \pc_MIPS|Saida[3]~13_combout  = (\pc_MIPS|Saida [3] & (\pc_MIPS|Saida[2]~12  $ (GND))) # (!\pc_MIPS|Saida [3] & (!\pc_MIPS|Saida[2]~12  & VCC))
// \pc_MIPS|Saida[3]~14  = CARRY((\pc_MIPS|Saida [3] & !\pc_MIPS|Saida[2]~12 ))

	.dataa(gnd),
	.datab(\pc_MIPS|Saida [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|Saida[2]~12 ),
	.combout(\pc_MIPS|Saida[3]~13_combout ),
	.cout(\pc_MIPS|Saida[3]~14 ));
// synopsys translate_off
defparam \pc_MIPS|Saida[3]~13 .lut_mask = 16'hC30C;
defparam \pc_MIPS|Saida[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y59_N15
dffeas \pc_MIPS|Saida[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[3] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N16
cycloneiv_lcell_comb \pc_MIPS|Saida[4]~15 (
// Equation(s):
// \pc_MIPS|Saida[4]~15_combout  = (\pc_MIPS|Saida [4] & (!\pc_MIPS|Saida[3]~14 )) # (!\pc_MIPS|Saida [4] & ((\pc_MIPS|Saida[3]~14 ) # (GND)))
// \pc_MIPS|Saida[4]~16  = CARRY((!\pc_MIPS|Saida[3]~14 ) # (!\pc_MIPS|Saida [4]))

	.dataa(gnd),
	.datab(\pc_MIPS|Saida [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|Saida[3]~14 ),
	.combout(\pc_MIPS|Saida[4]~15_combout ),
	.cout(\pc_MIPS|Saida[4]~16 ));
// synopsys translate_off
defparam \pc_MIPS|Saida[4]~15 .lut_mask = 16'h3C3F;
defparam \pc_MIPS|Saida[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y59_N17
dffeas \pc_MIPS|Saida[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[4] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N18
cycloneiv_lcell_comb \pc_MIPS|Saida[5]~17 (
// Equation(s):
// \pc_MIPS|Saida[5]~17_combout  = (\pc_MIPS|Saida [5] & (\pc_MIPS|Saida[4]~16  $ (GND))) # (!\pc_MIPS|Saida [5] & (!\pc_MIPS|Saida[4]~16  & VCC))
// \pc_MIPS|Saida[5]~18  = CARRY((\pc_MIPS|Saida [5] & !\pc_MIPS|Saida[4]~16 ))

	.dataa(gnd),
	.datab(\pc_MIPS|Saida [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|Saida[4]~16 ),
	.combout(\pc_MIPS|Saida[5]~17_combout ),
	.cout(\pc_MIPS|Saida[5]~18 ));
// synopsys translate_off
defparam \pc_MIPS|Saida[5]~17 .lut_mask = 16'hC30C;
defparam \pc_MIPS|Saida[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y59_N19
dffeas \pc_MIPS|Saida[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[5] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N20
cycloneiv_lcell_comb \pc_MIPS|Saida[6]~19 (
// Equation(s):
// \pc_MIPS|Saida[6]~19_combout  = (\pc_MIPS|Saida [6] & (!\pc_MIPS|Saida[5]~18 )) # (!\pc_MIPS|Saida [6] & ((\pc_MIPS|Saida[5]~18 ) # (GND)))
// \pc_MIPS|Saida[6]~20  = CARRY((!\pc_MIPS|Saida[5]~18 ) # (!\pc_MIPS|Saida [6]))

	.dataa(gnd),
	.datab(\pc_MIPS|Saida [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|Saida[5]~18 ),
	.combout(\pc_MIPS|Saida[6]~19_combout ),
	.cout(\pc_MIPS|Saida[6]~20 ));
// synopsys translate_off
defparam \pc_MIPS|Saida[6]~19 .lut_mask = 16'h3C3F;
defparam \pc_MIPS|Saida[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y59_N21
dffeas \pc_MIPS|Saida[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[6] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N22
cycloneiv_lcell_comb \pc_MIPS|Saida[7]~21 (
// Equation(s):
// \pc_MIPS|Saida[7]~21_combout  = (\pc_MIPS|Saida [7] & (\pc_MIPS|Saida[6]~20  $ (GND))) # (!\pc_MIPS|Saida [7] & (!\pc_MIPS|Saida[6]~20  & VCC))
// \pc_MIPS|Saida[7]~22  = CARRY((\pc_MIPS|Saida [7] & !\pc_MIPS|Saida[6]~20 ))

	.dataa(\pc_MIPS|Saida [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|Saida[6]~20 ),
	.combout(\pc_MIPS|Saida[7]~21_combout ),
	.cout(\pc_MIPS|Saida[7]~22 ));
// synopsys translate_off
defparam \pc_MIPS|Saida[7]~21 .lut_mask = 16'hA50A;
defparam \pc_MIPS|Saida[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y59_N23
dffeas \pc_MIPS|Saida[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[7] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N24
cycloneiv_lcell_comb \pc_MIPS|Saida[8]~23 (
// Equation(s):
// \pc_MIPS|Saida[8]~23_combout  = (\pc_MIPS|Saida [8] & (!\pc_MIPS|Saida[7]~22 )) # (!\pc_MIPS|Saida [8] & ((\pc_MIPS|Saida[7]~22 ) # (GND)))
// \pc_MIPS|Saida[8]~24  = CARRY((!\pc_MIPS|Saida[7]~22 ) # (!\pc_MIPS|Saida [8]))

	.dataa(gnd),
	.datab(\pc_MIPS|Saida [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_MIPS|Saida[7]~22 ),
	.combout(\pc_MIPS|Saida[8]~23_combout ),
	.cout(\pc_MIPS|Saida[8]~24 ));
// synopsys translate_off
defparam \pc_MIPS|Saida[8]~23 .lut_mask = 16'h3C3F;
defparam \pc_MIPS|Saida[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y59_N25
dffeas \pc_MIPS|Saida[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[8]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[8] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N26
cycloneiv_lcell_comb \pc_MIPS|Saida[9]~25 (
// Equation(s):
// \pc_MIPS|Saida[9]~25_combout  = \pc_MIPS|Saida [9] $ (!\pc_MIPS|Saida[8]~24 )

	.dataa(\pc_MIPS|Saida [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pc_MIPS|Saida[8]~24 ),
	.combout(\pc_MIPS|Saida[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pc_MIPS|Saida[9]~25 .lut_mask = 16'hA5A5;
defparam \pc_MIPS|Saida[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y59_N27
dffeas \pc_MIPS|Saida[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\pc_MIPS|Saida[9]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_MIPS|Saida [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_MIPS|Saida[9] .is_wysiwyg = "true";
defparam \pc_MIPS|Saida[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X81_Y59_N0
cycloneiv_ram_block \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\pc_MIPS|Saida [9],\pc_MIPS|Saida [8],\pc_MIPS|Saida [7],\pc_MIPS|Saida [6],\pc_MIPS|Saida [5],\pc_MIPS|Saida [4],\pc_MIPS|Saida [3],\pc_MIPS|Saida [2],\pc_MIPS|Saida [1],\pc_MIPS|Saida [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 9;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 9;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023EA050550A8A050552A8A05015940A050281411F2A550ACA05028140A0;
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N26
cycloneiv_lcell_comb \IM_MIPS|instructionInt~0feeder (
// Equation(s):
// \IM_MIPS|instructionInt~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\IM_MIPS|instructionInt~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IM_MIPS|instructionInt~0feeder .lut_mask = 16'hFFFF;
defparam \IM_MIPS|instructionInt~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y58_N27
dffeas \IM_MIPS|instructionInt~0 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\IM_MIPS|instructionInt~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IM_MIPS|instructionInt~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IM_MIPS|instructionInt~0 .is_wysiwyg = "true";
defparam \IM_MIPS|instructionInt~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N24
cycloneiv_lcell_comb \instruction[11] (
// Equation(s):
// instruction[11] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a11  & \IM_MIPS|instructionInt~0_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\IM_MIPS|instructionInt~0_q ),
	.cin(gnd),
	.combout(instruction[11]),
	.cout());
// synopsys translate_off
defparam \instruction[11] .lut_mask = 16'hF000;
defparam \instruction[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N25
dffeas \register_IMM|out[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[11]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[11] .is_wysiwyg = "true";
defparam \register_IMM|out[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X81_Y58_N0
cycloneiv_ram_block \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\pc_MIPS|Saida [9],\pc_MIPS|Saida [8],\pc_MIPS|Saida [7],\pc_MIPS|Saida [6],\pc_MIPS|Saida [5],\pc_MIPS|Saida [4],\pc_MIPS|Saida [3],\pc_MIPS|Saida [2],\pc_MIPS|Saida [1],\pc_MIPS|Saida [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E170B83414170B83010170B8282E1309044201F050201413090442017;
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N30
cycloneiv_lcell_comb \instruction[27] (
// Equation(s):
// instruction[27] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a27 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(instruction[27]),
	.cout());
// synopsys translate_off
defparam \instruction[27] .lut_mask = 16'hF000;
defparam \instruction[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N10
cycloneiv_lcell_comb \instruction[31] (
// Equation(s):
// instruction[31] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(instruction[31]),
	.cout());
// synopsys translate_off
defparam \instruction[31] .lut_mask = 16'hF000;
defparam \instruction[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N24
cycloneiv_lcell_comb \instruction[28] (
// Equation(s):
// instruction[28] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(instruction[28]),
	.cout());
// synopsys translate_off
defparam \instruction[28] .lut_mask = 16'hF000;
defparam \instruction[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N14
cycloneiv_lcell_comb \instruction[29] (
// Equation(s):
// instruction[29] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(instruction[29]),
	.cout());
// synopsys translate_off
defparam \instruction[29] .lut_mask = 16'hF000;
defparam \instruction[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N12
cycloneiv_lcell_comb \instruction[30] (
// Equation(s):
// instruction[30] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(\IM_MIPS|instructionInt~0_q ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[30]),
	.cout());
// synopsys translate_off
defparam \instruction[30] .lut_mask = 16'hA0A0;
defparam \instruction[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N8
cycloneiv_lcell_comb \control_MIPS|Decoder1~0 (
// Equation(s):
// \control_MIPS|Decoder1~0_combout  = (!instruction[31] & (!instruction[28] & (!instruction[29] & !instruction[30])))

	.dataa(instruction[31]),
	.datab(instruction[28]),
	.datac(instruction[29]),
	.datad(instruction[30]),
	.cin(gnd),
	.combout(\control_MIPS|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Decoder1~0 .lut_mask = 16'h0001;
defparam \control_MIPS|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N30
cycloneiv_lcell_comb \instruction[9] (
// Equation(s):
// instruction[9] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a9  & \IM_MIPS|instructionInt~0_q ))

	.dataa(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a9 ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[9]),
	.cout());
// synopsys translate_off
defparam \instruction[9] .lut_mask = 16'hA0A0;
defparam \instruction[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N24
cycloneiv_lcell_comb \instruction[10] (
// Equation(s):
// instruction[10] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(\IM_MIPS|instructionInt~0_q ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[10]),
	.cout());
// synopsys translate_off
defparam \instruction[10] .lut_mask = 16'hA0A0;
defparam \instruction[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N24
cycloneiv_lcell_comb \instruction[8] (
// Equation(s):
// instruction[8] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(\IM_MIPS|instructionInt~0_q ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[8]),
	.cout());
// synopsys translate_off
defparam \instruction[8] .lut_mask = 16'hA0A0;
defparam \instruction[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N12
cycloneiv_lcell_comb \instruction[7] (
// Equation(s):
// instruction[7] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a7  & \IM_MIPS|instructionInt~0_q ))

	.dataa(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[7]),
	.cout());
// synopsys translate_off
defparam \instruction[7] .lut_mask = 16'hA0A0;
defparam \instruction[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N10
cycloneiv_lcell_comb \control_MIPS|Equal0~0 (
// Equation(s):
// \control_MIPS|Equal0~0_combout  = ((instruction[10]) # ((instruction[8]) # (!instruction[7]))) # (!instruction[9])

	.dataa(instruction[9]),
	.datab(instruction[10]),
	.datac(instruction[8]),
	.datad(instruction[7]),
	.cin(gnd),
	.combout(\control_MIPS|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Equal0~0 .lut_mask = 16'hFDFF;
defparam \control_MIPS|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y59_N0
cycloneiv_lcell_comb \instruction[6] (
// Equation(s):
// instruction[6] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(gnd),
	.datab(\IM_MIPS|instructionInt~0_q ),
	.datac(gnd),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(instruction[6]),
	.cout());
// synopsys translate_off
defparam \instruction[6] .lut_mask = 16'hCC00;
defparam \instruction[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N16
cycloneiv_lcell_comb \instruction[26] (
// Equation(s):
// instruction[26] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a26 ))

	.dataa(\IM_MIPS|instructionInt~0_q ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a26 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[26]),
	.cout());
// synopsys translate_off
defparam \instruction[26] .lut_mask = 16'hA0A0;
defparam \instruction[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N2
cycloneiv_lcell_comb \register_CTRL_1|out[11]~0 (
// Equation(s):
// \register_CTRL_1|out[11]~0_combout  = (!\control_MIPS|Equal0~0_combout  & (!instruction[6] & instruction[26]))

	.dataa(\control_MIPS|Equal0~0_combout ),
	.datab(instruction[6]),
	.datac(instruction[26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\register_CTRL_1|out[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_CTRL_1|out[11]~0 .lut_mask = 16'h1010;
defparam \register_CTRL_1|out[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N18
cycloneiv_lcell_comb \register_CTRL_1|out[11]~1 (
// Equation(s):
// \register_CTRL_1|out[11]~1_combout  = (instruction[27]) # ((!\register_CTRL_1|out[11]~0_combout ) # (!\control_MIPS|Decoder1~0_combout ))

	.dataa(gnd),
	.datab(instruction[27]),
	.datac(\control_MIPS|Decoder1~0_combout ),
	.datad(\register_CTRL_1|out[11]~0_combout ),
	.cin(gnd),
	.combout(\register_CTRL_1|out[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_CTRL_1|out[11]~1 .lut_mask = 16'hCFFF;
defparam \register_CTRL_1|out[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y60_N19
dffeas \register_CTRL_1|out[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_CTRL_1|out[11]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[10] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N26
cycloneiv_lcell_comb \output_register_ctrl_1[10] (
// Equation(s):
// output_register_ctrl_1[10] = LCELL(\register_CTRL_1|out [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|out [10]),
	.cin(gnd),
	.combout(output_register_ctrl_1[10]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[10] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y60_N0
cycloneiv_ram_block \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\pc_MIPS|Saida [9],\pc_MIPS|Saida [8],\pc_MIPS|Saida [7],\pc_MIPS|Saida [6],\pc_MIPS|Saida [5],\pc_MIPS|Saida [4],\pc_MIPS|Saida [3],\pc_MIPS|Saida [2],\pc_MIPS|Saida [1],\pc_MIPS|Saida [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 9;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 9;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C07038794A67038794647038050E030100400060298C82430100400070;
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N28
cycloneiv_lcell_comb \instruction[17] (
// Equation(s):
// instruction[17] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a17  & \IM_MIPS|instructionInt~0_q ))

	.dataa(gnd),
	.datab(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a17 ),
	.datac(gnd),
	.datad(\IM_MIPS|instructionInt~0_q ),
	.cin(gnd),
	.combout(instruction[17]),
	.cout());
// synopsys translate_off
defparam \instruction[17] .lut_mask = 16'hCC00;
defparam \instruction[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N16
cycloneiv_lcell_comb \control_MIPS|Decoder1~1 (
// Equation(s):
// \control_MIPS|Decoder1~1_combout  = (\control_MIPS|Decoder1~0_combout  & (instruction[26] & instruction[27]))

	.dataa(gnd),
	.datab(\control_MIPS|Decoder1~0_combout ),
	.datac(instruction[26]),
	.datad(instruction[27]),
	.cin(gnd),
	.combout(\control_MIPS|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Decoder1~1 .lut_mask = 16'hC000;
defparam \control_MIPS|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y60_N17
dffeas \register_CTRL_1|out[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Decoder1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[7] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N8
cycloneiv_lcell_comb \output_register_ctrl_1[7] (
// Equation(s):
// output_register_ctrl_1[7] = LCELL(\register_CTRL_1|out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|out [7]),
	.cin(gnd),
	.combout(output_register_ctrl_1[7]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[7] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y64_N9
dffeas \register_CTRL_2|out[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[7]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|out[7] .is_wysiwyg = "true";
defparam \register_CTRL_2|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N22
cycloneiv_lcell_comb \datamemory_MIPS|comb~0 (
// Equation(s):
// \datamemory_MIPS|comb~0_combout  = (!\reset~input_o  & !\register_CTRL_2|out [7])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\register_CTRL_2|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory_MIPS|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|comb~0 .lut_mask = 16'h0303;
defparam \datamemory_MIPS|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N2
cycloneiv_lcell_comb \instruction[18] (
// Equation(s):
// instruction[18] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(instruction[18]),
	.cout());
// synopsys translate_off
defparam \instruction[18] .lut_mask = 16'hF000;
defparam \instruction[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N4
cycloneiv_lcell_comb \instruction[19] (
// Equation(s):
// instruction[19] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a19  & \IM_MIPS|instructionInt~0_q ))

	.dataa(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a19 ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[19]),
	.cout());
// synopsys translate_off
defparam \instruction[19] .lut_mask = 16'hA0A0;
defparam \instruction[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N2
cycloneiv_lcell_comb \instruction[5] (
// Equation(s):
// instruction[5] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\IM_MIPS|instructionInt~0_q ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a5 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[5]),
	.cout());
// synopsys translate_off
defparam \instruction[5] .lut_mask = 16'hA0A0;
defparam \instruction[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N28
cycloneiv_lcell_comb \instruction[0] (
// Equation(s):
// instruction[0] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0~portadataout ))

	.dataa(\IM_MIPS|instructionInt~0_q ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[0]),
	.cout());
// synopsys translate_off
defparam \instruction[0] .lut_mask = 16'hA0A0;
defparam \instruction[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N8
cycloneiv_lcell_comb \instruction[3] (
// Equation(s):
// instruction[3] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3~portadataout ))

	.dataa(gnd),
	.datab(\IM_MIPS|instructionInt~0_q ),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[3]),
	.cout());
// synopsys translate_off
defparam \instruction[3] .lut_mask = 16'hC0C0;
defparam \instruction[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y58_N0
cycloneiv_lcell_comb \instruction[2] (
// Equation(s):
// instruction[2] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a2  & \IM_MIPS|instructionInt~0_q ))

	.dataa(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a2 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IM_MIPS|instructionInt~0_q ),
	.cin(gnd),
	.combout(instruction[2]),
	.cout());
// synopsys translate_off
defparam \instruction[2] .lut_mask = 16'hAA00;
defparam \instruction[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N26
cycloneiv_lcell_comb \instruction[1] (
// Equation(s):
// instruction[1] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a1  & \IM_MIPS|instructionInt~0_q ))

	.dataa(gnd),
	.datab(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[1]),
	.cout());
// synopsys translate_off
defparam \instruction[1] .lut_mask = 16'hC0C0;
defparam \instruction[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N8
cycloneiv_lcell_comb \control_MIPS|WideOr0~0 (
// Equation(s):
// \control_MIPS|WideOr0~0_combout  = (instruction[3]) # ((instruction[2] & ((instruction[1]))) # (!instruction[2] & (instruction[0])))

	.dataa(instruction[0]),
	.datab(instruction[3]),
	.datac(instruction[2]),
	.datad(instruction[1]),
	.cin(gnd),
	.combout(\control_MIPS|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|WideOr0~0 .lut_mask = 16'hFECE;
defparam \control_MIPS|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N20
cycloneiv_lcell_comb \instruction[4] (
// Equation(s):
// instruction[4] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\IM_MIPS|instructionInt~0_q ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[4]),
	.cout());
// synopsys translate_off
defparam \instruction[4] .lut_mask = 16'hA0A0;
defparam \instruction[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N26
cycloneiv_lcell_comb \control_MIPS|Selector0~1 (
// Equation(s):
// \control_MIPS|Selector0~1_combout  = (\control_MIPS|WideOr0~0_combout ) # (instruction[4])

	.dataa(gnd),
	.datab(\control_MIPS|WideOr0~0_combout ),
	.datac(instruction[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_MIPS|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector0~1 .lut_mask = 16'hFCFC;
defparam \control_MIPS|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N24
cycloneiv_lcell_comb \control_MIPS|Selector0~0 (
// Equation(s):
// \control_MIPS|Selector0~0_combout  = (\control_MIPS|Decoder1~0_combout  & instruction[27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_MIPS|Decoder1~0_combout ),
	.datad(instruction[27]),
	.cin(gnd),
	.combout(\control_MIPS|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector0~0 .lut_mask = 16'hF000;
defparam \control_MIPS|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N12
cycloneiv_lcell_comb \control_MIPS|Selector0~2 (
// Equation(s):
// \control_MIPS|Selector0~2_combout  = (!\control_MIPS|Selector0~0_combout  & (((\register_CTRL_1|out[11]~1_combout ) # (\control_MIPS|Selector0~1_combout )) # (!instruction[5])))

	.dataa(instruction[5]),
	.datab(\register_CTRL_1|out[11]~1_combout ),
	.datac(\control_MIPS|Selector0~1_combout ),
	.datad(\control_MIPS|Selector0~0_combout ),
	.cin(gnd),
	.combout(\control_MIPS|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector0~2 .lut_mask = 16'h00FD;
defparam \control_MIPS|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y63_N17
dffeas \register_CTRL_1|out[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\control_MIPS|Selector0~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[11] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y63_N16
cycloneiv_lcell_comb \output_register_ctrl_1[11] (
// Equation(s):
// output_register_ctrl_1[11] = LCELL(\register_CTRL_1|out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_CTRL_1|out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[11]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[11] .lut_mask = 16'hF0F0;
defparam \output_register_ctrl_1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N22
cycloneiv_lcell_comb \control_MIPS|Selector2~2 (
// Equation(s):
// \control_MIPS|Selector2~2_combout  = (instruction[5] & (!instruction[3] & !\register_CTRL_1|out[11]~1_combout ))

	.dataa(instruction[5]),
	.datab(instruction[3]),
	.datac(gnd),
	.datad(\register_CTRL_1|out[11]~1_combout ),
	.cin(gnd),
	.combout(\control_MIPS|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector2~2 .lut_mask = 16'h0022;
defparam \control_MIPS|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N28
cycloneiv_lcell_comb \control_MIPS|WideOr1~0 (
// Equation(s):
// \control_MIPS|WideOr1~0_combout  = (instruction[0]) # ((instruction[2]) # ((instruction[4] & !instruction[1])))

	.dataa(instruction[0]),
	.datab(instruction[4]),
	.datac(instruction[2]),
	.datad(instruction[1]),
	.cin(gnd),
	.combout(\control_MIPS|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|WideOr1~0 .lut_mask = 16'hFAFE;
defparam \control_MIPS|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N4
cycloneiv_lcell_comb \control_MIPS|Selector1~2 (
// Equation(s):
// \control_MIPS|Selector1~2_combout  = (\control_MIPS|Selector2~2_combout  & (\control_MIPS|WideOr1~0_combout  & ((!\control_MIPS|Decoder1~0_combout ) # (!instruction[27])))) # (!\control_MIPS|Selector2~2_combout  & (((!\control_MIPS|Decoder1~0_combout )) # 
// (!instruction[27])))

	.dataa(\control_MIPS|Selector2~2_combout ),
	.datab(instruction[27]),
	.datac(\control_MIPS|Decoder1~0_combout ),
	.datad(\control_MIPS|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\control_MIPS|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector1~2 .lut_mask = 16'h3F15;
defparam \control_MIPS|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y60_N5
dffeas \register_CTRL_1|out[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[9] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N24
cycloneiv_lcell_comb \output_register_ctrl_1[9] (
// Equation(s):
// output_register_ctrl_1[9] = LCELL(\register_CTRL_1|out [9])

	.dataa(gnd),
	.datab(\register_CTRL_1|out [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[9]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[9] .lut_mask = 16'hCCCC;
defparam \output_register_ctrl_1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N16
cycloneiv_lcell_comb \register_D_1|out[8]~0 (
// Equation(s):
// \register_D_1|out[8]~0_combout  = (!output_register_ctrl_1[11] & output_register_ctrl_1[9])

	.dataa(output_register_ctrl_1[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_ctrl_1[9]),
	.cin(gnd),
	.combout(\register_D_1|out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_D_1|out[8]~0 .lut_mask = 16'h5500;
defparam \register_D_1|out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y57_N0
cycloneiv_ram_block \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\pc_MIPS|Saida [9],\pc_MIPS|Saida [8],\pc_MIPS|Saida [7],\pc_MIPS|Saida [6],\pc_MIPS|Saida [5],\pc_MIPS|Saida [4],\pc_MIPS|Saida [3],\pc_MIPS|Saida [2],\pc_MIPS|Saida [1],\pc_MIPS|Saida [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .init_file = "db/cpu.ram0_instructionmemory_56655cf4.hdl.mif";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "instructionmemory:IM_MIPS|altsyncram:instructionInt_rtl_0|altsyncram_br71:auto_generated|ALTSYNCRAM";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 10;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 9;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 1023;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 10;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 9;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E1E0F078081E0F078041E0F0000A1F0F87C3E1F02008001F0F87C3E1F;
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N22
cycloneiv_lcell_comb \instruction[25] (
// Equation(s):
// instruction[25] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a25 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(instruction[25]),
	.cout());
// synopsys translate_off
defparam \instruction[25] .lut_mask = 16'hF000;
defparam \instruction[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N0
cycloneiv_lcell_comb \instruction[24] (
// Equation(s):
// instruction[24] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(instruction[24]),
	.cout());
// synopsys translate_off
defparam \instruction[24] .lut_mask = 16'hF000;
defparam \instruction[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y65_N25
dffeas \register_D_2|out[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_D_1[0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[0] .is_wysiwyg = "true";
defparam \register_D_2|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y60_N25
dffeas \register_CTRL_1|out[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[6] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y60_N16
cycloneiv_lcell_comb \output_register_ctrl_1[6] (
// Equation(s):
// output_register_ctrl_1[6] = LCELL(\register_CTRL_1|out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|out [6]),
	.cin(gnd),
	.combout(output_register_ctrl_1[6]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[6] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y60_N17
dffeas \register_CTRL_2|out[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[6]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|out[6] .is_wysiwyg = "true";
defparam \register_CTRL_2|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y63_N0
cycloneiv_lcell_comb \register_CTRL_3|out[6]~feeder (
// Equation(s):
// \register_CTRL_3|out[6]~feeder_combout  = \register_CTRL_2|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_2|out [6]),
	.cin(gnd),
	.combout(\register_CTRL_3|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_CTRL_3|out[6]~feeder .lut_mask = 16'hFF00;
defparam \register_CTRL_3|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y63_N1
dffeas \register_CTRL_3|out[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_CTRL_3|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|out[6] .is_wysiwyg = "true";
defparam \register_CTRL_3|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N30
cycloneiv_lcell_comb \register_CTRL_1|out[1]~2 (
// Equation(s):
// \register_CTRL_1|out[1]~2_combout  = ((instruction[27] & (instruction[26])) # (!instruction[27] & ((!\register_CTRL_1|out[11]~0_combout )))) # (!\control_MIPS|Decoder1~0_combout )

	.dataa(\control_MIPS|Decoder1~0_combout ),
	.datab(instruction[27]),
	.datac(instruction[26]),
	.datad(\register_CTRL_1|out[11]~0_combout ),
	.cin(gnd),
	.combout(\register_CTRL_1|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_CTRL_1|out[1]~2 .lut_mask = 16'hD5F7;
defparam \register_CTRL_1|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N22
cycloneiv_lcell_comb \instruction[16] (
// Equation(s):
// instruction[16] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a16  & \IM_MIPS|instructionInt~0_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\IM_MIPS|instructionInt~0_q ),
	.cin(gnd),
	.combout(instruction[16]),
	.cout());
// synopsys translate_off
defparam \instruction[16] .lut_mask = 16'hF000;
defparam \instruction[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N14
cycloneiv_lcell_comb \control_MIPS|Selector8~0 (
// Equation(s):
// \control_MIPS|Selector8~0_combout  = (!\register_CTRL_1|out[1]~2_combout  & ((instruction[27] & (instruction[16])) # (!instruction[27] & ((instruction[11])))))

	.dataa(instruction[27]),
	.datab(\register_CTRL_1|out[1]~2_combout ),
	.datac(instruction[16]),
	.datad(instruction[11]),
	.cin(gnd),
	.combout(\control_MIPS|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector8~0 .lut_mask = 16'h3120;
defparam \control_MIPS|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N15
dffeas \register_CTRL_1|out[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[0] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N16
cycloneiv_lcell_comb \output_register_ctrl_1[0] (
// Equation(s):
// output_register_ctrl_1[0] = LCELL(\register_CTRL_1|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_CTRL_1|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[0]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[0] .lut_mask = 16'hF0F0;
defparam \output_register_ctrl_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y64_N17
dffeas \register_CTRL_2|out[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[0]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|out[0] .is_wysiwyg = "true";
defparam \register_CTRL_2|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y66_N11
dffeas \register_CTRL_3|out[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_CTRL_2|out [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|out[0] .is_wysiwyg = "true";
defparam \register_CTRL_3|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N10
cycloneiv_lcell_comb \instruction[12] (
// Equation(s):
// instruction[12] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12~portadataout  & \IM_MIPS|instructionInt~0_q ))

	.dataa(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IM_MIPS|instructionInt~0_q ),
	.cin(gnd),
	.combout(instruction[12]),
	.cout());
// synopsys translate_off
defparam \instruction[12] .lut_mask = 16'hAA00;
defparam \instruction[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N0
cycloneiv_lcell_comb \control_MIPS|Selector7~0 (
// Equation(s):
// \control_MIPS|Selector7~0_combout  = (!\register_CTRL_1|out[1]~2_combout  & ((instruction[27] & ((instruction[17]))) # (!instruction[27] & (instruction[12]))))

	.dataa(instruction[12]),
	.datab(instruction[27]),
	.datac(instruction[17]),
	.datad(\register_CTRL_1|out[1]~2_combout ),
	.cin(gnd),
	.combout(\control_MIPS|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector7~0 .lut_mask = 16'h00E2;
defparam \control_MIPS|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N1
dffeas \register_CTRL_1|out[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[1] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N16
cycloneiv_lcell_comb \output_register_ctrl_1[1] (
// Equation(s):
// output_register_ctrl_1[1] = LCELL(\register_CTRL_1|out [1])

	.dataa(gnd),
	.datab(\register_CTRL_1|out [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[1]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[1] .lut_mask = 16'hCCCC;
defparam \output_register_ctrl_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N17
dffeas \register_CTRL_2|out[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[1]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|out[1] .is_wysiwyg = "true";
defparam \register_CTRL_2|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y66_N5
dffeas \register_CTRL_3|out[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_CTRL_2|out [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|out[1] .is_wysiwyg = "true";
defparam \register_CTRL_3|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N20
cycloneiv_lcell_comb \instruction[13] (
// Equation(s):
// instruction[13] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(gnd),
	.datab(\IM_MIPS|instructionInt~0_q ),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a13 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[13]),
	.cout());
// synopsys translate_off
defparam \instruction[13] .lut_mask = 16'hC0C0;
defparam \instruction[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N4
cycloneiv_lcell_comb \control_MIPS|Selector6~0 (
// Equation(s):
// \control_MIPS|Selector6~0_combout  = (!\register_CTRL_1|out[1]~2_combout  & ((instruction[27] & ((instruction[18]))) # (!instruction[27] & (instruction[13]))))

	.dataa(instruction[13]),
	.datab(instruction[27]),
	.datac(\register_CTRL_1|out[1]~2_combout ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\control_MIPS|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector6~0 .lut_mask = 16'h0E02;
defparam \control_MIPS|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y62_N5
dffeas \register_CTRL_1|out[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[2] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N2
cycloneiv_lcell_comb \output_register_ctrl_1[2] (
// Equation(s):
// output_register_ctrl_1[2] = LCELL(\register_CTRL_1|out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_CTRL_1|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[2]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[2] .lut_mask = 16'hF0F0;
defparam \output_register_ctrl_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y62_N3
dffeas \register_CTRL_2|out[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[2]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|out[2] .is_wysiwyg = "true";
defparam \register_CTRL_2|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y66_N7
dffeas \register_CTRL_3|out[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_CTRL_2|out [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|out[2] .is_wysiwyg = "true";
defparam \register_CTRL_3|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N20
cycloneiv_lcell_comb \control_MIPS|Selector3~0 (
// Equation(s):
// \control_MIPS|Selector3~0_combout  = (\control_MIPS|Decoder1~0_combout  & ((instruction[27]) # ((!\control_MIPS|Equal0~0_combout  & !instruction[6]))))

	.dataa(\control_MIPS|Equal0~0_combout ),
	.datab(instruction[6]),
	.datac(\control_MIPS|Decoder1~0_combout ),
	.datad(instruction[27]),
	.cin(gnd),
	.combout(\control_MIPS|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector3~0 .lut_mask = 16'hF010;
defparam \control_MIPS|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N10
cycloneiv_lcell_comb \control_MIPS|Selector3~1 (
// Equation(s):
// \control_MIPS|Selector3~1_combout  = (\control_MIPS|Selector3~0_combout  & (instruction[27] $ (instruction[26])))

	.dataa(gnd),
	.datab(instruction[27]),
	.datac(instruction[26]),
	.datad(\control_MIPS|Selector3~0_combout ),
	.cin(gnd),
	.combout(\control_MIPS|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector3~1 .lut_mask = 16'h3C00;
defparam \control_MIPS|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y60_N11
dffeas \register_CTRL_1|out[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[5] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N0
cycloneiv_lcell_comb \output_register_ctrl_1[5] (
// Equation(s):
// output_register_ctrl_1[5] = LCELL(\register_CTRL_1|out [5])

	.dataa(\register_CTRL_1|out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[5]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[5] .lut_mask = 16'hAAAA;
defparam \output_register_ctrl_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y60_N1
dffeas \register_CTRL_2|out[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[5]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|out[5] .is_wysiwyg = "true";
defparam \register_CTRL_2|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y66_N25
dffeas \register_CTRL_3|out[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_CTRL_2|out [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|out[5] .is_wysiwyg = "true";
defparam \register_CTRL_3|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~0 (
// Equation(s):
// \registerfile_MIPS|Decoder0~0_combout  = (!\register_CTRL_3|out [0] & (\register_CTRL_3|out [1] & (\register_CTRL_3|out [2] & \register_CTRL_3|out [5])))

	.dataa(\register_CTRL_3|out [0]),
	.datab(\register_CTRL_3|out [1]),
	.datac(\register_CTRL_3|out [2]),
	.datad(\register_CTRL_3|out [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~0 .lut_mask = 16'h4000;
defparam \registerfile_MIPS|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N12
cycloneiv_lcell_comb \instruction[14] (
// Equation(s):
// instruction[14] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a14  & \IM_MIPS|instructionInt~0_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\IM_MIPS|instructionInt~0_q ),
	.cin(gnd),
	.combout(instruction[14]),
	.cout());
// synopsys translate_off
defparam \instruction[14] .lut_mask = 16'hF000;
defparam \instruction[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N20
cycloneiv_lcell_comb \control_MIPS|Selector5~0 (
// Equation(s):
// \control_MIPS|Selector5~0_combout  = (!\register_CTRL_1|out[1]~2_combout  & ((instruction[27] & (instruction[19])) # (!instruction[27] & ((instruction[14])))))

	.dataa(instruction[19]),
	.datab(\register_CTRL_1|out[1]~2_combout ),
	.datac(instruction[27]),
	.datad(instruction[14]),
	.cin(gnd),
	.combout(\control_MIPS|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector5~0 .lut_mask = 16'h2320;
defparam \control_MIPS|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N21
dffeas \register_CTRL_1|out[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[3] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N4
cycloneiv_lcell_comb \output_register_ctrl_1[3] (
// Equation(s):
// output_register_ctrl_1[3] = LCELL(\register_CTRL_1|out [3])

	.dataa(gnd),
	.datab(\register_CTRL_1|out [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_ctrl_1[3]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[3] .lut_mask = 16'hCCCC;
defparam \output_register_ctrl_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N5
dffeas \register_CTRL_2|out[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[3]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|out[3] .is_wysiwyg = "true";
defparam \register_CTRL_2|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y60_N19
dffeas \register_CTRL_3|out[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_CTRL_2|out [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|out[3] .is_wysiwyg = "true";
defparam \register_CTRL_3|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N30
cycloneiv_lcell_comb \instruction[15] (
// Equation(s):
// instruction[15] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a15  & \IM_MIPS|instructionInt~0_q ))

	.dataa(gnd),
	.datab(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(\IM_MIPS|instructionInt~0_q ),
	.cin(gnd),
	.combout(instruction[15]),
	.cout());
// synopsys translate_off
defparam \instruction[15] .lut_mask = 16'hCC00;
defparam \instruction[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N28
cycloneiv_lcell_comb \instruction[20] (
// Equation(s):
// instruction[20] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a20 ))

	.dataa(\IM_MIPS|instructionInt~0_q ),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[20]),
	.cout());
// synopsys translate_off
defparam \instruction[20] .lut_mask = 16'hA0A0;
defparam \instruction[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N26
cycloneiv_lcell_comb \control_MIPS|Selector4~0 (
// Equation(s):
// \control_MIPS|Selector4~0_combout  = (!\register_CTRL_1|out[1]~2_combout  & ((instruction[27] & ((instruction[20]))) # (!instruction[27] & (instruction[15]))))

	.dataa(instruction[15]),
	.datab(instruction[27]),
	.datac(instruction[20]),
	.datad(\register_CTRL_1|out[1]~2_combout ),
	.cin(gnd),
	.combout(\control_MIPS|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector4~0 .lut_mask = 16'h00E2;
defparam \control_MIPS|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N27
dffeas \register_CTRL_1|out[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[4] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N2
cycloneiv_lcell_comb \output_register_ctrl_1[4] (
// Equation(s):
// output_register_ctrl_1[4] = LCELL(\register_CTRL_1|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|out [4]),
	.cin(gnd),
	.combout(output_register_ctrl_1[4]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[4] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N3
dffeas \register_CTRL_2|out[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_ctrl_1[4]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_2|out[4] .is_wysiwyg = "true";
defparam \register_CTRL_2|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N8
cycloneiv_lcell_comb \register_CTRL_3|out[4]~feeder (
// Equation(s):
// \register_CTRL_3|out[4]~feeder_combout  = \register_CTRL_2|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_2|out [4]),
	.cin(gnd),
	.combout(\register_CTRL_3|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_CTRL_3|out[4]~feeder .lut_mask = 16'hFF00;
defparam \register_CTRL_3|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N9
dffeas \register_CTRL_3|out[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_CTRL_3|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_3|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_3|out[4] .is_wysiwyg = "true";
defparam \register_CTRL_3|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~1 (
// Equation(s):
// \registerfile_MIPS|Decoder0~1_combout  = (\registerfile_MIPS|Decoder0~0_combout  & (!\register_CTRL_3|out [3] & \register_CTRL_3|out [4]))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Decoder0~0_combout ),
	.datac(\register_CTRL_3|out [3]),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~1 .lut_mask = 16'h0C00;
defparam \registerfile_MIPS|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N17
dffeas \registerfile_MIPS|register[22][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y60_N18
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~5 (
// Equation(s):
// \registerfile_MIPS|Decoder0~5_combout  = (\registerfile_MIPS|Decoder0~0_combout  & (\register_CTRL_3|out [3] & \register_CTRL_3|out [4]))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Decoder0~0_combout ),
	.datac(\register_CTRL_3|out [3]),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~5 .lut_mask = 16'hC000;
defparam \registerfile_MIPS|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y64_N11
dffeas \registerfile_MIPS|register[30][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~2 (
// Equation(s):
// \registerfile_MIPS|Decoder0~2_combout  = (!\register_CTRL_3|out [0] & (\register_CTRL_3|out [1] & (!\register_CTRL_3|out [2] & \register_CTRL_3|out [5])))

	.dataa(\register_CTRL_3|out [0]),
	.datab(\register_CTRL_3|out [1]),
	.datac(\register_CTRL_3|out [2]),
	.datad(\register_CTRL_3|out [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~2 .lut_mask = 16'h0400;
defparam \registerfile_MIPS|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N16
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~3 (
// Equation(s):
// \registerfile_MIPS|Decoder0~3_combout  = (\register_CTRL_3|out [3] & (\registerfile_MIPS|Decoder0~2_combout  & \register_CTRL_3|out [4]))

	.dataa(\register_CTRL_3|out [3]),
	.datab(\registerfile_MIPS|Decoder0~2_combout ),
	.datac(\register_CTRL_3|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~3 .lut_mask = 16'h8080;
defparam \registerfile_MIPS|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y64_N17
dffeas \registerfile_MIPS|register[26][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N26
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~4 (
// Equation(s):
// \registerfile_MIPS|Decoder0~4_combout  = (!\register_CTRL_3|out [3] & (\registerfile_MIPS|Decoder0~2_combout  & \register_CTRL_3|out [4]))

	.dataa(\register_CTRL_3|out [3]),
	.datab(\registerfile_MIPS|Decoder0~2_combout ),
	.datac(\register_CTRL_3|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~4 .lut_mask = 16'h4040;
defparam \registerfile_MIPS|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N25
dffeas \registerfile_MIPS|register[18][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~0 (
// Equation(s):
// \registerfile_MIPS|Mux63~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[26][0]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[18][0]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][0]~q ),
	.datad(\registerfile_MIPS|register[18][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~1 (
// Equation(s):
// \registerfile_MIPS|Mux63~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux63~0_combout  & ((\registerfile_MIPS|register[30][0]~q ))) # (!\registerfile_MIPS|Mux63~0_combout  & (\registerfile_MIPS|register[22][0]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux63~0_combout ))))

	.dataa(\registerfile_MIPS|register[22][0]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][0]~q ),
	.datad(\registerfile_MIPS|Mux63~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~20 (
// Equation(s):
// \registerfile_MIPS|Decoder0~20_combout  = (\register_CTRL_3|out [0] & (\register_CTRL_3|out [1] & (\register_CTRL_3|out [2] & \register_CTRL_3|out [5])))

	.dataa(\register_CTRL_3|out [0]),
	.datab(\register_CTRL_3|out [1]),
	.datac(\register_CTRL_3|out [2]),
	.datad(\register_CTRL_3|out [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~20 .lut_mask = 16'h8000;
defparam \registerfile_MIPS|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N24
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~23 (
// Equation(s):
// \registerfile_MIPS|Decoder0~23_combout  = (\register_CTRL_3|out [3] & (\register_CTRL_3|out [4] & \registerfile_MIPS|Decoder0~20_combout ))

	.dataa(\register_CTRL_3|out [3]),
	.datab(gnd),
	.datac(\register_CTRL_3|out [4]),
	.datad(\registerfile_MIPS|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~23 .lut_mask = 16'hA000;
defparam \registerfile_MIPS|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y63_N13
dffeas \registerfile_MIPS|register[31][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~18 (
// Equation(s):
// \registerfile_MIPS|Decoder0~18_combout  = (\register_CTRL_3|out [0] & (!\register_CTRL_3|out [2] & (\register_CTRL_3|out [1] & \register_CTRL_3|out [5])))

	.dataa(\register_CTRL_3|out [0]),
	.datab(\register_CTRL_3|out [2]),
	.datac(\register_CTRL_3|out [1]),
	.datad(\register_CTRL_3|out [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~18 .lut_mask = 16'h2000;
defparam \registerfile_MIPS|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N8
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~19 (
// Equation(s):
// \registerfile_MIPS|Decoder0~19_combout  = (\register_CTRL_3|out [4] & (\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~18_combout ))

	.dataa(\register_CTRL_3|out [4]),
	.datab(\register_CTRL_3|out [3]),
	.datac(gnd),
	.datad(\registerfile_MIPS|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~19 .lut_mask = 16'h8800;
defparam \registerfile_MIPS|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N17
dffeas \registerfile_MIPS|register[27][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N6
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~22 (
// Equation(s):
// \registerfile_MIPS|Decoder0~22_combout  = (!\register_CTRL_3|out [3] & (\register_CTRL_3|out [4] & \registerfile_MIPS|Decoder0~18_combout ))

	.dataa(\register_CTRL_3|out [3]),
	.datab(gnd),
	.datac(\register_CTRL_3|out [4]),
	.datad(\registerfile_MIPS|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~22 .lut_mask = 16'h5000;
defparam \registerfile_MIPS|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y60_N25
dffeas \registerfile_MIPS|register[19][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~7 (
// Equation(s):
// \registerfile_MIPS|Mux63~7_combout  = (instruction[18] & (((\registerfile_MIPS|register[23][0]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[19][0]~q  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[19][0]~q ),
	.datac(\registerfile_MIPS|register[23][0]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~8 (
// Equation(s):
// \registerfile_MIPS|Mux63~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux63~7_combout  & (\registerfile_MIPS|register[31][0]~q )) # (!\registerfile_MIPS|Mux63~7_combout  & ((\registerfile_MIPS|register[27][0]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux63~7_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[31][0]~q ),
	.datac(\registerfile_MIPS|register[27][0]~q ),
	.datad(\registerfile_MIPS|Mux63~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~8 (
// Equation(s):
// \registerfile_MIPS|Decoder0~8_combout  = (\register_CTRL_3|out [0] & (!\register_CTRL_3|out [1] & (\register_CTRL_3|out [2] & \register_CTRL_3|out [5])))

	.dataa(\register_CTRL_3|out [0]),
	.datab(\register_CTRL_3|out [1]),
	.datac(\register_CTRL_3|out [2]),
	.datad(\register_CTRL_3|out [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~8 .lut_mask = 16'h2000;
defparam \registerfile_MIPS|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~9 (
// Equation(s):
// \registerfile_MIPS|Decoder0~9_combout  = (!\register_CTRL_3|out [3] & (\registerfile_MIPS|Decoder0~8_combout  & \register_CTRL_3|out [4]))

	.dataa(\register_CTRL_3|out [3]),
	.datab(\registerfile_MIPS|Decoder0~8_combout ),
	.datac(gnd),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~9 .lut_mask = 16'h4400;
defparam \registerfile_MIPS|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y67_N3
dffeas \registerfile_MIPS|register[21][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~6 (
// Equation(s):
// \registerfile_MIPS|Decoder0~6_combout  = (\register_CTRL_3|out [0] & (!\register_CTRL_3|out [1] & (!\register_CTRL_3|out [2] & \register_CTRL_3|out [5])))

	.dataa(\register_CTRL_3|out [0]),
	.datab(\register_CTRL_3|out [1]),
	.datac(\register_CTRL_3|out [2]),
	.datad(\register_CTRL_3|out [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~6 .lut_mask = 16'h0200;
defparam \registerfile_MIPS|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~10 (
// Equation(s):
// \registerfile_MIPS|Decoder0~10_combout  = (\registerfile_MIPS|Decoder0~6_combout  & (!\register_CTRL_3|out [3] & \register_CTRL_3|out [4]))

	.dataa(\registerfile_MIPS|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\register_CTRL_3|out [3]),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~10 .lut_mask = 16'h0A00;
defparam \registerfile_MIPS|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y67_N9
dffeas \registerfile_MIPS|register[17][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~2 (
// Equation(s):
// \registerfile_MIPS|Mux63~2_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[21][0]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[17][0]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][0]~q ),
	.datad(\registerfile_MIPS|register[17][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~7 (
// Equation(s):
// \registerfile_MIPS|Decoder0~7_combout  = (\registerfile_MIPS|Decoder0~6_combout  & (\register_CTRL_3|out [3] & \register_CTRL_3|out [4]))

	.dataa(\registerfile_MIPS|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\register_CTRL_3|out [3]),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~7 .lut_mask = 16'hA000;
defparam \registerfile_MIPS|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y67_N1
dffeas \registerfile_MIPS|register[25][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~11 (
// Equation(s):
// \registerfile_MIPS|Decoder0~11_combout  = (\register_CTRL_3|out [3] & (\registerfile_MIPS|Decoder0~8_combout  & \register_CTRL_3|out [4]))

	.dataa(\register_CTRL_3|out [3]),
	.datab(\registerfile_MIPS|Decoder0~8_combout ),
	.datac(gnd),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~11 .lut_mask = 16'h8800;
defparam \registerfile_MIPS|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N25
dffeas \registerfile_MIPS|register[29][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~3 (
// Equation(s):
// \registerfile_MIPS|Mux63~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux63~2_combout  & ((\registerfile_MIPS|register[29][0]~q ))) # (!\registerfile_MIPS|Mux63~2_combout  & (\registerfile_MIPS|register[25][0]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux63~2_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux63~2_combout ),
	.datac(\registerfile_MIPS|register[25][0]~q ),
	.datad(\registerfile_MIPS|register[29][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~14 (
// Equation(s):
// \registerfile_MIPS|Decoder0~14_combout  = (!\register_CTRL_3|out [1] & (!\register_CTRL_3|out [2] & (!\register_CTRL_3|out [0] & \register_CTRL_3|out [5])))

	.dataa(\register_CTRL_3|out [1]),
	.datab(\register_CTRL_3|out [2]),
	.datac(\register_CTRL_3|out [0]),
	.datad(\register_CTRL_3|out [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~14 .lut_mask = 16'h0100;
defparam \registerfile_MIPS|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~15 (
// Equation(s):
// \registerfile_MIPS|Decoder0~15_combout  = (\register_CTRL_3|out [4] & (\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\register_CTRL_3|out [4]),
	.datac(\register_CTRL_3|out [3]),
	.datad(\registerfile_MIPS|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~15 .lut_mask = 16'hC000;
defparam \registerfile_MIPS|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y68_N1
dffeas \registerfile_MIPS|register[24][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~16 (
// Equation(s):
// \registerfile_MIPS|Decoder0~16_combout  = (\register_CTRL_3|out [4] & (!\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\register_CTRL_3|out [4]),
	.datac(\register_CTRL_3|out [3]),
	.datad(\registerfile_MIPS|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~16 .lut_mask = 16'h0C00;
defparam \registerfile_MIPS|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y68_N3
dffeas \registerfile_MIPS|register[16][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~4 (
// Equation(s):
// \registerfile_MIPS|Mux63~4_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[24][0]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[16][0]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][0]~q ),
	.datad(\registerfile_MIPS|register[16][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~12 (
// Equation(s):
// \registerfile_MIPS|Decoder0~12_combout  = (!\register_CTRL_3|out [0] & (!\register_CTRL_3|out [1] & (\register_CTRL_3|out [2] & \register_CTRL_3|out [5])))

	.dataa(\register_CTRL_3|out [0]),
	.datab(\register_CTRL_3|out [1]),
	.datac(\register_CTRL_3|out [2]),
	.datad(\register_CTRL_3|out [5]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~12 .lut_mask = 16'h1000;
defparam \registerfile_MIPS|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~13 (
// Equation(s):
// \registerfile_MIPS|Decoder0~13_combout  = (\register_CTRL_3|out [4] & (!\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\register_CTRL_3|out [4]),
	.datac(\register_CTRL_3|out [3]),
	.datad(\registerfile_MIPS|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~13 .lut_mask = 16'h0C00;
defparam \registerfile_MIPS|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N25
dffeas \registerfile_MIPS|register[20][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~17 (
// Equation(s):
// \registerfile_MIPS|Decoder0~17_combout  = (\register_CTRL_3|out [4] & (\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\register_CTRL_3|out [4]),
	.datac(\register_CTRL_3|out [3]),
	.datad(\registerfile_MIPS|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~17 .lut_mask = 16'hC000;
defparam \registerfile_MIPS|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N3
dffeas \registerfile_MIPS|register[28][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~5 (
// Equation(s):
// \registerfile_MIPS|Mux63~5_combout  = (\registerfile_MIPS|Mux63~4_combout  & (((\registerfile_MIPS|register[28][0]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux63~4_combout  & (instruction[18] & (\registerfile_MIPS|register[20][0]~q )))

	.dataa(\registerfile_MIPS|Mux63~4_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][0]~q ),
	.datad(\registerfile_MIPS|register[28][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~6 (
// Equation(s):
// \registerfile_MIPS|Mux63~6_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|Mux63~3_combout )) # (!instruction[16] & ((\registerfile_MIPS|Mux63~5_combout )))))

	.dataa(\registerfile_MIPS|Mux63~3_combout ),
	.datab(\registerfile_MIPS|Mux63~5_combout ),
	.datac(instruction[17]),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~6 .lut_mask = 16'hFA0C;
defparam \registerfile_MIPS|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~9 (
// Equation(s):
// \registerfile_MIPS|Mux63~9_combout  = (instruction[17] & ((\registerfile_MIPS|Mux63~6_combout  & ((\registerfile_MIPS|Mux63~8_combout ))) # (!\registerfile_MIPS|Mux63~6_combout  & (\registerfile_MIPS|Mux63~1_combout )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux63~6_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux63~1_combout ),
	.datac(\registerfile_MIPS|Mux63~8_combout ),
	.datad(\registerfile_MIPS|Mux63~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~9 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N2
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~24 (
// Equation(s):
// \registerfile_MIPS|Decoder0~24_combout  = (\register_CTRL_3|out [3] & (\registerfile_MIPS|Decoder0~2_combout  & !\register_CTRL_3|out [4]))

	.dataa(\register_CTRL_3|out [3]),
	.datab(\registerfile_MIPS|Decoder0~2_combout ),
	.datac(\register_CTRL_3|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~24 .lut_mask = 16'h0808;
defparam \registerfile_MIPS|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y68_N1
dffeas \registerfile_MIPS|register[10][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N2
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~27 (
// Equation(s):
// \registerfile_MIPS|Decoder0~27_combout  = (!\register_CTRL_3|out [4] & (\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~18_combout ))

	.dataa(\register_CTRL_3|out [4]),
	.datab(\register_CTRL_3|out [3]),
	.datac(gnd),
	.datad(\registerfile_MIPS|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~27 .lut_mask = 16'h4400;
defparam \registerfile_MIPS|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y68_N11
dffeas \registerfile_MIPS|register[11][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~26 (
// Equation(s):
// \registerfile_MIPS|Decoder0~26_combout  = (!\register_CTRL_3|out [4] & (\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\register_CTRL_3|out [4]),
	.datac(\register_CTRL_3|out [3]),
	.datad(\registerfile_MIPS|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~26 .lut_mask = 16'h3000;
defparam \registerfile_MIPS|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y68_N27
dffeas \registerfile_MIPS|register[8][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~25 (
// Equation(s):
// \registerfile_MIPS|Decoder0~25_combout  = (\registerfile_MIPS|Decoder0~6_combout  & (\register_CTRL_3|out [3] & !\register_CTRL_3|out [4]))

	.dataa(\registerfile_MIPS|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\register_CTRL_3|out [3]),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~25 .lut_mask = 16'h00A0;
defparam \registerfile_MIPS|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y68_N25
dffeas \registerfile_MIPS|register[9][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~10 (
// Equation(s):
// \registerfile_MIPS|Mux63~10_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[9][0]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[8][0]~q ))))

	.dataa(\registerfile_MIPS|register[8][0]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[9][0]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~10 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~11 (
// Equation(s):
// \registerfile_MIPS|Mux63~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux63~10_combout  & ((\registerfile_MIPS|register[11][0]~q ))) # (!\registerfile_MIPS|Mux63~10_combout  & (\registerfile_MIPS|register[10][0]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux63~10_combout ))))

	.dataa(\registerfile_MIPS|register[10][0]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[11][0]~q ),
	.datad(\registerfile_MIPS|Mux63~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~11 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~36 (
// Equation(s):
// \registerfile_MIPS|Decoder0~36_combout  = (\register_CTRL_3|out [3] & (\registerfile_MIPS|Decoder0~8_combout  & !\register_CTRL_3|out [4]))

	.dataa(\register_CTRL_3|out [3]),
	.datab(\registerfile_MIPS|Decoder0~8_combout ),
	.datac(gnd),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~36 .lut_mask = 16'h0088;
defparam \registerfile_MIPS|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y64_N17
dffeas \registerfile_MIPS|register[13][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~39 (
// Equation(s):
// \registerfile_MIPS|Decoder0~39_combout  = (\register_CTRL_3|out [3] & (!\register_CTRL_3|out [4] & \registerfile_MIPS|Decoder0~20_combout ))

	.dataa(\register_CTRL_3|out [3]),
	.datab(\register_CTRL_3|out [4]),
	.datac(gnd),
	.datad(\registerfile_MIPS|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~39 .lut_mask = 16'h2200;
defparam \registerfile_MIPS|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y64_N7
dffeas \registerfile_MIPS|register[15][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~38 (
// Equation(s):
// \registerfile_MIPS|Decoder0~38_combout  = (!\register_CTRL_3|out [4] & (\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\register_CTRL_3|out [4]),
	.datac(\register_CTRL_3|out [3]),
	.datad(\registerfile_MIPS|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~38 .lut_mask = 16'h3000;
defparam \registerfile_MIPS|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y66_N25
dffeas \registerfile_MIPS|register[12][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~37 (
// Equation(s):
// \registerfile_MIPS|Decoder0~37_combout  = (\registerfile_MIPS|Decoder0~0_combout  & (\register_CTRL_3|out [3] & !\register_CTRL_3|out [4]))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Decoder0~0_combout ),
	.datac(\register_CTRL_3|out [3]),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~37 .lut_mask = 16'h00C0;
defparam \registerfile_MIPS|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y66_N31
dffeas \registerfile_MIPS|register[14][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~17 (
// Equation(s):
// \registerfile_MIPS|Mux63~17_combout  = (instruction[17] & (((\registerfile_MIPS|register[14][0]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[12][0]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[12][0]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[14][0]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~17 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~18 (
// Equation(s):
// \registerfile_MIPS|Mux63~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux63~17_combout  & ((\registerfile_MIPS|register[15][0]~q ))) # (!\registerfile_MIPS|Mux63~17_combout  & (\registerfile_MIPS|register[13][0]~q )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux63~17_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[13][0]~q ),
	.datac(\registerfile_MIPS|register[15][0]~q ),
	.datad(\registerfile_MIPS|Mux63~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~18 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~33 (
// Equation(s):
// \registerfile_MIPS|Decoder0~33_combout  = (\registerfile_MIPS|Decoder0~6_combout  & (!\register_CTRL_3|out [3] & !\register_CTRL_3|out [4]))

	.dataa(\registerfile_MIPS|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\register_CTRL_3|out [3]),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~33 .lut_mask = 16'h000A;
defparam \registerfile_MIPS|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y66_N25
dffeas \registerfile_MIPS|register[1][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~34 (
// Equation(s):
// \registerfile_MIPS|Decoder0~34_combout  = (!\register_CTRL_3|out [4] & (!\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~14_combout ))

	.dataa(gnd),
	.datab(\register_CTRL_3|out [4]),
	.datac(\register_CTRL_3|out [3]),
	.datad(\registerfile_MIPS|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~34 .lut_mask = 16'h0300;
defparam \registerfile_MIPS|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y66_N9
dffeas \registerfile_MIPS|register[0][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~14 (
// Equation(s):
// \registerfile_MIPS|Mux63~14_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[1][0]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[0][0]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][0]~q ),
	.datad(\registerfile_MIPS|register[0][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~14 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N14
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~32 (
// Equation(s):
// \registerfile_MIPS|Decoder0~32_combout  = (!\register_CTRL_3|out [3] & (\registerfile_MIPS|Decoder0~2_combout  & !\register_CTRL_3|out [4]))

	.dataa(\register_CTRL_3|out [3]),
	.datab(\registerfile_MIPS|Decoder0~2_combout ),
	.datac(\register_CTRL_3|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~32 .lut_mask = 16'h0404;
defparam \registerfile_MIPS|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y66_N17
dffeas \registerfile_MIPS|register[2][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N28
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~35 (
// Equation(s):
// \registerfile_MIPS|Decoder0~35_combout  = (!\register_CTRL_3|out [4] & (!\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~18_combout ))

	.dataa(\register_CTRL_3|out [4]),
	.datab(\register_CTRL_3|out [3]),
	.datac(gnd),
	.datad(\registerfile_MIPS|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~35 .lut_mask = 16'h1100;
defparam \registerfile_MIPS|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y66_N19
dffeas \registerfile_MIPS|register[3][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~15 (
// Equation(s):
// \registerfile_MIPS|Mux63~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux63~14_combout  & ((\registerfile_MIPS|register[3][0]~q ))) # (!\registerfile_MIPS|Mux63~14_combout  & (\registerfile_MIPS|register[2][0]~q )))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux63~14_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux63~14_combout ),
	.datac(\registerfile_MIPS|register[2][0]~q ),
	.datad(\registerfile_MIPS|register[3][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~15 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N4
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~31 (
// Equation(s):
// \registerfile_MIPS|Decoder0~31_combout  = (!\register_CTRL_3|out [3] & (!\register_CTRL_3|out [4] & \registerfile_MIPS|Decoder0~20_combout ))

	.dataa(\register_CTRL_3|out [3]),
	.datab(gnd),
	.datac(\register_CTRL_3|out [4]),
	.datad(\registerfile_MIPS|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~31 .lut_mask = 16'h0500;
defparam \registerfile_MIPS|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y68_N3
dffeas \registerfile_MIPS|register[7][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~28 (
// Equation(s):
// \registerfile_MIPS|Decoder0~28_combout  = (!\register_CTRL_3|out [3] & (\registerfile_MIPS|Decoder0~8_combout  & !\register_CTRL_3|out [4]))

	.dataa(\register_CTRL_3|out [3]),
	.datab(\registerfile_MIPS|Decoder0~8_combout ),
	.datac(gnd),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~28 .lut_mask = 16'h0044;
defparam \registerfile_MIPS|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y68_N25
dffeas \registerfile_MIPS|register[5][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~30 (
// Equation(s):
// \registerfile_MIPS|Decoder0~30_combout  = (!\register_CTRL_3|out [4] & (!\register_CTRL_3|out [3] & \registerfile_MIPS|Decoder0~12_combout ))

	.dataa(gnd),
	.datab(\register_CTRL_3|out [4]),
	.datac(\register_CTRL_3|out [3]),
	.datad(\registerfile_MIPS|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~30 .lut_mask = 16'h0300;
defparam \registerfile_MIPS|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N19
dffeas \registerfile_MIPS|register[4][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~29 (
// Equation(s):
// \registerfile_MIPS|Decoder0~29_combout  = (\registerfile_MIPS|Decoder0~0_combout  & (!\register_CTRL_3|out [3] & !\register_CTRL_3|out [4]))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Decoder0~0_combout ),
	.datac(\register_CTRL_3|out [3]),
	.datad(\register_CTRL_3|out [4]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~29 .lut_mask = 16'h000C;
defparam \registerfile_MIPS|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N25
dffeas \registerfile_MIPS|register[6][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~12 (
// Equation(s):
// \registerfile_MIPS|Mux63~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[6][0]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[4][0]~q ))))

	.dataa(\registerfile_MIPS|register[4][0]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][0]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~13 (
// Equation(s):
// \registerfile_MIPS|Mux63~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux63~12_combout  & (\registerfile_MIPS|register[7][0]~q )) # (!\registerfile_MIPS|Mux63~12_combout  & ((\registerfile_MIPS|register[5][0]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux63~12_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[7][0]~q ),
	.datac(\registerfile_MIPS|register[5][0]~q ),
	.datad(\registerfile_MIPS|Mux63~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~13 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~16 (
// Equation(s):
// \registerfile_MIPS|Mux63~16_combout  = (instruction[18] & (((instruction[19]) # (\registerfile_MIPS|Mux63~13_combout )))) # (!instruction[18] & (\registerfile_MIPS|Mux63~15_combout  & (!instruction[19])))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux63~15_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux63~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~16 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~19 (
// Equation(s):
// \registerfile_MIPS|Mux63~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux63~16_combout  & ((\registerfile_MIPS|Mux63~18_combout ))) # (!\registerfile_MIPS|Mux63~16_combout  & (\registerfile_MIPS|Mux63~11_combout )))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux63~16_combout ))))

	.dataa(\registerfile_MIPS|Mux63~11_combout ),
	.datab(\registerfile_MIPS|Mux63~18_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux63~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~19 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux63~20 (
// Equation(s):
// \registerfile_MIPS|Mux63~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux63~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux63~19_combout )))

	.dataa(\registerfile_MIPS|Mux63~9_combout ),
	.datab(gnd),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux63~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux63~20 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y65_N7
dffeas \register_B_1|out[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux63~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[0] .is_wysiwyg = "true";
defparam \register_B_1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N30
cycloneiv_lcell_comb \output_register_B_1[0] (
// Equation(s):
// output_register_B_1[0] = LCELL(\register_B_1|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [0]),
	.cin(gnd),
	.combout(output_register_B_1[0]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[0] .lut_mask = 16'hFF00;
defparam \output_register_B_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y62_N25
dffeas \register_B_2|out[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[0] .is_wysiwyg = "true";
defparam \register_B_2|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N8
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~69 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~69_combout  = !\register_B_2|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_2|out [0]),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~69_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~69 .lut_mask = 16'h00FF;
defparam \datamemory_MIPS|MemoryRam~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y61_N13
dffeas \register_IMM|out[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(instruction[4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[4] .is_wysiwyg = "true";
defparam \register_IMM|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N6
cycloneiv_lcell_comb \control_MIPS|WideOr2~0 (
// Equation(s):
// \control_MIPS|WideOr2~0_combout  = (instruction[0]) # ((instruction[4] & ((instruction[2]) # (!instruction[1]))) # (!instruction[4] & ((instruction[1]))))

	.dataa(instruction[0]),
	.datab(instruction[4]),
	.datac(instruction[2]),
	.datad(instruction[1]),
	.cin(gnd),
	.combout(\control_MIPS|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|WideOr2~0 .lut_mask = 16'hFBEE;
defparam \control_MIPS|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y60_N14
cycloneiv_lcell_comb \control_MIPS|Selector2~3 (
// Equation(s):
// \control_MIPS|Selector2~3_combout  = (\control_MIPS|Selector2~2_combout  & (\control_MIPS|WideOr2~0_combout  & ((!\control_MIPS|Decoder1~0_combout ) # (!instruction[27])))) # (!\control_MIPS|Selector2~2_combout  & (((!\control_MIPS|Decoder1~0_combout )) # 
// (!instruction[27])))

	.dataa(\control_MIPS|Selector2~2_combout ),
	.datab(instruction[27]),
	.datac(\control_MIPS|Decoder1~0_combout ),
	.datad(\control_MIPS|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\control_MIPS|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_MIPS|Selector2~3 .lut_mask = 16'h3F15;
defparam \control_MIPS|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y60_N15
dffeas \register_CTRL_1|out[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\control_MIPS|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_CTRL_1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_CTRL_1|out[8] .is_wysiwyg = "true";
defparam \register_CTRL_1|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N22
cycloneiv_lcell_comb \output_register_ctrl_1[8] (
// Equation(s):
// output_register_ctrl_1[8] = LCELL(\register_CTRL_1|out [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_CTRL_1|out [8]),
	.cin(gnd),
	.combout(output_register_ctrl_1[8]),
	.cout());
// synopsys translate_off
defparam \output_register_ctrl_1[8] .lut_mask = 16'hFF00;
defparam \output_register_ctrl_1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N2
cycloneiv_lcell_comb \register_D_1|out[8]~1 (
// Equation(s):
// \register_D_1|out[8]~1_combout  = (!output_register_ctrl_1[11] & ((output_register_ctrl_1[8]) # (!output_register_ctrl_1[9])))

	.dataa(output_register_ctrl_1[11]),
	.datab(gnd),
	.datac(output_register_ctrl_1[8]),
	.datad(output_register_ctrl_1[9]),
	.cin(gnd),
	.combout(\register_D_1|out[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_D_1|out[8]~1 .lut_mask = 16'h5055;
defparam \register_D_1|out[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \CLK_MUL~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,CLK_MUL}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_MUL~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_MUL~clkctrl .clock_type = "global clock";
defparam \CLK_MUL~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N8
cycloneiv_lcell_comb \register_D_2|out[1]~feeder (
// Equation(s):
// \register_D_2|out[1]~feeder_combout  = output_register_D_1[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_D_1[1]),
	.cin(gnd),
	.combout(\register_D_2|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_D_2|out[1]~feeder .lut_mask = 16'hFF00;
defparam \register_D_2|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y63_N9
dffeas \register_D_2|out[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_D_2|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[1] .is_wysiwyg = "true";
defparam \register_D_2|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N2
cycloneiv_lcell_comb \register_D_2|out[2]~feeder (
// Equation(s):
// \register_D_2|out[2]~feeder_combout  = output_register_D_1[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_D_1[2]),
	.cin(gnd),
	.combout(\register_D_2|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_D_2|out[2]~feeder .lut_mask = 16'hFF00;
defparam \register_D_2|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y63_N3
dffeas \register_D_2|out[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_D_2|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[2] .is_wysiwyg = "true";
defparam \register_D_2|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y63_N21
dffeas \register_IMM|out[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(instruction[3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[3] .is_wysiwyg = "true";
defparam \register_IMM|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y63_N17
dffeas \register_D_2|out[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[3]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[3] .is_wysiwyg = "true";
defparam \register_D_2|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y65_N21
dffeas \register_D_2|out[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_D_1[6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[6] .is_wysiwyg = "true";
defparam \register_D_2|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N1
dffeas \registerfile_MIPS|register[10][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y68_N29
dffeas \registerfile_MIPS|register[11][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N19
dffeas \registerfile_MIPS|register[8][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y68_N11
dffeas \registerfile_MIPS|register[9][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~10 (
// Equation(s):
// \registerfile_MIPS|Mux57~10_combout  = (instruction[16] & (((\registerfile_MIPS|register[9][6]~q ) # (instruction[17])))) # (!instruction[16] & (\registerfile_MIPS|register[8][6]~q  & ((!instruction[17]))))

	.dataa(\registerfile_MIPS|register[8][6]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][6]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~10 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~11 (
// Equation(s):
// \registerfile_MIPS|Mux57~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux57~10_combout  & ((\registerfile_MIPS|register[11][6]~q ))) # (!\registerfile_MIPS|Mux57~10_combout  & (\registerfile_MIPS|register[10][6]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux57~10_combout ))))

	.dataa(\registerfile_MIPS|register[10][6]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[11][6]~q ),
	.datad(\registerfile_MIPS|Mux57~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~11 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y68_N27
dffeas \registerfile_MIPS|register[7][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y68_N9
dffeas \registerfile_MIPS|register[5][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N7
dffeas \registerfile_MIPS|register[4][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N21
dffeas \registerfile_MIPS|register[6][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~12 (
// Equation(s):
// \registerfile_MIPS|Mux57~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[6][6]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[4][6]~q ))))

	.dataa(\registerfile_MIPS|register[4][6]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][6]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~13 (
// Equation(s):
// \registerfile_MIPS|Mux57~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux57~12_combout  & (\registerfile_MIPS|register[7][6]~q )) # (!\registerfile_MIPS|Mux57~12_combout  & ((\registerfile_MIPS|register[5][6]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux57~12_combout ))))

	.dataa(\registerfile_MIPS|register[7][6]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][6]~q ),
	.datad(\registerfile_MIPS|Mux57~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y66_N7
dffeas \registerfile_MIPS|register[3][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y66_N13
dffeas \registerfile_MIPS|register[2][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y67_N9
dffeas \registerfile_MIPS|register[1][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y67_N19
dffeas \registerfile_MIPS|register[0][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~14 (
// Equation(s):
// \registerfile_MIPS|Mux57~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][6]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][6]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][6]~q ),
	.datad(\registerfile_MIPS|register[0][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~15 (
// Equation(s):
// \registerfile_MIPS|Mux57~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux57~14_combout  & (\registerfile_MIPS|register[3][6]~q )) # (!\registerfile_MIPS|Mux57~14_combout  & ((\registerfile_MIPS|register[2][6]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux57~14_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[3][6]~q ),
	.datac(\registerfile_MIPS|register[2][6]~q ),
	.datad(\registerfile_MIPS|Mux57~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~16 (
// Equation(s):
// \registerfile_MIPS|Mux57~16_combout  = (instruction[18] & ((\registerfile_MIPS|Mux57~13_combout ) # ((instruction[19])))) # (!instruction[18] & (((\registerfile_MIPS|Mux57~15_combout  & !instruction[19]))))

	.dataa(\registerfile_MIPS|Mux57~13_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|Mux57~15_combout ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~16 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y66_N13
dffeas \registerfile_MIPS|register[14][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y66_N7
dffeas \registerfile_MIPS|register[12][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~17 (
// Equation(s):
// \registerfile_MIPS|Mux57~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][6]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][6]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][6]~q ),
	.datad(\registerfile_MIPS|register[12][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y65_N23
dffeas \registerfile_MIPS|register[15][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y66_N25
dffeas \registerfile_MIPS|register[13][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~18 (
// Equation(s):
// \registerfile_MIPS|Mux57~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux57~17_combout  & (\registerfile_MIPS|register[15][6]~q )) # (!\registerfile_MIPS|Mux57~17_combout  & ((\registerfile_MIPS|register[13][6]~q ))))) # (!instruction[16] & 
// (\registerfile_MIPS|Mux57~17_combout ))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux57~17_combout ),
	.datac(\registerfile_MIPS|register[15][6]~q ),
	.datad(\registerfile_MIPS|register[13][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~18 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~19 (
// Equation(s):
// \registerfile_MIPS|Mux57~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux57~16_combout  & ((\registerfile_MIPS|Mux57~18_combout ))) # (!\registerfile_MIPS|Mux57~16_combout  & (\registerfile_MIPS|Mux57~11_combout )))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux57~16_combout ))))

	.dataa(\registerfile_MIPS|Mux57~11_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|Mux57~16_combout ),
	.datad(\registerfile_MIPS|Mux57~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~19 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N17
dffeas \registerfile_MIPS|register[22][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N31
dffeas \registerfile_MIPS|register[30][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N21
dffeas \registerfile_MIPS|register[26][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N3
dffeas \registerfile_MIPS|register[18][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~0 (
// Equation(s):
// \registerfile_MIPS|Mux57~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[26][6]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[18][6]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][6]~q ),
	.datad(\registerfile_MIPS|register[18][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~1 (
// Equation(s):
// \registerfile_MIPS|Mux57~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux57~0_combout  & ((\registerfile_MIPS|register[30][6]~q ))) # (!\registerfile_MIPS|Mux57~0_combout  & (\registerfile_MIPS|register[22][6]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux57~0_combout ))))

	.dataa(\registerfile_MIPS|register[22][6]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][6]~q ),
	.datad(\registerfile_MIPS|Mux57~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y67_N7
dffeas \registerfile_MIPS|register[17][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y67_N23
dffeas \registerfile_MIPS|register[21][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~2 (
// Equation(s):
// \registerfile_MIPS|Mux57~2_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[21][6]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[17][6]~q ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[17][6]~q ),
	.datac(\registerfile_MIPS|register[21][6]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~2 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y67_N21
dffeas \registerfile_MIPS|register[25][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y68_N17
dffeas \registerfile_MIPS|register[29][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~3 (
// Equation(s):
// \registerfile_MIPS|Mux57~3_combout  = (\registerfile_MIPS|Mux57~2_combout  & (((\registerfile_MIPS|register[29][6]~q )) # (!instruction[19]))) # (!\registerfile_MIPS|Mux57~2_combout  & (instruction[19] & (\registerfile_MIPS|register[25][6]~q )))

	.dataa(\registerfile_MIPS|Mux57~2_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[25][6]~q ),
	.datad(\registerfile_MIPS|register[29][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y68_N29
dffeas \registerfile_MIPS|register[24][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N23
dffeas \registerfile_MIPS|register[16][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~4 (
// Equation(s):
// \registerfile_MIPS|Mux57~4_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[24][6]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[16][6]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][6]~q ),
	.datad(\registerfile_MIPS|register[16][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N21
dffeas \registerfile_MIPS|register[20][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y67_N7
dffeas \registerfile_MIPS|register[28][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~5 (
// Equation(s):
// \registerfile_MIPS|Mux57~5_combout  = (\registerfile_MIPS|Mux57~4_combout  & (((\registerfile_MIPS|register[28][6]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux57~4_combout  & (instruction[18] & (\registerfile_MIPS|register[20][6]~q )))

	.dataa(\registerfile_MIPS|Mux57~4_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][6]~q ),
	.datad(\registerfile_MIPS|register[28][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~6 (
// Equation(s):
// \registerfile_MIPS|Mux57~6_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|Mux57~3_combout )) # (!instruction[16] & ((\registerfile_MIPS|Mux57~5_combout )))))

	.dataa(\registerfile_MIPS|Mux57~3_combout ),
	.datab(\registerfile_MIPS|Mux57~5_combout ),
	.datac(instruction[17]),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~6 .lut_mask = 16'hFA0C;
defparam \registerfile_MIPS|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N28
cycloneiv_lcell_comb \registerfile_MIPS|Decoder0~21 (
// Equation(s):
// \registerfile_MIPS|Decoder0~21_combout  = (!\register_CTRL_3|out [3] & (\register_CTRL_3|out [4] & \registerfile_MIPS|Decoder0~20_combout ))

	.dataa(\register_CTRL_3|out [3]),
	.datab(gnd),
	.datac(\register_CTRL_3|out [4]),
	.datad(\registerfile_MIPS|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Decoder0~21 .lut_mask = 16'h5000;
defparam \registerfile_MIPS|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N1
dffeas \registerfile_MIPS|register[23][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N27
dffeas \registerfile_MIPS|register[19][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~7 (
// Equation(s):
// \registerfile_MIPS|Mux57~7_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[23][6]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[19][6]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][6]~q ),
	.datad(\registerfile_MIPS|register[19][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N1
dffeas \registerfile_MIPS|register[31][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~8 (
// Equation(s):
// \registerfile_MIPS|Mux57~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux57~7_combout  & ((\registerfile_MIPS|register[31][6]~q ))) # (!\registerfile_MIPS|Mux57~7_combout  & (\registerfile_MIPS|register[27][6]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux57~7_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux57~7_combout ),
	.datac(\registerfile_MIPS|register[27][6]~q ),
	.datad(\registerfile_MIPS|register[31][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~9 (
// Equation(s):
// \registerfile_MIPS|Mux57~9_combout  = (instruction[17] & ((\registerfile_MIPS|Mux57~6_combout  & ((\registerfile_MIPS|Mux57~8_combout ))) # (!\registerfile_MIPS|Mux57~6_combout  & (\registerfile_MIPS|Mux57~1_combout )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux57~6_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux57~1_combout ),
	.datac(\registerfile_MIPS|Mux57~6_combout ),
	.datad(\registerfile_MIPS|Mux57~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~9 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux57~20 (
// Equation(s):
// \registerfile_MIPS|Mux57~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux57~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux57~19_combout ))

	.dataa(\registerfile_MIPS|Mux57~19_combout ),
	.datab(gnd),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux57~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux57~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux57~20 .lut_mask = 16'hFA0A;
defparam \registerfile_MIPS|Mux57~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y65_N11
dffeas \register_B_1|out[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux57~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[6] .is_wysiwyg = "true";
defparam \register_B_1|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N4
cycloneiv_lcell_comb \output_register_B_1[6] (
// Equation(s):
// output_register_B_1[6] = LCELL(\register_B_1|out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [6]),
	.cin(gnd),
	.combout(output_register_B_1[6]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[6] .lut_mask = 16'hFF00;
defparam \output_register_B_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y65_N17
dffeas \register_B_2|out[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[6] .is_wysiwyg = "true";
defparam \register_B_2|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N2
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~71 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~71_combout  = !\register_B_2|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_2|out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~71_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~71 .lut_mask = 16'h0F0F;
defparam \datamemory_MIPS|MemoryRam~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y64_N3
dffeas \datamemory_MIPS|MemoryRam~7 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\datamemory_MIPS|MemoryRam~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~7 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y62_N25
dffeas \register_B_2|out[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[7]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[7] .is_wysiwyg = "true";
defparam \register_B_2|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N0
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~72 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~72_combout  = !\register_B_2|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_2|out [7]),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~72_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~72 .lut_mask = 16'h00FF;
defparam \datamemory_MIPS|MemoryRam~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y64_N1
dffeas \datamemory_MIPS|MemoryRam~8 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\datamemory_MIPS|MemoryRam~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~8 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N8
cycloneiv_lcell_comb \multiplicador_MIPS|COUNT0|n[0]~6 (
// Equation(s):
// \multiplicador_MIPS|COUNT0|n[0]~6_combout  = \multiplicador_MIPS|COUNT0|n [0] $ (VCC)
// \multiplicador_MIPS|COUNT0|n[0]~7  = CARRY(\multiplicador_MIPS|COUNT0|n [0])

	.dataa(gnd),
	.datab(\multiplicador_MIPS|COUNT0|n [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\multiplicador_MIPS|COUNT0|n[0]~6_combout ),
	.cout(\multiplicador_MIPS|COUNT0|n[0]~7 ));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[0]~6 .lut_mask = 16'h33CC;
defparam \multiplicador_MIPS|COUNT0|n[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N12
cycloneiv_lcell_comb \multiplicador_MIPS|COUNT0|n[2]~11 (
// Equation(s):
// \multiplicador_MIPS|COUNT0|n[2]~11_combout  = (\multiplicador_MIPS|COUNT0|n [2] & (\multiplicador_MIPS|COUNT0|n[1]~10  $ (GND))) # (!\multiplicador_MIPS|COUNT0|n [2] & (!\multiplicador_MIPS|COUNT0|n[1]~10  & VCC))
// \multiplicador_MIPS|COUNT0|n[2]~12  = CARRY((\multiplicador_MIPS|COUNT0|n [2] & !\multiplicador_MIPS|COUNT0|n[1]~10 ))

	.dataa(gnd),
	.datab(\multiplicador_MIPS|COUNT0|n [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|COUNT0|n[1]~10 ),
	.combout(\multiplicador_MIPS|COUNT0|n[2]~11_combout ),
	.cout(\multiplicador_MIPS|COUNT0|n[2]~12 ));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[2]~11 .lut_mask = 16'hC30C;
defparam \multiplicador_MIPS|COUNT0|n[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N14
cycloneiv_lcell_comb \multiplicador_MIPS|COUNT0|n[3]~13 (
// Equation(s):
// \multiplicador_MIPS|COUNT0|n[3]~13_combout  = (\multiplicador_MIPS|COUNT0|n [3] & (!\multiplicador_MIPS|COUNT0|n[2]~12 )) # (!\multiplicador_MIPS|COUNT0|n [3] & ((\multiplicador_MIPS|COUNT0|n[2]~12 ) # (GND)))
// \multiplicador_MIPS|COUNT0|n[3]~14  = CARRY((!\multiplicador_MIPS|COUNT0|n[2]~12 ) # (!\multiplicador_MIPS|COUNT0|n [3]))

	.dataa(gnd),
	.datab(\multiplicador_MIPS|COUNT0|n [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|COUNT0|n[2]~12 ),
	.combout(\multiplicador_MIPS|COUNT0|n[3]~13_combout ),
	.cout(\multiplicador_MIPS|COUNT0|n[3]~14 ));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[3]~13 .lut_mask = 16'h3C3F;
defparam \multiplicador_MIPS|COUNT0|n[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N22
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N28
cycloneiv_lcell_comb \multiplicador_MIPS|COUNT0|n[2]~8 (
// Equation(s):
// \multiplicador_MIPS|COUNT0|n[2]~8_combout  = (\multiplicador_MIPS|COUNT0|n [4]) # ((\multiplicador_MIPS|COUNT0|n [5]) # ((\multiplicador_MIPS|CON0|Load~0_combout ) # (!\multiplicador_MIPS|COUNT0|Equal0~0_combout )))

	.dataa(\multiplicador_MIPS|COUNT0|n [4]),
	.datab(\multiplicador_MIPS|COUNT0|n [5]),
	.datac(\multiplicador_MIPS|COUNT0|Equal0~0_combout ),
	.datad(\multiplicador_MIPS|CON0|Load~0_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|COUNT0|n[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[2]~8 .lut_mask = 16'hFFEF;
defparam \multiplicador_MIPS|COUNT0|n[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y62_N15
dffeas \multiplicador_MIPS|COUNT0|n[3] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|COUNT0|n[3]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador_MIPS|CON0|Load~0_combout ),
	.ena(\multiplicador_MIPS|COUNT0|n[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|COUNT0|n [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[3] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|COUNT0|n[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N16
cycloneiv_lcell_comb \multiplicador_MIPS|COUNT0|n[4]~15 (
// Equation(s):
// \multiplicador_MIPS|COUNT0|n[4]~15_combout  = (\multiplicador_MIPS|COUNT0|n [4] & (\multiplicador_MIPS|COUNT0|n[3]~14  $ (GND))) # (!\multiplicador_MIPS|COUNT0|n [4] & (!\multiplicador_MIPS|COUNT0|n[3]~14  & VCC))
// \multiplicador_MIPS|COUNT0|n[4]~16  = CARRY((\multiplicador_MIPS|COUNT0|n [4] & !\multiplicador_MIPS|COUNT0|n[3]~14 ))

	.dataa(gnd),
	.datab(\multiplicador_MIPS|COUNT0|n [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|COUNT0|n[3]~14 ),
	.combout(\multiplicador_MIPS|COUNT0|n[4]~15_combout ),
	.cout(\multiplicador_MIPS|COUNT0|n[4]~16 ));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[4]~15 .lut_mask = 16'hC30C;
defparam \multiplicador_MIPS|COUNT0|n[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y62_N17
dffeas \multiplicador_MIPS|COUNT0|n[4] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|COUNT0|n[4]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador_MIPS|CON0|Load~0_combout ),
	.ena(\multiplicador_MIPS|COUNT0|n[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|COUNT0|n [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[4] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|COUNT0|n[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N18
cycloneiv_lcell_comb \multiplicador_MIPS|COUNT0|n[5]~17 (
// Equation(s):
// \multiplicador_MIPS|COUNT0|n[5]~17_combout  = \multiplicador_MIPS|COUNT0|n[4]~16  $ (\multiplicador_MIPS|COUNT0|n [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|COUNT0|n [5]),
	.cin(\multiplicador_MIPS|COUNT0|n[4]~16 ),
	.combout(\multiplicador_MIPS|COUNT0|n[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[5]~17 .lut_mask = 16'h0FF0;
defparam \multiplicador_MIPS|COUNT0|n[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y62_N19
dffeas \multiplicador_MIPS|COUNT0|n[5] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|COUNT0|n[5]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador_MIPS|CON0|Load~0_combout ),
	.ena(\multiplicador_MIPS|COUNT0|n[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|COUNT0|n [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[5] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|COUNT0|n[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N6
cycloneiv_lcell_comb \multiplicador_MIPS|CON0|state~11 (
// Equation(s):
// \multiplicador_MIPS|CON0|state~11_combout  = (((\multiplicador_MIPS|COUNT0|n [4]) # (!\multiplicador_MIPS|COUNT0|Equal0~0_combout )) # (!\multiplicador_MIPS|COUNT0|n [5])) # (!\multiplicador_MIPS|CON0|state.S2~q )

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(\multiplicador_MIPS|COUNT0|n [5]),
	.datac(\multiplicador_MIPS|COUNT0|Equal0~0_combout ),
	.datad(\multiplicador_MIPS|COUNT0|n [4]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|CON0|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|state~11 .lut_mask = 16'hFF7F;
defparam \multiplicador_MIPS|CON0|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y62_N7
dffeas \multiplicador_MIPS|CON0|state.S3 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|CON0|state~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|CON0|state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|state.S3 .is_wysiwyg = "true";
defparam \multiplicador_MIPS|CON0|state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N0
cycloneiv_lcell_comb \multiplicador_MIPS|CON0|Selector0~0 (
// Equation(s):
// \multiplicador_MIPS|CON0|Selector0~0_combout  = ((\multiplicador_MIPS|CON0|state.S0~q  & !output_register_ctrl_1[11])) # (!\multiplicador_MIPS|CON0|state.S3~q )

	.dataa(\multiplicador_MIPS|CON0|state.S3~q ),
	.datab(gnd),
	.datac(\multiplicador_MIPS|CON0|state.S0~q ),
	.datad(output_register_ctrl_1[11]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|CON0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|Selector0~0 .lut_mask = 16'h55F5;
defparam \multiplicador_MIPS|CON0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y62_N1
dffeas \multiplicador_MIPS|CON0|state.S0 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|CON0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|CON0|state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|state.S0 .is_wysiwyg = "true";
defparam \multiplicador_MIPS|CON0|state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N20
cycloneiv_lcell_comb \multiplicador_MIPS|CON0|Load~0 (
// Equation(s):
// \multiplicador_MIPS|CON0|Load~0_combout  = (\multiplicador_MIPS|CON0|state.S0~q  & output_register_ctrl_1[11])

	.dataa(gnd),
	.datab(\multiplicador_MIPS|CON0|state.S0~q ),
	.datac(gnd),
	.datad(output_register_ctrl_1[11]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|CON0|Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|Load~0 .lut_mask = 16'hCC00;
defparam \multiplicador_MIPS|CON0|Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y62_N9
dffeas \multiplicador_MIPS|COUNT0|n[0] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|COUNT0|n[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador_MIPS|CON0|Load~0_combout ),
	.ena(\multiplicador_MIPS|COUNT0|n[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|COUNT0|n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[0] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|COUNT0|n[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N10
cycloneiv_lcell_comb \multiplicador_MIPS|COUNT0|n[1]~9 (
// Equation(s):
// \multiplicador_MIPS|COUNT0|n[1]~9_combout  = (\multiplicador_MIPS|COUNT0|n [1] & (!\multiplicador_MIPS|COUNT0|n[0]~7 )) # (!\multiplicador_MIPS|COUNT0|n [1] & ((\multiplicador_MIPS|COUNT0|n[0]~7 ) # (GND)))
// \multiplicador_MIPS|COUNT0|n[1]~10  = CARRY((!\multiplicador_MIPS|COUNT0|n[0]~7 ) # (!\multiplicador_MIPS|COUNT0|n [1]))

	.dataa(\multiplicador_MIPS|COUNT0|n [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|COUNT0|n[0]~7 ),
	.combout(\multiplicador_MIPS|COUNT0|n[1]~9_combout ),
	.cout(\multiplicador_MIPS|COUNT0|n[1]~10 ));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[1]~9 .lut_mask = 16'h5A5F;
defparam \multiplicador_MIPS|COUNT0|n[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X89_Y62_N11
dffeas \multiplicador_MIPS|COUNT0|n[1] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|COUNT0|n[1]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador_MIPS|CON0|Load~0_combout ),
	.ena(\multiplicador_MIPS|COUNT0|n[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|COUNT0|n [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[1] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|COUNT0|n[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y62_N13
dffeas \multiplicador_MIPS|COUNT0|n[2] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|COUNT0|n[2]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\multiplicador_MIPS|CON0|Load~0_combout ),
	.ena(\multiplicador_MIPS|COUNT0|n[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|COUNT0|n [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|n[2] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|COUNT0|n[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N24
cycloneiv_lcell_comb \multiplicador_MIPS|COUNT0|Equal0~0 (
// Equation(s):
// \multiplicador_MIPS|COUNT0|Equal0~0_combout  = (!\multiplicador_MIPS|COUNT0|n [2] & (!\multiplicador_MIPS|COUNT0|n [3] & (!\multiplicador_MIPS|COUNT0|n [0] & !\multiplicador_MIPS|COUNT0|n [1])))

	.dataa(\multiplicador_MIPS|COUNT0|n [2]),
	.datab(\multiplicador_MIPS|COUNT0|n [3]),
	.datac(\multiplicador_MIPS|COUNT0|n [0]),
	.datad(\multiplicador_MIPS|COUNT0|n [1]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|COUNT0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|COUNT0|Equal0~0 .lut_mask = 16'h0001;
defparam \multiplicador_MIPS|COUNT0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N26
cycloneiv_lcell_comb \multiplicador_MIPS|CON0|Selector1~0 (
// Equation(s):
// \multiplicador_MIPS|CON0|Selector1~0_combout  = (\multiplicador_MIPS|COUNT0|n [4]) # (!\multiplicador_MIPS|COUNT0|n [5])

	.dataa(gnd),
	.datab(\multiplicador_MIPS|COUNT0|n [5]),
	.datac(gnd),
	.datad(\multiplicador_MIPS|COUNT0|n [4]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|CON0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|Selector1~0 .lut_mask = 16'hFF33;
defparam \multiplicador_MIPS|CON0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N4
cycloneiv_lcell_comb \multiplicador_MIPS|CON0|Selector1~1 (
// Equation(s):
// \multiplicador_MIPS|CON0|Selector1~1_combout  = (\multiplicador_MIPS|CON0|Load~0_combout ) # ((\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|CON0|Selector1~0_combout ) # (!\multiplicador_MIPS|COUNT0|Equal0~0_combout ))))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(\multiplicador_MIPS|COUNT0|Equal0~0_combout ),
	.datac(\multiplicador_MIPS|CON0|Selector1~0_combout ),
	.datad(\multiplicador_MIPS|CON0|Load~0_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|CON0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|Selector1~1 .lut_mask = 16'hFFA2;
defparam \multiplicador_MIPS|CON0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y62_N5
dffeas \multiplicador_MIPS|CON0|state.S1 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|CON0|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|CON0|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|state.S1 .is_wysiwyg = "true";
defparam \multiplicador_MIPS|CON0|state.S1 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y62_N7
dffeas \multiplicador_MIPS|CON0|state.S2 (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(gnd),
	.asdata(\multiplicador_MIPS|CON0|state.S1~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|CON0|state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|state.S2 .is_wysiwyg = "true";
defparam \multiplicador_MIPS|CON0|state.S2 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y61_N17
dffeas \register_B_2|out[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[10]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[10] .is_wysiwyg = "true";
defparam \register_B_2|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N12
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~75 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~75_combout  = !\register_B_2|out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_2|out [10]),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~75_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~75 .lut_mask = 16'h00FF;
defparam \datamemory_MIPS|MemoryRam~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y64_N13
dffeas \datamemory_MIPS|MemoryRam~11 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\datamemory_MIPS|MemoryRam~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~11 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y66_N27
dffeas \register_B_2|out[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[11]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[11] .is_wysiwyg = "true";
defparam \register_B_2|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y60_N31
dffeas \register_IMM|out[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[15]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[31] .is_wysiwyg = "true";
defparam \register_IMM|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N6
cycloneiv_lcell_comb \mux_Execute_1|X[17]~8 (
// Equation(s):
// \mux_Execute_1|X[17]~8_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[17])))

	.dataa(\register_IMM|out [31]),
	.datab(gnd),
	.datac(output_register_B_1[17]),
	.datad(output_register_ctrl_1[10]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[17]~8 .lut_mask = 16'hAAF0;
defparam \mux_Execute_1|X[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~53 (
// Equation(s):
// \alu_MIPS|Add0~53_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[17])))))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_B_1[17]),
	.datac(output_register_ctrl_1[8]),
	.datad(output_register_ctrl_1[10]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~53 .lut_mask = 16'h5A3C;
defparam \alu_MIPS|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N6
cycloneiv_lcell_comb \instruction[23] (
// Equation(s):
// instruction[23] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(instruction[23]),
	.cout());
// synopsys translate_off
defparam \instruction[23] .lut_mask = 16'hF000;
defparam \instruction[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y62_N25
dffeas \registerfile_MIPS|register[23][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N17
dffeas \registerfile_MIPS|register[31][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N7
dffeas \registerfile_MIPS|register[19][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N27
dffeas \registerfile_MIPS|register[27][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~7 (
// Equation(s):
// \registerfile_MIPS|Mux14~7_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[27][17]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[19][17]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][17]~q ),
	.datad(\registerfile_MIPS|register[27][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~8 (
// Equation(s):
// \registerfile_MIPS|Mux14~8_combout  = (instruction[23] & ((\registerfile_MIPS|Mux14~7_combout  & ((\registerfile_MIPS|register[31][17]~q ))) # (!\registerfile_MIPS|Mux14~7_combout  & (\registerfile_MIPS|register[23][17]~q )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux14~7_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[23][17]~q ),
	.datac(\registerfile_MIPS|register[31][17]~q ),
	.datad(\registerfile_MIPS|Mux14~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~8 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N18
cycloneiv_lcell_comb \instruction[21] (
// Equation(s):
// instruction[21] = LCELL((\IM_MIPS|instructionInt~0_q  & \IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21~portadataout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(instruction[21]),
	.cout());
// synopsys translate_off
defparam \instruction[21] .lut_mask = 16'hF000;
defparam \instruction[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N25
dffeas \registerfile_MIPS|register[29][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y67_N15
dffeas \registerfile_MIPS|register[17][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N15
dffeas \registerfile_MIPS|register[25][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~0 (
// Equation(s):
// \registerfile_MIPS|Mux14~0_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[25][17]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[17][17]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][17]~q ),
	.datad(\registerfile_MIPS|register[25][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y63_N23
dffeas \registerfile_MIPS|register[21][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~1 (
// Equation(s):
// \registerfile_MIPS|Mux14~1_combout  = (\registerfile_MIPS|Mux14~0_combout  & ((\registerfile_MIPS|register[29][17]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux14~0_combout  & (((\registerfile_MIPS|register[21][17]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|register[29][17]~q ),
	.datab(\registerfile_MIPS|Mux14~0_combout ),
	.datac(\registerfile_MIPS|register[21][17]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~1 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N28
cycloneiv_lcell_comb \instruction[22] (
// Equation(s):
// instruction[22] = LCELL((\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a22  & \IM_MIPS|instructionInt~0_q ))

	.dataa(gnd),
	.datab(\IM_MIPS|instructionInt_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\IM_MIPS|instructionInt~0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(instruction[22]),
	.cout());
// synopsys translate_off
defparam \instruction[22] .lut_mask = 16'hC0C0;
defparam \instruction[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y67_N21
dffeas \registerfile_MIPS|register[16][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y66_N29
dffeas \registerfile_MIPS|register[20][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~4 (
// Equation(s):
// \registerfile_MIPS|Mux14~4_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[20][17]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[16][17]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[16][17]~q ),
	.datad(\registerfile_MIPS|register[20][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y66_N9
dffeas \registerfile_MIPS|register[24][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N3
dffeas \registerfile_MIPS|register[28][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~5 (
// Equation(s):
// \registerfile_MIPS|Mux14~5_combout  = (\registerfile_MIPS|Mux14~4_combout  & (((\registerfile_MIPS|register[28][17]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux14~4_combout  & (\registerfile_MIPS|register[24][17]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux14~4_combout ),
	.datab(\registerfile_MIPS|register[24][17]~q ),
	.datac(\registerfile_MIPS|register[28][17]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~5 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N15
dffeas \registerfile_MIPS|register[18][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y61_N21
dffeas \registerfile_MIPS|register[22][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~2 (
// Equation(s):
// \registerfile_MIPS|Mux14~2_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[22][17]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[18][17]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][17]~q ),
	.datad(\registerfile_MIPS|register[22][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N31
dffeas \registerfile_MIPS|register[30][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N29
dffeas \registerfile_MIPS|register[26][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~3 (
// Equation(s):
// \registerfile_MIPS|Mux14~3_combout  = (\registerfile_MIPS|Mux14~2_combout  & (((\registerfile_MIPS|register[30][17]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux14~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[26][17]~q ))))

	.dataa(\registerfile_MIPS|Mux14~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[30][17]~q ),
	.datad(\registerfile_MIPS|register[26][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~6 (
// Equation(s):
// \registerfile_MIPS|Mux14~6_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|Mux14~3_combout )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|Mux14~5_combout )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|Mux14~5_combout ),
	.datad(\registerfile_MIPS|Mux14~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~6 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~9 (
// Equation(s):
// \registerfile_MIPS|Mux14~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux14~6_combout  & (\registerfile_MIPS|Mux14~8_combout )) # (!\registerfile_MIPS|Mux14~6_combout  & ((\registerfile_MIPS|Mux14~1_combout ))))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux14~6_combout ))))

	.dataa(\registerfile_MIPS|Mux14~8_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|Mux14~1_combout ),
	.datad(\registerfile_MIPS|Mux14~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~9 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y65_N27
dffeas \registerfile_MIPS|register[4][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N21
dffeas \registerfile_MIPS|register[5][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~10 (
// Equation(s):
// \registerfile_MIPS|Mux14~10_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[5][17]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[4][17]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][17]~q ),
	.datad(\registerfile_MIPS|register[5][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~10 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y65_N17
dffeas \registerfile_MIPS|register[6][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N31
dffeas \registerfile_MIPS|register[7][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~11 (
// Equation(s):
// \registerfile_MIPS|Mux14~11_combout  = (\registerfile_MIPS|Mux14~10_combout  & (((\registerfile_MIPS|register[7][17]~q )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux14~10_combout  & (instruction[22] & (\registerfile_MIPS|register[6][17]~q )))

	.dataa(\registerfile_MIPS|Mux14~10_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[6][17]~q ),
	.datad(\registerfile_MIPS|register[7][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~11 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N13
dffeas \registerfile_MIPS|register[9][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y70_N7
dffeas \registerfile_MIPS|register[11][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N31
dffeas \registerfile_MIPS|register[8][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N21
dffeas \registerfile_MIPS|register[10][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~12 (
// Equation(s):
// \registerfile_MIPS|Mux14~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[10][17]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[8][17]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][17]~q ),
	.datad(\registerfile_MIPS|register[10][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~13 (
// Equation(s):
// \registerfile_MIPS|Mux14~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux14~12_combout  & ((\registerfile_MIPS|register[11][17]~q ))) # (!\registerfile_MIPS|Mux14~12_combout  & (\registerfile_MIPS|register[9][17]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux14~12_combout ))))

	.dataa(\registerfile_MIPS|register[9][17]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[11][17]~q ),
	.datad(\registerfile_MIPS|Mux14~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~13 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y63_N19
dffeas \registerfile_MIPS|register[0][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N25
dffeas \registerfile_MIPS|register[2][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~14 (
// Equation(s):
// \registerfile_MIPS|Mux14~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][17]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][17]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][17]~q ),
	.datad(\registerfile_MIPS|register[2][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y63_N11
dffeas \registerfile_MIPS|register[1][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~15 (
// Equation(s):
// \registerfile_MIPS|Mux14~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux14~14_combout  & (\registerfile_MIPS|register[3][17]~q )) # (!\registerfile_MIPS|Mux14~14_combout  & ((\registerfile_MIPS|register[1][17]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux14~14_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux14~14_combout ),
	.datac(\registerfile_MIPS|register[3][17]~q ),
	.datad(\registerfile_MIPS|register[1][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~16 (
// Equation(s):
// \registerfile_MIPS|Mux14~16_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|Mux14~13_combout )) # (!instruction[24] & ((\registerfile_MIPS|Mux14~15_combout )))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux14~13_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux14~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~16 .lut_mask = 16'hE5E0;
defparam \registerfile_MIPS|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y64_N13
dffeas \registerfile_MIPS|register[13][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N23
dffeas \registerfile_MIPS|register[12][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~17 (
// Equation(s):
// \registerfile_MIPS|Mux14~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][17]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][17]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][17]~q ),
	.datac(\registerfile_MIPS|register[12][17]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N31
dffeas \registerfile_MIPS|register[15][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y67_N7
dffeas \registerfile_MIPS|register[14][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~18 (
// Equation(s):
// \registerfile_MIPS|Mux14~18_combout  = (\registerfile_MIPS|Mux14~17_combout  & ((\registerfile_MIPS|register[15][17]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux14~17_combout  & (((\registerfile_MIPS|register[14][17]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|Mux14~17_combout ),
	.datab(\registerfile_MIPS|register[15][17]~q ),
	.datac(\registerfile_MIPS|register[14][17]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~18 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~19 (
// Equation(s):
// \registerfile_MIPS|Mux14~19_combout  = (instruction[23] & ((\registerfile_MIPS|Mux14~16_combout  & ((\registerfile_MIPS|Mux14~18_combout ))) # (!\registerfile_MIPS|Mux14~16_combout  & (\registerfile_MIPS|Mux14~11_combout )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux14~16_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux14~11_combout ),
	.datac(\registerfile_MIPS|Mux14~16_combout ),
	.datad(\registerfile_MIPS|Mux14~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~19 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux14~20 (
// Equation(s):
// \registerfile_MIPS|Mux14~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux14~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux14~19_combout )))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux14~9_combout ),
	.datac(\registerfile_MIPS|Mux14~19_combout ),
	.datad(instruction[25]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux14~20 .lut_mask = 16'hCCF0;
defparam \registerfile_MIPS|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y65_N7
dffeas \register_A|out[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux14~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[17] .is_wysiwyg = "true";
defparam \register_A|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N2
cycloneiv_lcell_comb \output_register_A[17] (
// Equation(s):
// output_register_A[17] = LCELL(\register_A|out [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[17]),
	.cout());
// synopsys translate_off
defparam \output_register_A[17] .lut_mask = 16'hF0F0;
defparam \output_register_A[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~50 (
// Equation(s):
// \alu_MIPS|Add0~50_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[16])))))

	.dataa(output_register_ctrl_1[10]),
	.datab(\register_IMM|out [31]),
	.datac(output_register_ctrl_1[8]),
	.datad(output_register_B_1[16]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~50 .lut_mask = 16'h2D78;
defparam \alu_MIPS|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N17
dffeas \registerfile_MIPS|register[27][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N13
dffeas \registerfile_MIPS|register[19][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N19
dffeas \registerfile_MIPS|register[23][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~7 (
// Equation(s):
// \registerfile_MIPS|Mux15~7_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[23][16]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[19][16]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][16]~q ),
	.datad(\registerfile_MIPS|register[23][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N17
dffeas \registerfile_MIPS|register[31][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~8 (
// Equation(s):
// \registerfile_MIPS|Mux15~8_combout  = (\registerfile_MIPS|Mux15~7_combout  & (((\registerfile_MIPS|register[31][16]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux15~7_combout  & (\registerfile_MIPS|register[27][16]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|register[27][16]~q ),
	.datab(\registerfile_MIPS|Mux15~7_combout ),
	.datac(\registerfile_MIPS|register[31][16]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~8 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y67_N31
dffeas \registerfile_MIPS|register[18][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N29
dffeas \registerfile_MIPS|register[26][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~0 (
// Equation(s):
// \registerfile_MIPS|Mux15~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][16]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][16]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][16]~q ),
	.datad(\registerfile_MIPS|register[26][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y67_N13
dffeas \registerfile_MIPS|register[22][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N7
dffeas \registerfile_MIPS|register[30][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~1 (
// Equation(s):
// \registerfile_MIPS|Mux15~1_combout  = (\registerfile_MIPS|Mux15~0_combout  & (((\registerfile_MIPS|register[30][16]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux15~0_combout  & (instruction[23] & (\registerfile_MIPS|register[22][16]~q )))

	.dataa(\registerfile_MIPS|Mux15~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[22][16]~q ),
	.datad(\registerfile_MIPS|register[30][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y67_N5
dffeas \registerfile_MIPS|register[17][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N9
dffeas \registerfile_MIPS|register[21][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~2 (
// Equation(s):
// \registerfile_MIPS|Mux15~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][16]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][16]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][16]~q ),
	.datad(\registerfile_MIPS|register[21][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y66_N15
dffeas \registerfile_MIPS|register[29][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y66_N13
dffeas \registerfile_MIPS|register[25][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~3 (
// Equation(s):
// \registerfile_MIPS|Mux15~3_combout  = (\registerfile_MIPS|Mux15~2_combout  & (((\registerfile_MIPS|register[29][16]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux15~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[25][16]~q ))))

	.dataa(\registerfile_MIPS|Mux15~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[29][16]~q ),
	.datad(\registerfile_MIPS|register[25][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y65_N1
dffeas \registerfile_MIPS|register[20][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N11
dffeas \registerfile_MIPS|register[16][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N1
dffeas \registerfile_MIPS|register[24][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~4 (
// Equation(s):
// \registerfile_MIPS|Mux15~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][16]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][16]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][16]~q ),
	.datad(\registerfile_MIPS|register[24][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N21
dffeas \registerfile_MIPS|register[28][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~5 (
// Equation(s):
// \registerfile_MIPS|Mux15~5_combout  = (\registerfile_MIPS|Mux15~4_combout  & (((\registerfile_MIPS|register[28][16]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux15~4_combout  & (\registerfile_MIPS|register[20][16]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|register[20][16]~q ),
	.datab(\registerfile_MIPS|Mux15~4_combout ),
	.datac(\registerfile_MIPS|register[28][16]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~6 (
// Equation(s):
// \registerfile_MIPS|Mux15~6_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|Mux15~3_combout )) # (!instruction[21] & ((\registerfile_MIPS|Mux15~5_combout )))))

	.dataa(\registerfile_MIPS|Mux15~3_combout ),
	.datab(instruction[22]),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux15~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~6 .lut_mask = 16'hE3E0;
defparam \registerfile_MIPS|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~9 (
// Equation(s):
// \registerfile_MIPS|Mux15~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux15~6_combout  & (\registerfile_MIPS|Mux15~8_combout )) # (!\registerfile_MIPS|Mux15~6_combout  & ((\registerfile_MIPS|Mux15~1_combout ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux15~6_combout ))))

	.dataa(\registerfile_MIPS|Mux15~8_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|Mux15~1_combout ),
	.datad(\registerfile_MIPS|Mux15~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~9 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y66_N21
dffeas \registerfile_MIPS|register[12][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y66_N29
dffeas \registerfile_MIPS|register[14][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~17 (
// Equation(s):
// \registerfile_MIPS|Mux15~17_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[14][16]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[12][16]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][16]~q ),
	.datad(\registerfile_MIPS|register[14][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~17 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y66_N27
dffeas \registerfile_MIPS|register[13][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y63_N31
dffeas \registerfile_MIPS|register[15][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~18 (
// Equation(s):
// \registerfile_MIPS|Mux15~18_combout  = (instruction[21] & ((\registerfile_MIPS|Mux15~17_combout  & ((\registerfile_MIPS|register[15][16]~q ))) # (!\registerfile_MIPS|Mux15~17_combout  & (\registerfile_MIPS|register[13][16]~q )))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux15~17_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux15~17_combout ),
	.datac(\registerfile_MIPS|register[13][16]~q ),
	.datad(\registerfile_MIPS|register[15][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~18 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y68_N9
dffeas \registerfile_MIPS|register[6][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N11
dffeas \registerfile_MIPS|register[4][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~12 (
// Equation(s):
// \registerfile_MIPS|Mux15~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[6][16]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[4][16]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[6][16]~q ),
	.datac(\registerfile_MIPS|register[4][16]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N31
dffeas \registerfile_MIPS|register[7][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y68_N29
dffeas \registerfile_MIPS|register[5][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~13 (
// Equation(s):
// \registerfile_MIPS|Mux15~13_combout  = (\registerfile_MIPS|Mux15~12_combout  & (((\registerfile_MIPS|register[7][16]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux15~12_combout  & (instruction[21] & ((\registerfile_MIPS|register[5][16]~q ))))

	.dataa(\registerfile_MIPS|Mux15~12_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[7][16]~q ),
	.datad(\registerfile_MIPS|register[5][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~13 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y67_N9
dffeas \registerfile_MIPS|register[2][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y67_N27
dffeas \registerfile_MIPS|register[3][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N13
dffeas \registerfile_MIPS|register[0][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N11
dffeas \registerfile_MIPS|register[1][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~14 (
// Equation(s):
// \registerfile_MIPS|Mux15~14_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[1][16]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[0][16]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[0][16]~q ),
	.datad(\registerfile_MIPS|register[1][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~15 (
// Equation(s):
// \registerfile_MIPS|Mux15~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux15~14_combout  & ((\registerfile_MIPS|register[3][16]~q ))) # (!\registerfile_MIPS|Mux15~14_combout  & (\registerfile_MIPS|register[2][16]~q )))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux15~14_combout ))))

	.dataa(\registerfile_MIPS|register[2][16]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[3][16]~q ),
	.datad(\registerfile_MIPS|Mux15~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~15 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~16 (
// Equation(s):
// \registerfile_MIPS|Mux15~16_combout  = (instruction[23] & ((\registerfile_MIPS|Mux15~13_combout ) # ((instruction[24])))) # (!instruction[23] & (((!instruction[24] & \registerfile_MIPS|Mux15~15_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux15~13_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux15~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~16 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y68_N13
dffeas \registerfile_MIPS|register[8][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~10 (
// Equation(s):
// \registerfile_MIPS|Mux15~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[9][16]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[8][16]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][16]~q ),
	.datad(\registerfile_MIPS|register[9][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y68_N3
dffeas \registerfile_MIPS|register[10][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y68_N7
dffeas \registerfile_MIPS|register[11][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~11 (
// Equation(s):
// \registerfile_MIPS|Mux15~11_combout  = (\registerfile_MIPS|Mux15~10_combout  & (((\registerfile_MIPS|register[11][16]~q )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux15~10_combout  & (instruction[22] & (\registerfile_MIPS|register[10][16]~q )))

	.dataa(\registerfile_MIPS|Mux15~10_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[10][16]~q ),
	.datad(\registerfile_MIPS|register[11][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~11 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~19 (
// Equation(s):
// \registerfile_MIPS|Mux15~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux15~16_combout  & (\registerfile_MIPS|Mux15~18_combout )) # (!\registerfile_MIPS|Mux15~16_combout  & ((\registerfile_MIPS|Mux15~11_combout ))))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux15~16_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux15~18_combout ),
	.datac(\registerfile_MIPS|Mux15~16_combout ),
	.datad(\registerfile_MIPS|Mux15~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~19 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux15~20 (
// Equation(s):
// \registerfile_MIPS|Mux15~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux15~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux15~19_combout )))

	.dataa(gnd),
	.datab(instruction[25]),
	.datac(\registerfile_MIPS|Mux15~9_combout ),
	.datad(\registerfile_MIPS|Mux15~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux15~20 .lut_mask = 16'hF3C0;
defparam \registerfile_MIPS|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N1
dffeas \register_A|out[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux15~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[16] .is_wysiwyg = "true";
defparam \register_A|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N18
cycloneiv_lcell_comb \output_register_A[16] (
// Equation(s):
// output_register_A[16] = LCELL(\register_A|out [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[16]),
	.cout());
// synopsys translate_off
defparam \output_register_A[16] .lut_mask = 16'hF0F0;
defparam \output_register_A[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N6
cycloneiv_lcell_comb \alu_MIPS|Add0~47 (
// Equation(s):
// \alu_MIPS|Add0~47_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[15]))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_ctrl_1[10]),
	.datac(output_register_B_1[15]),
	.datad(\register_IMM|out [31]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~47 .lut_mask = 16'h569A;
defparam \alu_MIPS|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N27
dffeas \registerfile_MIPS|register[8][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N25
dffeas \registerfile_MIPS|register[10][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~12 (
// Equation(s):
// \registerfile_MIPS|Mux16~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[10][15]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[8][15]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][15]~q ),
	.datad(\registerfile_MIPS|register[10][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N27
dffeas \registerfile_MIPS|register[11][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y70_N17
dffeas \registerfile_MIPS|register[9][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~13 (
// Equation(s):
// \registerfile_MIPS|Mux16~13_combout  = (\registerfile_MIPS|Mux16~12_combout  & (((\registerfile_MIPS|register[11][15]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux16~12_combout  & (instruction[21] & ((\registerfile_MIPS|register[9][15]~q ))))

	.dataa(\registerfile_MIPS|Mux16~12_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[11][15]~q ),
	.datad(\registerfile_MIPS|register[9][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~13 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y63_N31
dffeas \registerfile_MIPS|register[0][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N13
dffeas \registerfile_MIPS|register[2][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~14 (
// Equation(s):
// \registerfile_MIPS|Mux16~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][15]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][15]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][15]~q ),
	.datad(\registerfile_MIPS|register[2][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y63_N29
dffeas \registerfile_MIPS|register[1][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~15 (
// Equation(s):
// \registerfile_MIPS|Mux16~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux16~14_combout  & (\registerfile_MIPS|register[3][15]~q )) # (!\registerfile_MIPS|Mux16~14_combout  & ((\registerfile_MIPS|register[1][15]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux16~14_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux16~14_combout ),
	.datac(\registerfile_MIPS|register[3][15]~q ),
	.datad(\registerfile_MIPS|register[1][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~16 (
// Equation(s):
// \registerfile_MIPS|Mux16~16_combout  = (instruction[24] & ((\registerfile_MIPS|Mux16~13_combout ) # ((instruction[23])))) # (!instruction[24] & (((!instruction[23] & \registerfile_MIPS|Mux16~15_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux16~13_combout ),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux16~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~16 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y64_N11
dffeas \registerfile_MIPS|register[13][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y66_N21
dffeas \registerfile_MIPS|register[12][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~17 (
// Equation(s):
// \registerfile_MIPS|Mux16~17_combout  = (instruction[21] & ((\registerfile_MIPS|register[13][15]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[12][15]~q  & !instruction[22]))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[13][15]~q ),
	.datac(\registerfile_MIPS|register[12][15]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~17 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y66_N19
dffeas \registerfile_MIPS|register[14][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y64_N7
dffeas \registerfile_MIPS|register[15][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~18 (
// Equation(s):
// \registerfile_MIPS|Mux16~18_combout  = (instruction[22] & ((\registerfile_MIPS|Mux16~17_combout  & ((\registerfile_MIPS|register[15][15]~q ))) # (!\registerfile_MIPS|Mux16~17_combout  & (\registerfile_MIPS|register[14][15]~q )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux16~17_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux16~17_combout ),
	.datac(\registerfile_MIPS|register[14][15]~q ),
	.datad(\registerfile_MIPS|register[15][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~18 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y68_N27
dffeas \registerfile_MIPS|register[4][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y68_N29
dffeas \registerfile_MIPS|register[5][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~10 (
// Equation(s):
// \registerfile_MIPS|Mux16~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[5][15]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[4][15]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][15]~q ),
	.datad(\registerfile_MIPS|register[5][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y68_N23
dffeas \registerfile_MIPS|register[7][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N25
dffeas \registerfile_MIPS|register[6][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~11 (
// Equation(s):
// \registerfile_MIPS|Mux16~11_combout  = (\registerfile_MIPS|Mux16~10_combout  & ((\registerfile_MIPS|register[7][15]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux16~10_combout  & (((\registerfile_MIPS|register[6][15]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|Mux16~10_combout ),
	.datab(\registerfile_MIPS|register[7][15]~q ),
	.datac(\registerfile_MIPS|register[6][15]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~11 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~19 (
// Equation(s):
// \registerfile_MIPS|Mux16~19_combout  = (\registerfile_MIPS|Mux16~16_combout  & (((\registerfile_MIPS|Mux16~18_combout )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux16~16_combout  & (instruction[23] & ((\registerfile_MIPS|Mux16~11_combout ))))

	.dataa(\registerfile_MIPS|Mux16~16_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|Mux16~18_combout ),
	.datad(\registerfile_MIPS|Mux16~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~19 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y62_N17
dffeas \registerfile_MIPS|register[16][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y66_N11
dffeas \registerfile_MIPS|register[20][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~4 (
// Equation(s):
// \registerfile_MIPS|Mux16~4_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[20][15]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[16][15]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][15]~q ),
	.datad(\registerfile_MIPS|register[20][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y66_N23
dffeas \registerfile_MIPS|register[28][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N21
dffeas \registerfile_MIPS|register[24][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~5 (
// Equation(s):
// \registerfile_MIPS|Mux16~5_combout  = (instruction[24] & ((\registerfile_MIPS|Mux16~4_combout  & (\registerfile_MIPS|register[28][15]~q )) # (!\registerfile_MIPS|Mux16~4_combout  & ((\registerfile_MIPS|register[24][15]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux16~4_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux16~4_combout ),
	.datac(\registerfile_MIPS|register[28][15]~q ),
	.datad(\registerfile_MIPS|register[24][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N9
dffeas \registerfile_MIPS|register[22][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y61_N27
dffeas \registerfile_MIPS|register[18][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~2 (
// Equation(s):
// \registerfile_MIPS|Mux16~2_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[22][15]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[18][15]~q )))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[22][15]~q ),
	.datac(\registerfile_MIPS|register[18][15]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~2 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N3
dffeas \registerfile_MIPS|register[30][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N25
dffeas \registerfile_MIPS|register[26][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~3 (
// Equation(s):
// \registerfile_MIPS|Mux16~3_combout  = (\registerfile_MIPS|Mux16~2_combout  & (((\registerfile_MIPS|register[30][15]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux16~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[26][15]~q ))))

	.dataa(\registerfile_MIPS|Mux16~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[30][15]~q ),
	.datad(\registerfile_MIPS|register[26][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~6 (
// Equation(s):
// \registerfile_MIPS|Mux16~6_combout  = (instruction[22] & (((instruction[21]) # (\registerfile_MIPS|Mux16~3_combout )))) # (!instruction[22] & (\registerfile_MIPS|Mux16~5_combout  & (!instruction[21])))

	.dataa(\registerfile_MIPS|Mux16~5_combout ),
	.datab(instruction[22]),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux16~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y67_N11
dffeas \registerfile_MIPS|register[17][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N3
dffeas \registerfile_MIPS|register[25][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~0 (
// Equation(s):
// \registerfile_MIPS|Mux16~0_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[25][15]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[17][15]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][15]~q ),
	.datad(\registerfile_MIPS|register[25][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N21
dffeas \registerfile_MIPS|register[29][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N31
dffeas \registerfile_MIPS|register[21][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~1 (
// Equation(s):
// \registerfile_MIPS|Mux16~1_combout  = (\registerfile_MIPS|Mux16~0_combout  & ((\registerfile_MIPS|register[29][15]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux16~0_combout  & (((\registerfile_MIPS|register[21][15]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|Mux16~0_combout ),
	.datab(\registerfile_MIPS|register[29][15]~q ),
	.datac(\registerfile_MIPS|register[21][15]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~1 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N11
dffeas \registerfile_MIPS|register[23][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y64_N1
dffeas \registerfile_MIPS|register[31][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N1
dffeas \registerfile_MIPS|register[27][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N31
dffeas \registerfile_MIPS|register[19][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~7 (
// Equation(s):
// \registerfile_MIPS|Mux16~7_combout  = (instruction[24] & ((\registerfile_MIPS|register[27][15]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[19][15]~q  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[27][15]~q ),
	.datac(\registerfile_MIPS|register[19][15]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~7 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~8 (
// Equation(s):
// \registerfile_MIPS|Mux16~8_combout  = (instruction[23] & ((\registerfile_MIPS|Mux16~7_combout  & ((\registerfile_MIPS|register[31][15]~q ))) # (!\registerfile_MIPS|Mux16~7_combout  & (\registerfile_MIPS|register[23][15]~q )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux16~7_combout ))))

	.dataa(\registerfile_MIPS|register[23][15]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[31][15]~q ),
	.datad(\registerfile_MIPS|Mux16~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~8 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~9 (
// Equation(s):
// \registerfile_MIPS|Mux16~9_combout  = (\registerfile_MIPS|Mux16~6_combout  & (((\registerfile_MIPS|Mux16~8_combout ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux16~6_combout  & (\registerfile_MIPS|Mux16~1_combout  & (instruction[21])))

	.dataa(\registerfile_MIPS|Mux16~6_combout ),
	.datab(\registerfile_MIPS|Mux16~1_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux16~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~9 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux16~20 (
// Equation(s):
// \registerfile_MIPS|Mux16~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux16~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux16~19_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux16~19_combout ),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux16~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux16~20 .lut_mask = 16'hFC0C;
defparam \registerfile_MIPS|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y64_N13
dffeas \register_A|out[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux16~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[15] .is_wysiwyg = "true";
defparam \register_A|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N12
cycloneiv_lcell_comb \output_register_A[15] (
// Equation(s):
// output_register_A[15] = LCELL(\register_A|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[15]),
	.cout());
// synopsys translate_off
defparam \output_register_A[15] .lut_mask = 16'hF0F0;
defparam \output_register_A[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N13
dffeas \register_IMM|out[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[14]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[14] .is_wysiwyg = "true";
defparam \register_IMM|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~44 (
// Equation(s):
// \alu_MIPS|Add0~44_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [14])) # (!output_register_ctrl_1[10] & ((output_register_B_1[14])))))

	.dataa(\register_IMM|out [14]),
	.datab(output_register_B_1[14]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_ctrl_1[8]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~44 .lut_mask = 16'h53AC;
defparam \alu_MIPS|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y65_N5
dffeas \registerfile_MIPS|register[20][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N11
dffeas \registerfile_MIPS|register[28][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N5
dffeas \registerfile_MIPS|register[24][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N15
dffeas \registerfile_MIPS|register[16][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~4 (
// Equation(s):
// \registerfile_MIPS|Mux17~4_combout  = (instruction[24] & ((\registerfile_MIPS|register[24][14]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[16][14]~q  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[24][14]~q ),
	.datac(\registerfile_MIPS|register[16][14]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~4 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~5 (
// Equation(s):
// \registerfile_MIPS|Mux17~5_combout  = (instruction[23] & ((\registerfile_MIPS|Mux17~4_combout  & ((\registerfile_MIPS|register[28][14]~q ))) # (!\registerfile_MIPS|Mux17~4_combout  & (\registerfile_MIPS|register[20][14]~q )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux17~4_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[20][14]~q ),
	.datac(\registerfile_MIPS|register[28][14]~q ),
	.datad(\registerfile_MIPS|Mux17~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~5 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y67_N17
dffeas \registerfile_MIPS|register[17][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N13
dffeas \registerfile_MIPS|register[21][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~2 (
// Equation(s):
// \registerfile_MIPS|Mux17~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][14]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][14]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][14]~q ),
	.datad(\registerfile_MIPS|register[21][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y66_N11
dffeas \registerfile_MIPS|register[29][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y66_N1
dffeas \registerfile_MIPS|register[25][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~3 (
// Equation(s):
// \registerfile_MIPS|Mux17~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux17~2_combout  & (\registerfile_MIPS|register[29][14]~q )) # (!\registerfile_MIPS|Mux17~2_combout  & ((\registerfile_MIPS|register[25][14]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux17~2_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux17~2_combout ),
	.datac(\registerfile_MIPS|register[29][14]~q ),
	.datad(\registerfile_MIPS|register[25][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~6 (
// Equation(s):
// \registerfile_MIPS|Mux17~6_combout  = (instruction[21] & (((instruction[22]) # (\registerfile_MIPS|Mux17~3_combout )))) # (!instruction[21] & (\registerfile_MIPS|Mux17~5_combout  & (!instruction[22])))

	.dataa(\registerfile_MIPS|Mux17~5_combout ),
	.datab(instruction[21]),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux17~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y67_N9
dffeas \registerfile_MIPS|register[26][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y65_N25
dffeas \registerfile_MIPS|register[18][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~0 (
// Equation(s):
// \registerfile_MIPS|Mux17~0_combout  = (instruction[24] & ((\registerfile_MIPS|register[26][14]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[18][14]~q  & !instruction[23]))))

	.dataa(\registerfile_MIPS|register[26][14]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[18][14]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~0 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y61_N25
dffeas \registerfile_MIPS|register[22][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y67_N19
dffeas \registerfile_MIPS|register[30][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y61_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~1 (
// Equation(s):
// \registerfile_MIPS|Mux17~1_combout  = (\registerfile_MIPS|Mux17~0_combout  & (((\registerfile_MIPS|register[30][14]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux17~0_combout  & (instruction[23] & (\registerfile_MIPS|register[22][14]~q )))

	.dataa(\registerfile_MIPS|Mux17~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[22][14]~q ),
	.datad(\registerfile_MIPS|register[30][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N21
dffeas \registerfile_MIPS|register[27][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y63_N1
dffeas \registerfile_MIPS|register[31][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N27
dffeas \registerfile_MIPS|register[19][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N31
dffeas \registerfile_MIPS|register[23][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~7 (
// Equation(s):
// \registerfile_MIPS|Mux17~7_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[23][14]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[19][14]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][14]~q ),
	.datad(\registerfile_MIPS|register[23][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~8 (
// Equation(s):
// \registerfile_MIPS|Mux17~8_combout  = (instruction[24] & ((\registerfile_MIPS|Mux17~7_combout  & ((\registerfile_MIPS|register[31][14]~q ))) # (!\registerfile_MIPS|Mux17~7_combout  & (\registerfile_MIPS|register[27][14]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux17~7_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[27][14]~q ),
	.datac(\registerfile_MIPS|register[31][14]~q ),
	.datad(\registerfile_MIPS|Mux17~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~8 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~9 (
// Equation(s):
// \registerfile_MIPS|Mux17~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux17~6_combout  & ((\registerfile_MIPS|Mux17~8_combout ))) # (!\registerfile_MIPS|Mux17~6_combout  & (\registerfile_MIPS|Mux17~1_combout )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux17~6_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux17~6_combout ),
	.datac(\registerfile_MIPS|Mux17~1_combout ),
	.datad(\registerfile_MIPS|Mux17~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~9 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N31
dffeas \registerfile_MIPS|register[4][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N29
dffeas \registerfile_MIPS|register[6][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~12 (
// Equation(s):
// \registerfile_MIPS|Mux17~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][14]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][14]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][14]~q ),
	.datad(\registerfile_MIPS|register[6][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N27
dffeas \registerfile_MIPS|register[7][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y68_N25
dffeas \registerfile_MIPS|register[5][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~13 (
// Equation(s):
// \registerfile_MIPS|Mux17~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux17~12_combout  & (\registerfile_MIPS|register[7][14]~q )) # (!\registerfile_MIPS|Mux17~12_combout  & ((\registerfile_MIPS|register[5][14]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux17~12_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux17~12_combout ),
	.datac(\registerfile_MIPS|register[7][14]~q ),
	.datad(\registerfile_MIPS|register[5][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~13 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y67_N27
dffeas \registerfile_MIPS|register[1][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y67_N13
dffeas \registerfile_MIPS|register[0][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~14 (
// Equation(s):
// \registerfile_MIPS|Mux17~14_combout  = (instruction[21] & ((\registerfile_MIPS|register[1][14]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[0][14]~q  & !instruction[22]))))

	.dataa(\registerfile_MIPS|register[1][14]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][14]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~14 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y67_N7
dffeas \registerfile_MIPS|register[3][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y67_N29
dffeas \registerfile_MIPS|register[2][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~15 (
// Equation(s):
// \registerfile_MIPS|Mux17~15_combout  = (\registerfile_MIPS|Mux17~14_combout  & (((\registerfile_MIPS|register[3][14]~q )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux17~14_combout  & (instruction[22] & ((\registerfile_MIPS|register[2][14]~q ))))

	.dataa(\registerfile_MIPS|Mux17~14_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[3][14]~q ),
	.datad(\registerfile_MIPS|register[2][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~15 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~16 (
// Equation(s):
// \registerfile_MIPS|Mux17~16_combout  = (instruction[23] & ((\registerfile_MIPS|Mux17~13_combout ) # ((instruction[24])))) # (!instruction[23] & (((!instruction[24] & \registerfile_MIPS|Mux17~15_combout ))))

	.dataa(\registerfile_MIPS|Mux17~13_combout ),
	.datab(instruction[23]),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux17~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~16 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y66_N17
dffeas \registerfile_MIPS|register[12][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~17 (
// Equation(s):
// \registerfile_MIPS|Mux17~17_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[14][14]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[12][14]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][14]~q ),
	.datad(\registerfile_MIPS|register[14][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~17 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y66_N21
dffeas \registerfile_MIPS|register[13][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y66_N7
dffeas \registerfile_MIPS|register[15][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~18 (
// Equation(s):
// \registerfile_MIPS|Mux17~18_combout  = (\registerfile_MIPS|Mux17~17_combout  & (((\registerfile_MIPS|register[15][14]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux17~17_combout  & (instruction[21] & (\registerfile_MIPS|register[13][14]~q )))

	.dataa(\registerfile_MIPS|Mux17~17_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[13][14]~q ),
	.datad(\registerfile_MIPS|register[15][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~18 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y68_N15
dffeas \registerfile_MIPS|register[11][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y68_N23
dffeas \registerfile_MIPS|register[10][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y68_N25
dffeas \registerfile_MIPS|register[8][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y68_N13
dffeas \registerfile_MIPS|register[9][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~10 (
// Equation(s):
// \registerfile_MIPS|Mux17~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[9][14]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[8][14]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][14]~q ),
	.datad(\registerfile_MIPS|register[9][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~11 (
// Equation(s):
// \registerfile_MIPS|Mux17~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux17~10_combout  & (\registerfile_MIPS|register[11][14]~q )) # (!\registerfile_MIPS|Mux17~10_combout  & ((\registerfile_MIPS|register[10][14]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux17~10_combout ))))

	.dataa(\registerfile_MIPS|register[11][14]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[10][14]~q ),
	.datad(\registerfile_MIPS|Mux17~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~11 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~19 (
// Equation(s):
// \registerfile_MIPS|Mux17~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux17~16_combout  & (\registerfile_MIPS|Mux17~18_combout )) # (!\registerfile_MIPS|Mux17~16_combout  & ((\registerfile_MIPS|Mux17~11_combout ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux17~16_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux17~16_combout ),
	.datac(\registerfile_MIPS|Mux17~18_combout ),
	.datad(\registerfile_MIPS|Mux17~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~19 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux17~20 (
// Equation(s):
// \registerfile_MIPS|Mux17~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux17~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux17~19_combout )))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux17~9_combout ),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux17~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux17~20 .lut_mask = 16'hCFC0;
defparam \registerfile_MIPS|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y60_N7
dffeas \register_A|out[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux17~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[14] .is_wysiwyg = "true";
defparam \register_A|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N6
cycloneiv_lcell_comb \output_register_A[14] (
// Equation(s):
// output_register_A[14] = LCELL(\register_A|out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[14]),
	.cout());
// synopsys translate_off
defparam \output_register_A[14] .lut_mask = 16'hF0F0;
defparam \output_register_A[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y62_N21
dffeas \register_IMM|out[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[13]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[13] .is_wysiwyg = "true";
defparam \register_IMM|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~41 (
// Equation(s):
// \alu_MIPS|Add0~41_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [13]))) # (!output_register_ctrl_1[10] & (output_register_B_1[13]))))

	.dataa(output_register_ctrl_1[10]),
	.datab(output_register_B_1[13]),
	.datac(output_register_ctrl_1[8]),
	.datad(\register_IMM|out [13]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~41 .lut_mask = 16'h1EB4;
defparam \alu_MIPS|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N23
dffeas \registerfile_MIPS|register[27][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N13
dffeas \registerfile_MIPS|register[19][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~7 (
// Equation(s):
// \registerfile_MIPS|Mux18~7_combout  = (instruction[24] & ((\registerfile_MIPS|register[27][13]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[19][13]~q  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[27][13]~q ),
	.datac(\registerfile_MIPS|register[19][13]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~7 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N15
dffeas \registerfile_MIPS|register[31][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N13
dffeas \registerfile_MIPS|register[23][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~8 (
// Equation(s):
// \registerfile_MIPS|Mux18~8_combout  = (\registerfile_MIPS|Mux18~7_combout  & (((\registerfile_MIPS|register[31][13]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux18~7_combout  & (instruction[23] & ((\registerfile_MIPS|register[23][13]~q ))))

	.dataa(\registerfile_MIPS|Mux18~7_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[31][13]~q ),
	.datad(\registerfile_MIPS|register[23][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~8 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N9
dffeas \registerfile_MIPS|register[29][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N19
dffeas \registerfile_MIPS|register[21][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y67_N31
dffeas \registerfile_MIPS|register[17][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N31
dffeas \registerfile_MIPS|register[25][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~0 (
// Equation(s):
// \registerfile_MIPS|Mux18~0_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[25][13]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[17][13]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][13]~q ),
	.datad(\registerfile_MIPS|register[25][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~1 (
// Equation(s):
// \registerfile_MIPS|Mux18~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux18~0_combout  & (\registerfile_MIPS|register[29][13]~q )) # (!\registerfile_MIPS|Mux18~0_combout  & ((\registerfile_MIPS|register[21][13]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux18~0_combout ))))

	.dataa(\registerfile_MIPS|register[29][13]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[21][13]~q ),
	.datad(\registerfile_MIPS|Mux18~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N15
dffeas \registerfile_MIPS|register[16][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y66_N9
dffeas \registerfile_MIPS|register[20][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~4 (
// Equation(s):
// \registerfile_MIPS|Mux18~4_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[20][13]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[16][13]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][13]~q ),
	.datad(\registerfile_MIPS|register[20][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y66_N27
dffeas \registerfile_MIPS|register[28][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N25
dffeas \registerfile_MIPS|register[24][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~5 (
// Equation(s):
// \registerfile_MIPS|Mux18~5_combout  = (\registerfile_MIPS|Mux18~4_combout  & (((\registerfile_MIPS|register[28][13]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux18~4_combout  & (instruction[24] & ((\registerfile_MIPS|register[24][13]~q ))))

	.dataa(\registerfile_MIPS|Mux18~4_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][13]~q ),
	.datad(\registerfile_MIPS|register[24][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N23
dffeas \registerfile_MIPS|register[22][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N5
dffeas \registerfile_MIPS|register[18][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~2 (
// Equation(s):
// \registerfile_MIPS|Mux18~2_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[22][13]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[18][13]~q )))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[22][13]~q ),
	.datac(\registerfile_MIPS|register[18][13]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~2 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N27
dffeas \registerfile_MIPS|register[30][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y62_N1
dffeas \registerfile_MIPS|register[26][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~3 (
// Equation(s):
// \registerfile_MIPS|Mux18~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux18~2_combout  & (\registerfile_MIPS|register[30][13]~q )) # (!\registerfile_MIPS|Mux18~2_combout  & ((\registerfile_MIPS|register[26][13]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux18~2_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux18~2_combout ),
	.datac(\registerfile_MIPS|register[30][13]~q ),
	.datad(\registerfile_MIPS|register[26][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~6 (
// Equation(s):
// \registerfile_MIPS|Mux18~6_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|Mux18~3_combout )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|Mux18~5_combout )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|Mux18~5_combout ),
	.datad(\registerfile_MIPS|Mux18~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~6 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~9 (
// Equation(s):
// \registerfile_MIPS|Mux18~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux18~6_combout  & (\registerfile_MIPS|Mux18~8_combout )) # (!\registerfile_MIPS|Mux18~6_combout  & ((\registerfile_MIPS|Mux18~1_combout ))))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux18~6_combout ))))

	.dataa(\registerfile_MIPS|Mux18~8_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|Mux18~1_combout ),
	.datad(\registerfile_MIPS|Mux18~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~9 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y70_N9
dffeas \registerfile_MIPS|register[10][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~12 (
// Equation(s):
// \registerfile_MIPS|Mux18~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[10][13]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[8][13]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[10][13]~q ),
	.datac(\registerfile_MIPS|register[8][13]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y70_N3
dffeas \registerfile_MIPS|register[11][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y70_N1
dffeas \registerfile_MIPS|register[9][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~13 (
// Equation(s):
// \registerfile_MIPS|Mux18~13_combout  = (\registerfile_MIPS|Mux18~12_combout  & (((\registerfile_MIPS|register[11][13]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux18~12_combout  & (instruction[21] & ((\registerfile_MIPS|register[9][13]~q ))))

	.dataa(\registerfile_MIPS|Mux18~12_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[11][13]~q ),
	.datad(\registerfile_MIPS|register[9][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~13 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y63_N9
dffeas \registerfile_MIPS|register[1][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y63_N3
dffeas \registerfile_MIPS|register[3][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N9
dffeas \registerfile_MIPS|register[2][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N11
dffeas \registerfile_MIPS|register[0][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~14 (
// Equation(s):
// \registerfile_MIPS|Mux18~14_combout  = (instruction[22] & ((\registerfile_MIPS|register[2][13]~q ) # ((instruction[21])))) # (!instruction[22] & (((\registerfile_MIPS|register[0][13]~q  & !instruction[21]))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[2][13]~q ),
	.datac(\registerfile_MIPS|register[0][13]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~14 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~15 (
// Equation(s):
// \registerfile_MIPS|Mux18~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux18~14_combout  & ((\registerfile_MIPS|register[3][13]~q ))) # (!\registerfile_MIPS|Mux18~14_combout  & (\registerfile_MIPS|register[1][13]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux18~14_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[1][13]~q ),
	.datac(\registerfile_MIPS|register[3][13]~q ),
	.datad(\registerfile_MIPS|Mux18~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~15 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~16 (
// Equation(s):
// \registerfile_MIPS|Mux18~16_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|Mux18~13_combout )) # (!instruction[24] & ((\registerfile_MIPS|Mux18~15_combout )))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|Mux18~13_combout ),
	.datad(\registerfile_MIPS|Mux18~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~16 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y68_N27
dffeas \registerfile_MIPS|register[7][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y62_N25
dffeas \registerfile_MIPS|register[6][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y68_N1
dffeas \registerfile_MIPS|register[5][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N7
dffeas \registerfile_MIPS|register[4][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~10 (
// Equation(s):
// \registerfile_MIPS|Mux18~10_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[5][13]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[4][13]~q )))))

	.dataa(\registerfile_MIPS|register[5][13]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][13]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~10 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~11 (
// Equation(s):
// \registerfile_MIPS|Mux18~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux18~10_combout  & (\registerfile_MIPS|register[7][13]~q )) # (!\registerfile_MIPS|Mux18~10_combout  & ((\registerfile_MIPS|register[6][13]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux18~10_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[7][13]~q ),
	.datac(\registerfile_MIPS|register[6][13]~q ),
	.datad(\registerfile_MIPS|Mux18~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~11 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N13
dffeas \registerfile_MIPS|register[15][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y67_N1
dffeas \registerfile_MIPS|register[13][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y67_N19
dffeas \registerfile_MIPS|register[12][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~17 (
// Equation(s):
// \registerfile_MIPS|Mux18~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][13]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][13]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][13]~q ),
	.datac(\registerfile_MIPS|register[12][13]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N19
dffeas \registerfile_MIPS|register[14][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~18 (
// Equation(s):
// \registerfile_MIPS|Mux18~18_combout  = (\registerfile_MIPS|Mux18~17_combout  & ((\registerfile_MIPS|register[15][13]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux18~17_combout  & (((\registerfile_MIPS|register[14][13]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|register[15][13]~q ),
	.datab(\registerfile_MIPS|Mux18~17_combout ),
	.datac(\registerfile_MIPS|register[14][13]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~18 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~19 (
// Equation(s):
// \registerfile_MIPS|Mux18~19_combout  = (\registerfile_MIPS|Mux18~16_combout  & (((\registerfile_MIPS|Mux18~18_combout ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux18~16_combout  & (\registerfile_MIPS|Mux18~11_combout  & (instruction[23])))

	.dataa(\registerfile_MIPS|Mux18~16_combout ),
	.datab(\registerfile_MIPS|Mux18~11_combout ),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux18~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~19 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux18~20 (
// Equation(s):
// \registerfile_MIPS|Mux18~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux18~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux18~19_combout )))

	.dataa(\registerfile_MIPS|Mux18~9_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux18~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux18~20 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y62_N29
dffeas \register_A|out[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux18~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[13] .is_wysiwyg = "true";
defparam \register_A|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N28
cycloneiv_lcell_comb \output_register_A[13] (
// Equation(s):
// output_register_A[13] = LCELL(\register_A|out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[13]),
	.cout());
// synopsys translate_off
defparam \output_register_A[13] .lut_mask = 16'hF0F0;
defparam \output_register_A[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y66_N13
dffeas \registerfile_MIPS|register[14][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~17 (
// Equation(s):
// \registerfile_MIPS|Mux19~17_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[14][12]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[12][12]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][12]~q ),
	.datad(\registerfile_MIPS|register[14][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~17 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y66_N5
dffeas \registerfile_MIPS|register[15][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y66_N3
dffeas \registerfile_MIPS|register[13][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~18 (
// Equation(s):
// \registerfile_MIPS|Mux19~18_combout  = (\registerfile_MIPS|Mux19~17_combout  & ((\registerfile_MIPS|register[15][12]~q ) # ((!instruction[21])))) # (!\registerfile_MIPS|Mux19~17_combout  & (((\registerfile_MIPS|register[13][12]~q  & instruction[21]))))

	.dataa(\registerfile_MIPS|Mux19~17_combout ),
	.datab(\registerfile_MIPS|register[15][12]~q ),
	.datac(\registerfile_MIPS|register[13][12]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~18 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y68_N19
dffeas \registerfile_MIPS|register[11][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y68_N27
dffeas \registerfile_MIPS|register[10][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y68_N25
dffeas \registerfile_MIPS|register[9][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y68_N29
dffeas \registerfile_MIPS|register[8][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~10 (
// Equation(s):
// \registerfile_MIPS|Mux19~10_combout  = (instruction[21] & ((\registerfile_MIPS|register[9][12]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[8][12]~q  & !instruction[22]))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[9][12]~q ),
	.datac(\registerfile_MIPS|register[8][12]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~10 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~11 (
// Equation(s):
// \registerfile_MIPS|Mux19~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux19~10_combout  & (\registerfile_MIPS|register[11][12]~q )) # (!\registerfile_MIPS|Mux19~10_combout  & ((\registerfile_MIPS|register[10][12]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux19~10_combout ))))

	.dataa(\registerfile_MIPS|register[11][12]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[10][12]~q ),
	.datad(\registerfile_MIPS|Mux19~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~11 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N11
dffeas \registerfile_MIPS|register[4][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N17
dffeas \registerfile_MIPS|register[6][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~12 (
// Equation(s):
// \registerfile_MIPS|Mux19~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][12]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][12]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][12]~q ),
	.datad(\registerfile_MIPS|register[6][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N5
dffeas \registerfile_MIPS|register[5][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y68_N15
dffeas \registerfile_MIPS|register[7][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~13 (
// Equation(s):
// \registerfile_MIPS|Mux19~13_combout  = (\registerfile_MIPS|Mux19~12_combout  & (((\registerfile_MIPS|register[7][12]~q ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux19~12_combout  & (\registerfile_MIPS|register[5][12]~q  & ((instruction[21]))))

	.dataa(\registerfile_MIPS|Mux19~12_combout ),
	.datab(\registerfile_MIPS|register[5][12]~q ),
	.datac(\registerfile_MIPS|register[7][12]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~13 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y67_N29
dffeas \registerfile_MIPS|register[1][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y67_N15
dffeas \registerfile_MIPS|register[0][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~14 (
// Equation(s):
// \registerfile_MIPS|Mux19~14_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[1][12]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[0][12]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[1][12]~q ),
	.datac(\registerfile_MIPS|register[0][12]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~14 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y67_N3
dffeas \registerfile_MIPS|register[3][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y67_N17
dffeas \registerfile_MIPS|register[2][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~15 (
// Equation(s):
// \registerfile_MIPS|Mux19~15_combout  = (\registerfile_MIPS|Mux19~14_combout  & (((\registerfile_MIPS|register[3][12]~q )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux19~14_combout  & (instruction[22] & ((\registerfile_MIPS|register[2][12]~q ))))

	.dataa(\registerfile_MIPS|Mux19~14_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[3][12]~q ),
	.datad(\registerfile_MIPS|register[2][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~15 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~16 (
// Equation(s):
// \registerfile_MIPS|Mux19~16_combout  = (instruction[23] & ((\registerfile_MIPS|Mux19~13_combout ) # ((instruction[24])))) # (!instruction[23] & (((!instruction[24] & \registerfile_MIPS|Mux19~15_combout ))))

	.dataa(\registerfile_MIPS|Mux19~13_combout ),
	.datab(instruction[23]),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux19~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~16 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~19 (
// Equation(s):
// \registerfile_MIPS|Mux19~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux19~16_combout  & (\registerfile_MIPS|Mux19~18_combout )) # (!\registerfile_MIPS|Mux19~16_combout  & ((\registerfile_MIPS|Mux19~11_combout ))))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux19~16_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux19~18_combout ),
	.datac(\registerfile_MIPS|Mux19~11_combout ),
	.datad(\registerfile_MIPS|Mux19~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~19 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y66_N15
dffeas \registerfile_MIPS|register[21][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N17
dffeas \registerfile_MIPS|register[17][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~2 (
// Equation(s):
// \registerfile_MIPS|Mux19~2_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[21][12]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[17][12]~q )))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[21][12]~q ),
	.datac(\registerfile_MIPS|register[17][12]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~2 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y66_N23
dffeas \registerfile_MIPS|register[29][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y66_N29
dffeas \registerfile_MIPS|register[25][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~3 (
// Equation(s):
// \registerfile_MIPS|Mux19~3_combout  = (\registerfile_MIPS|Mux19~2_combout  & (((\registerfile_MIPS|register[29][12]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux19~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[25][12]~q ))))

	.dataa(\registerfile_MIPS|Mux19~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[29][12]~q ),
	.datad(\registerfile_MIPS|register[25][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y65_N27
dffeas \registerfile_MIPS|register[20][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N19
dffeas \registerfile_MIPS|register[16][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N25
dffeas \registerfile_MIPS|register[24][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~4 (
// Equation(s):
// \registerfile_MIPS|Mux19~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][12]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][12]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][12]~q ),
	.datad(\registerfile_MIPS|register[24][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N17
dffeas \registerfile_MIPS|register[28][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~5 (
// Equation(s):
// \registerfile_MIPS|Mux19~5_combout  = (\registerfile_MIPS|Mux19~4_combout  & (((\registerfile_MIPS|register[28][12]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux19~4_combout  & (\registerfile_MIPS|register[20][12]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|register[20][12]~q ),
	.datab(\registerfile_MIPS|Mux19~4_combout ),
	.datac(\registerfile_MIPS|register[28][12]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~6 (
// Equation(s):
// \registerfile_MIPS|Mux19~6_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|Mux19~3_combout )))) # (!instruction[21] & (!instruction[22] & ((\registerfile_MIPS|Mux19~5_combout ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|Mux19~3_combout ),
	.datad(\registerfile_MIPS|Mux19~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~6 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N7
dffeas \registerfile_MIPS|register[23][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N17
dffeas \registerfile_MIPS|register[19][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~7 (
// Equation(s):
// \registerfile_MIPS|Mux19~7_combout  = (instruction[23] & ((\registerfile_MIPS|register[23][12]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[19][12]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[23][12]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][12]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~7 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N27
dffeas \registerfile_MIPS|register[31][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y65_N29
dffeas \registerfile_MIPS|register[27][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~8 (
// Equation(s):
// \registerfile_MIPS|Mux19~8_combout  = (instruction[24] & ((\registerfile_MIPS|Mux19~7_combout  & (\registerfile_MIPS|register[31][12]~q )) # (!\registerfile_MIPS|Mux19~7_combout  & ((\registerfile_MIPS|register[27][12]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux19~7_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux19~7_combout ),
	.datac(\registerfile_MIPS|register[31][12]~q ),
	.datad(\registerfile_MIPS|register[27][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~8 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N19
dffeas \registerfile_MIPS|register[18][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N1
dffeas \registerfile_MIPS|register[26][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~0 (
// Equation(s):
// \registerfile_MIPS|Mux19~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][12]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][12]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][12]~q ),
	.datad(\registerfile_MIPS|register[26][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y64_N3
dffeas \registerfile_MIPS|register[30][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N13
dffeas \registerfile_MIPS|register[22][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~1 (
// Equation(s):
// \registerfile_MIPS|Mux19~1_combout  = (\registerfile_MIPS|Mux19~0_combout  & ((\registerfile_MIPS|register[30][12]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux19~0_combout  & (((\registerfile_MIPS|register[22][12]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|Mux19~0_combout ),
	.datab(\registerfile_MIPS|register[30][12]~q ),
	.datac(\registerfile_MIPS|register[22][12]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~1 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~9 (
// Equation(s):
// \registerfile_MIPS|Mux19~9_combout  = (\registerfile_MIPS|Mux19~6_combout  & (((\registerfile_MIPS|Mux19~8_combout )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux19~6_combout  & (instruction[22] & ((\registerfile_MIPS|Mux19~1_combout ))))

	.dataa(\registerfile_MIPS|Mux19~6_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|Mux19~8_combout ),
	.datad(\registerfile_MIPS|Mux19~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~9 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux19~20 (
// Equation(s):
// \registerfile_MIPS|Mux19~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux19~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux19~19_combout ))

	.dataa(\registerfile_MIPS|Mux19~19_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux19~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux19~20 .lut_mask = 16'hFA0A;
defparam \registerfile_MIPS|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y68_N17
dffeas \register_A|out[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux19~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[12] .is_wysiwyg = "true";
defparam \register_A|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N16
cycloneiv_lcell_comb \output_register_A[12] (
// Equation(s):
// output_register_A[12] = LCELL(\register_A|out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[12]),
	.cout());
// synopsys translate_off
defparam \output_register_A[12] .lut_mask = 16'hF0F0;
defparam \output_register_A[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y60_N11
dffeas \register_IMM|out[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[12]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[12] .is_wysiwyg = "true";
defparam \register_IMM|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N8
cycloneiv_lcell_comb \alu_MIPS|Add0~38 (
// Equation(s):
// \alu_MIPS|Add0~38_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [12]))) # (!output_register_ctrl_1[10] & (output_register_B_1[12]))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_ctrl_1[10]),
	.datac(output_register_B_1[12]),
	.datad(\register_IMM|out [12]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~38 .lut_mask = 16'h569A;
defparam \alu_MIPS|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~0 (
// Equation(s):
// \alu_MIPS|Add0~0_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [11])) # (!output_register_ctrl_1[10] & ((output_register_B_1[11])))))

	.dataa(output_register_ctrl_1[8]),
	.datab(\register_IMM|out [11]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[11]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~0 .lut_mask = 16'h656A;
defparam \alu_MIPS|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y68_N15
dffeas \registerfile_MIPS|register[7][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N19
dffeas \registerfile_MIPS|register[6][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N29
dffeas \registerfile_MIPS|register[4][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y68_N13
dffeas \registerfile_MIPS|register[5][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~10 (
// Equation(s):
// \registerfile_MIPS|Mux20~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[5][11]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[4][11]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][11]~q ),
	.datad(\registerfile_MIPS|register[5][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~11 (
// Equation(s):
// \registerfile_MIPS|Mux20~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux20~10_combout  & (\registerfile_MIPS|register[7][11]~q )) # (!\registerfile_MIPS|Mux20~10_combout  & ((\registerfile_MIPS|register[6][11]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux20~10_combout ))))

	.dataa(\registerfile_MIPS|register[7][11]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[6][11]~q ),
	.datad(\registerfile_MIPS|Mux20~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~11 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y67_N21
dffeas \registerfile_MIPS|register[13][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~17 (
// Equation(s):
// \registerfile_MIPS|Mux20~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][11]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][11]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][11]~q ),
	.datac(\registerfile_MIPS|register[12][11]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N9
dffeas \registerfile_MIPS|register[14][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y67_N9
dffeas \registerfile_MIPS|register[15][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~18 (
// Equation(s):
// \registerfile_MIPS|Mux20~18_combout  = (instruction[22] & ((\registerfile_MIPS|Mux20~17_combout  & ((\registerfile_MIPS|register[15][11]~q ))) # (!\registerfile_MIPS|Mux20~17_combout  & (\registerfile_MIPS|register[14][11]~q )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux20~17_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux20~17_combout ),
	.datac(\registerfile_MIPS|register[14][11]~q ),
	.datad(\registerfile_MIPS|register[15][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~18 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y70_N21
dffeas \registerfile_MIPS|register[10][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N31
dffeas \registerfile_MIPS|register[8][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~12 (
// Equation(s):
// \registerfile_MIPS|Mux20~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[10][11]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[8][11]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[10][11]~q ),
	.datac(\registerfile_MIPS|register[8][11]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N17
dffeas \registerfile_MIPS|register[11][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y68_N31
dffeas \registerfile_MIPS|register[9][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~13 (
// Equation(s):
// \registerfile_MIPS|Mux20~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux20~12_combout  & (\registerfile_MIPS|register[11][11]~q )) # (!\registerfile_MIPS|Mux20~12_combout  & ((\registerfile_MIPS|register[9][11]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux20~12_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux20~12_combout ),
	.datac(\registerfile_MIPS|register[11][11]~q ),
	.datad(\registerfile_MIPS|register[9][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~13 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y66_N5
dffeas \registerfile_MIPS|register[0][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y66_N3
dffeas \registerfile_MIPS|register[2][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~14 (
// Equation(s):
// \registerfile_MIPS|Mux20~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][11]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][11]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][11]~q ),
	.datad(\registerfile_MIPS|register[2][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N27
dffeas \registerfile_MIPS|register[3][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N9
dffeas \registerfile_MIPS|register[1][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~15 (
// Equation(s):
// \registerfile_MIPS|Mux20~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux20~14_combout  & (\registerfile_MIPS|register[3][11]~q )) # (!\registerfile_MIPS|Mux20~14_combout  & ((\registerfile_MIPS|register[1][11]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux20~14_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux20~14_combout ),
	.datac(\registerfile_MIPS|register[3][11]~q ),
	.datad(\registerfile_MIPS|register[1][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~16 (
// Equation(s):
// \registerfile_MIPS|Mux20~16_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|Mux20~13_combout )))) # (!instruction[24] & (!instruction[23] & ((\registerfile_MIPS|Mux20~15_combout ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|Mux20~13_combout ),
	.datad(\registerfile_MIPS|Mux20~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~16 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~19 (
// Equation(s):
// \registerfile_MIPS|Mux20~19_combout  = (\registerfile_MIPS|Mux20~16_combout  & (((\registerfile_MIPS|Mux20~18_combout ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux20~16_combout  & (\registerfile_MIPS|Mux20~11_combout  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux20~11_combout ),
	.datab(\registerfile_MIPS|Mux20~18_combout ),
	.datac(\registerfile_MIPS|Mux20~16_combout ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~19 .lut_mask = 16'hCAF0;
defparam \registerfile_MIPS|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N13
dffeas \registerfile_MIPS|register[29][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N5
dffeas \registerfile_MIPS|register[21][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N25
dffeas \registerfile_MIPS|register[17][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N19
dffeas \registerfile_MIPS|register[25][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~0 (
// Equation(s):
// \registerfile_MIPS|Mux20~0_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[25][11]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[17][11]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][11]~q ),
	.datad(\registerfile_MIPS|register[25][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~1 (
// Equation(s):
// \registerfile_MIPS|Mux20~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux20~0_combout  & (\registerfile_MIPS|register[29][11]~q )) # (!\registerfile_MIPS|Mux20~0_combout  & ((\registerfile_MIPS|register[21][11]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux20~0_combout ))))

	.dataa(\registerfile_MIPS|register[29][11]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[21][11]~q ),
	.datad(\registerfile_MIPS|Mux20~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y60_N11
dffeas \registerfile_MIPS|register[19][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N5
dffeas \registerfile_MIPS|register[27][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~7 (
// Equation(s):
// \registerfile_MIPS|Mux20~7_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[27][11]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[19][11]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][11]~q ),
	.datad(\registerfile_MIPS|register[27][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N21
dffeas \registerfile_MIPS|register[23][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y62_N17
dffeas \registerfile_MIPS|register[31][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~8 (
// Equation(s):
// \registerfile_MIPS|Mux20~8_combout  = (\registerfile_MIPS|Mux20~7_combout  & (((\registerfile_MIPS|register[31][11]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux20~7_combout  & (\registerfile_MIPS|register[23][11]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux20~7_combout ),
	.datab(\registerfile_MIPS|register[23][11]~q ),
	.datac(\registerfile_MIPS|register[31][11]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~8 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y67_N3
dffeas \registerfile_MIPS|register[16][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y67_N29
dffeas \registerfile_MIPS|register[20][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~4 (
// Equation(s):
// \registerfile_MIPS|Mux20~4_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[20][11]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[16][11]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[16][11]~q ),
	.datad(\registerfile_MIPS|register[20][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y66_N5
dffeas \registerfile_MIPS|register[24][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N15
dffeas \registerfile_MIPS|register[28][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~5 (
// Equation(s):
// \registerfile_MIPS|Mux20~5_combout  = (\registerfile_MIPS|Mux20~4_combout  & (((\registerfile_MIPS|register[28][11]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux20~4_combout  & (\registerfile_MIPS|register[24][11]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux20~4_combout ),
	.datab(\registerfile_MIPS|register[24][11]~q ),
	.datac(\registerfile_MIPS|register[28][11]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~5 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N5
dffeas \registerfile_MIPS|register[22][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N9
dffeas \registerfile_MIPS|register[18][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~2 (
// Equation(s):
// \registerfile_MIPS|Mux20~2_combout  = (instruction[23] & ((\registerfile_MIPS|register[22][11]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[18][11]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[22][11]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][11]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~2 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N5
dffeas \registerfile_MIPS|register[26][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y62_N15
dffeas \registerfile_MIPS|register[30][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~3 (
// Equation(s):
// \registerfile_MIPS|Mux20~3_combout  = (\registerfile_MIPS|Mux20~2_combout  & (((\registerfile_MIPS|register[30][11]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux20~2_combout  & (\registerfile_MIPS|register[26][11]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux20~2_combout ),
	.datab(\registerfile_MIPS|register[26][11]~q ),
	.datac(\registerfile_MIPS|register[30][11]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~6 (
// Equation(s):
// \registerfile_MIPS|Mux20~6_combout  = (instruction[22] & (((instruction[21]) # (\registerfile_MIPS|Mux20~3_combout )))) # (!instruction[22] & (\registerfile_MIPS|Mux20~5_combout  & (!instruction[21])))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux20~5_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux20~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~6 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~9 (
// Equation(s):
// \registerfile_MIPS|Mux20~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux20~6_combout  & ((\registerfile_MIPS|Mux20~8_combout ))) # (!\registerfile_MIPS|Mux20~6_combout  & (\registerfile_MIPS|Mux20~1_combout )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux20~6_combout ))))

	.dataa(\registerfile_MIPS|Mux20~1_combout ),
	.datab(\registerfile_MIPS|Mux20~8_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux20~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux20~20 (
// Equation(s):
// \registerfile_MIPS|Mux20~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux20~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux20~19_combout ))

	.dataa(gnd),
	.datab(instruction[25]),
	.datac(\registerfile_MIPS|Mux20~19_combout ),
	.datad(\registerfile_MIPS|Mux20~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux20~20 .lut_mask = 16'hFC30;
defparam \registerfile_MIPS|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y62_N1
dffeas \register_A|out[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux20~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[11] .is_wysiwyg = "true";
defparam \register_A|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N0
cycloneiv_lcell_comb \output_register_A[11] (
// Equation(s):
// output_register_A[11] = LCELL(\register_A|out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[11]),
	.cout());
// synopsys translate_off
defparam \output_register_A[11] .lut_mask = 16'hF0F0;
defparam \output_register_A[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y61_N25
dffeas \register_IMM|out[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[10]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[10] .is_wysiwyg = "true";
defparam \register_IMM|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N2
cycloneiv_lcell_comb \alu_MIPS|Add0~1 (
// Equation(s):
// \alu_MIPS|Add0~1_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [10]))) # (!output_register_ctrl_1[10] & (output_register_B_1[10]))))

	.dataa(output_register_ctrl_1[10]),
	.datab(output_register_B_1[10]),
	.datac(output_register_ctrl_1[8]),
	.datad(\register_IMM|out [10]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~1 .lut_mask = 16'h1EB4;
defparam \alu_MIPS|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y64_N5
dffeas \registerfile_MIPS|register[26][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y67_N11
dffeas \registerfile_MIPS|register[18][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~0 (
// Equation(s):
// \registerfile_MIPS|Mux21~0_combout  = (instruction[24] & ((\registerfile_MIPS|register[26][10]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[18][10]~q  & !instruction[23]))))

	.dataa(\registerfile_MIPS|register[26][10]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[18][10]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~0 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y67_N1
dffeas \registerfile_MIPS|register[22][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N23
dffeas \registerfile_MIPS|register[30][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~1 (
// Equation(s):
// \registerfile_MIPS|Mux21~1_combout  = (\registerfile_MIPS|Mux21~0_combout  & (((\registerfile_MIPS|register[30][10]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux21~0_combout  & (instruction[23] & (\registerfile_MIPS|register[22][10]~q )))

	.dataa(\registerfile_MIPS|Mux21~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[22][10]~q ),
	.datad(\registerfile_MIPS|register[30][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y68_N7
dffeas \registerfile_MIPS|register[16][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N21
dffeas \registerfile_MIPS|register[24][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~4 (
// Equation(s):
// \registerfile_MIPS|Mux21~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][10]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][10]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][10]~q ),
	.datad(\registerfile_MIPS|register[24][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N9
dffeas \registerfile_MIPS|register[28][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y65_N25
dffeas \registerfile_MIPS|register[20][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~5 (
// Equation(s):
// \registerfile_MIPS|Mux21~5_combout  = (instruction[23] & ((\registerfile_MIPS|Mux21~4_combout  & (\registerfile_MIPS|register[28][10]~q )) # (!\registerfile_MIPS|Mux21~4_combout  & ((\registerfile_MIPS|register[20][10]~q ))))) # (!instruction[23] & 
// (\registerfile_MIPS|Mux21~4_combout ))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux21~4_combout ),
	.datac(\registerfile_MIPS|register[28][10]~q ),
	.datad(\registerfile_MIPS|register[20][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y66_N17
dffeas \registerfile_MIPS|register[25][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y66_N19
dffeas \registerfile_MIPS|register[29][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y67_N29
dffeas \registerfile_MIPS|register[17][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y68_N11
dffeas \registerfile_MIPS|register[21][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~2 (
// Equation(s):
// \registerfile_MIPS|Mux21~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][10]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][10]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][10]~q ),
	.datad(\registerfile_MIPS|register[21][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~3 (
// Equation(s):
// \registerfile_MIPS|Mux21~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux21~2_combout  & ((\registerfile_MIPS|register[29][10]~q ))) # (!\registerfile_MIPS|Mux21~2_combout  & (\registerfile_MIPS|register[25][10]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux21~2_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[25][10]~q ),
	.datac(\registerfile_MIPS|register[29][10]~q ),
	.datad(\registerfile_MIPS|Mux21~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~3 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~6 (
// Equation(s):
// \registerfile_MIPS|Mux21~6_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|Mux21~3_combout ))) # (!instruction[21] & (\registerfile_MIPS|Mux21~5_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux21~5_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux21~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~6 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y60_N15
dffeas \registerfile_MIPS|register[23][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~7 (
// Equation(s):
// \registerfile_MIPS|Mux21~7_combout  = (instruction[23] & ((\registerfile_MIPS|register[23][10]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[19][10]~q  & !instruction[24]))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[23][10]~q ),
	.datac(\registerfile_MIPS|register[19][10]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~7 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N9
dffeas \registerfile_MIPS|register[31][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y65_N17
dffeas \registerfile_MIPS|register[27][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~8 (
// Equation(s):
// \registerfile_MIPS|Mux21~8_combout  = (\registerfile_MIPS|Mux21~7_combout  & (((\registerfile_MIPS|register[31][10]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux21~7_combout  & (instruction[24] & ((\registerfile_MIPS|register[27][10]~q ))))

	.dataa(\registerfile_MIPS|Mux21~7_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[31][10]~q ),
	.datad(\registerfile_MIPS|register[27][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~8 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~9 (
// Equation(s):
// \registerfile_MIPS|Mux21~9_combout  = (\registerfile_MIPS|Mux21~6_combout  & (((\registerfile_MIPS|Mux21~8_combout ) # (!instruction[22])))) # (!\registerfile_MIPS|Mux21~6_combout  & (\registerfile_MIPS|Mux21~1_combout  & ((instruction[22]))))

	.dataa(\registerfile_MIPS|Mux21~1_combout ),
	.datab(\registerfile_MIPS|Mux21~6_combout ),
	.datac(\registerfile_MIPS|Mux21~8_combout ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~9 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y67_N25
dffeas \registerfile_MIPS|register[1][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y67_N3
dffeas \registerfile_MIPS|register[0][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~14 (
// Equation(s):
// \registerfile_MIPS|Mux21~14_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[1][10]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[0][10]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[1][10]~q ),
	.datac(\registerfile_MIPS|register[0][10]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~14 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N27
dffeas \registerfile_MIPS|register[3][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y69_N9
dffeas \registerfile_MIPS|register[2][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~15 (
// Equation(s):
// \registerfile_MIPS|Mux21~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux21~14_combout  & (\registerfile_MIPS|register[3][10]~q )) # (!\registerfile_MIPS|Mux21~14_combout  & ((\registerfile_MIPS|register[2][10]~q ))))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux21~14_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux21~14_combout ),
	.datac(\registerfile_MIPS|register[3][10]~q ),
	.datad(\registerfile_MIPS|register[2][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N15
dffeas \registerfile_MIPS|register[4][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N13
dffeas \registerfile_MIPS|register[6][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~12 (
// Equation(s):
// \registerfile_MIPS|Mux21~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][10]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][10]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][10]~q ),
	.datad(\registerfile_MIPS|register[6][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N3
dffeas \registerfile_MIPS|register[7][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y68_N1
dffeas \registerfile_MIPS|register[5][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~13 (
// Equation(s):
// \registerfile_MIPS|Mux21~13_combout  = (\registerfile_MIPS|Mux21~12_combout  & (((\registerfile_MIPS|register[7][10]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux21~12_combout  & (instruction[21] & ((\registerfile_MIPS|register[5][10]~q ))))

	.dataa(\registerfile_MIPS|Mux21~12_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[7][10]~q ),
	.datad(\registerfile_MIPS|register[5][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~13 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~16 (
// Equation(s):
// \registerfile_MIPS|Mux21~16_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|Mux21~13_combout ))) # (!instruction[23] & (\registerfile_MIPS|Mux21~15_combout ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|Mux21~15_combout ),
	.datad(\registerfile_MIPS|Mux21~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~16 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y68_N27
dffeas \registerfile_MIPS|register[8][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y68_N27
dffeas \registerfile_MIPS|register[9][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~10 (
// Equation(s):
// \registerfile_MIPS|Mux21~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[9][10]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[8][10]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][10]~q ),
	.datad(\registerfile_MIPS|register[9][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y68_N5
dffeas \registerfile_MIPS|register[11][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N17
dffeas \registerfile_MIPS|register[10][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~11 (
// Equation(s):
// \registerfile_MIPS|Mux21~11_combout  = (\registerfile_MIPS|Mux21~10_combout  & ((\registerfile_MIPS|register[11][10]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux21~10_combout  & (((\registerfile_MIPS|register[10][10]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|Mux21~10_combout ),
	.datab(\registerfile_MIPS|register[11][10]~q ),
	.datac(\registerfile_MIPS|register[10][10]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~11 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y66_N23
dffeas \registerfile_MIPS|register[15][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y66_N9
dffeas \registerfile_MIPS|register[13][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y66_N25
dffeas \registerfile_MIPS|register[14][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y66_N11
dffeas \registerfile_MIPS|register[12][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~17 (
// Equation(s):
// \registerfile_MIPS|Mux21~17_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[14][10]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[12][10]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[14][10]~q ),
	.datac(\registerfile_MIPS|register[12][10]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~18 (
// Equation(s):
// \registerfile_MIPS|Mux21~18_combout  = (instruction[21] & ((\registerfile_MIPS|Mux21~17_combout  & (\registerfile_MIPS|register[15][10]~q )) # (!\registerfile_MIPS|Mux21~17_combout  & ((\registerfile_MIPS|register[13][10]~q ))))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux21~17_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[15][10]~q ),
	.datac(\registerfile_MIPS|register[13][10]~q ),
	.datad(\registerfile_MIPS|Mux21~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~18 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~19 (
// Equation(s):
// \registerfile_MIPS|Mux21~19_combout  = (\registerfile_MIPS|Mux21~16_combout  & (((\registerfile_MIPS|Mux21~18_combout )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux21~16_combout  & (instruction[24] & (\registerfile_MIPS|Mux21~11_combout )))

	.dataa(\registerfile_MIPS|Mux21~16_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|Mux21~11_combout ),
	.datad(\registerfile_MIPS|Mux21~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~19 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux21~20 (
// Equation(s):
// \registerfile_MIPS|Mux21~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux21~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux21~19_combout )))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux21~9_combout ),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux21~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux21~20 .lut_mask = 16'hCFC0;
defparam \registerfile_MIPS|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y61_N23
dffeas \register_A|out[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux21~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[10] .is_wysiwyg = "true";
defparam \register_A|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N22
cycloneiv_lcell_comb \output_register_A[10] (
// Equation(s):
// output_register_A[10] = LCELL(\register_A|out [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[10]),
	.cout());
// synopsys translate_off
defparam \output_register_A[10] .lut_mask = 16'hF0F0;
defparam \output_register_A[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y61_N31
dffeas \register_IMM|out[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[9]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[9] .is_wysiwyg = "true";
defparam \register_IMM|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N14
cycloneiv_lcell_comb \alu_MIPS|Add0~2 (
// Equation(s):
// \alu_MIPS|Add0~2_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [9]))) # (!output_register_ctrl_1[10] & (output_register_B_1[9]))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_B_1[9]),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [9]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~2 .lut_mask = 16'h56A6;
defparam \alu_MIPS|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y67_N3
dffeas \registerfile_MIPS|register[17][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N17
dffeas \registerfile_MIPS|register[25][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~0 (
// Equation(s):
// \registerfile_MIPS|Mux22~0_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[25][9]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[17][9]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][9]~q ),
	.datad(\registerfile_MIPS|register[25][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y66_N3
dffeas \registerfile_MIPS|register[21][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y67_N3
dffeas \registerfile_MIPS|register[29][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~1 (
// Equation(s):
// \registerfile_MIPS|Mux22~1_combout  = (\registerfile_MIPS|Mux22~0_combout  & (((\registerfile_MIPS|register[29][9]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux22~0_combout  & (instruction[23] & (\registerfile_MIPS|register[21][9]~q )))

	.dataa(\registerfile_MIPS|Mux22~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[21][9]~q ),
	.datad(\registerfile_MIPS|register[29][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y67_N23
dffeas \registerfile_MIPS|register[16][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y66_N23
dffeas \registerfile_MIPS|register[20][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~4 (
// Equation(s):
// \registerfile_MIPS|Mux22~4_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[20][9]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[16][9]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[16][9]~q ),
	.datad(\registerfile_MIPS|register[20][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y66_N19
dffeas \registerfile_MIPS|register[28][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N1
dffeas \registerfile_MIPS|register[24][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~5 (
// Equation(s):
// \registerfile_MIPS|Mux22~5_combout  = (\registerfile_MIPS|Mux22~4_combout  & (((\registerfile_MIPS|register[28][9]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux22~4_combout  & (instruction[24] & ((\registerfile_MIPS|register[24][9]~q ))))

	.dataa(\registerfile_MIPS|Mux22~4_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][9]~q ),
	.datad(\registerfile_MIPS|register[24][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N3
dffeas \registerfile_MIPS|register[18][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y61_N1
dffeas \registerfile_MIPS|register[22][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~2 (
// Equation(s):
// \registerfile_MIPS|Mux22~2_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[22][9]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[18][9]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][9]~q ),
	.datad(\registerfile_MIPS|register[22][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N3
dffeas \registerfile_MIPS|register[30][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y62_N17
dffeas \registerfile_MIPS|register[26][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~3 (
// Equation(s):
// \registerfile_MIPS|Mux22~3_combout  = (\registerfile_MIPS|Mux22~2_combout  & (((\registerfile_MIPS|register[30][9]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux22~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[26][9]~q ))))

	.dataa(\registerfile_MIPS|Mux22~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[30][9]~q ),
	.datad(\registerfile_MIPS|register[26][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~6 (
// Equation(s):
// \registerfile_MIPS|Mux22~6_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|Mux22~3_combout ))) # (!instruction[22] & (\registerfile_MIPS|Mux22~5_combout ))))

	.dataa(\registerfile_MIPS|Mux22~5_combout ),
	.datab(instruction[21]),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux22~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~6 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N27
dffeas \registerfile_MIPS|register[19][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~7 (
// Equation(s):
// \registerfile_MIPS|Mux22~7_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|register[27][9]~q )) # (!instruction[24] & ((\registerfile_MIPS|register[19][9]~q )))))

	.dataa(\registerfile_MIPS|register[27][9]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][9]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y66_N21
dffeas \registerfile_MIPS|register[31][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N25
dffeas \registerfile_MIPS|register[23][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~8 (
// Equation(s):
// \registerfile_MIPS|Mux22~8_combout  = (instruction[23] & ((\registerfile_MIPS|Mux22~7_combout  & (\registerfile_MIPS|register[31][9]~q )) # (!\registerfile_MIPS|Mux22~7_combout  & ((\registerfile_MIPS|register[23][9]~q ))))) # (!instruction[23] & 
// (\registerfile_MIPS|Mux22~7_combout ))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux22~7_combout ),
	.datac(\registerfile_MIPS|register[31][9]~q ),
	.datad(\registerfile_MIPS|register[23][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~8 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~9 (
// Equation(s):
// \registerfile_MIPS|Mux22~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux22~6_combout  & ((\registerfile_MIPS|Mux22~8_combout ))) # (!\registerfile_MIPS|Mux22~6_combout  & (\registerfile_MIPS|Mux22~1_combout )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux22~6_combout ))))

	.dataa(\registerfile_MIPS|Mux22~1_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|Mux22~6_combout ),
	.datad(\registerfile_MIPS|Mux22~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~9 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y67_N9
dffeas \registerfile_MIPS|register[13][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y67_N27
dffeas \registerfile_MIPS|register[12][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~17 (
// Equation(s):
// \registerfile_MIPS|Mux22~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][9]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][9]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][9]~q ),
	.datac(\registerfile_MIPS|register[12][9]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N29
dffeas \registerfile_MIPS|register[15][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y67_N5
dffeas \registerfile_MIPS|register[14][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~18 (
// Equation(s):
// \registerfile_MIPS|Mux22~18_combout  = (\registerfile_MIPS|Mux22~17_combout  & ((\registerfile_MIPS|register[15][9]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux22~17_combout  & (((\registerfile_MIPS|register[14][9]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|Mux22~17_combout ),
	.datab(\registerfile_MIPS|register[15][9]~q ),
	.datac(\registerfile_MIPS|register[14][9]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~18 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y66_N25
dffeas \registerfile_MIPS|register[0][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y66_N23
dffeas \registerfile_MIPS|register[2][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~14 (
// Equation(s):
// \registerfile_MIPS|Mux22~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][9]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][9]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][9]~q ),
	.datad(\registerfile_MIPS|register[2][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y64_N7
dffeas \registerfile_MIPS|register[3][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N13
dffeas \registerfile_MIPS|register[1][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~15 (
// Equation(s):
// \registerfile_MIPS|Mux22~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux22~14_combout  & (\registerfile_MIPS|register[3][9]~q )) # (!\registerfile_MIPS|Mux22~14_combout  & ((\registerfile_MIPS|register[1][9]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux22~14_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux22~14_combout ),
	.datac(\registerfile_MIPS|register[3][9]~q ),
	.datad(\registerfile_MIPS|register[1][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y70_N1
dffeas \registerfile_MIPS|register[10][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N27
dffeas \registerfile_MIPS|register[8][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~12 (
// Equation(s):
// \registerfile_MIPS|Mux22~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[10][9]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[8][9]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[10][9]~q ),
	.datac(\registerfile_MIPS|register[8][9]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y70_N5
dffeas \registerfile_MIPS|register[9][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y70_N15
dffeas \registerfile_MIPS|register[11][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~13 (
// Equation(s):
// \registerfile_MIPS|Mux22~13_combout  = (\registerfile_MIPS|Mux22~12_combout  & (((\registerfile_MIPS|register[11][9]~q ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux22~12_combout  & (\registerfile_MIPS|register[9][9]~q  & ((instruction[21]))))

	.dataa(\registerfile_MIPS|Mux22~12_combout ),
	.datab(\registerfile_MIPS|register[9][9]~q ),
	.datac(\registerfile_MIPS|register[11][9]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~13 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~16 (
// Equation(s):
// \registerfile_MIPS|Mux22~16_combout  = (instruction[24] & (((instruction[23]) # (\registerfile_MIPS|Mux22~13_combout )))) # (!instruction[24] & (\registerfile_MIPS|Mux22~15_combout  & (!instruction[23])))

	.dataa(\registerfile_MIPS|Mux22~15_combout ),
	.datab(instruction[24]),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux22~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~16 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y68_N19
dffeas \registerfile_MIPS|register[7][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N15
dffeas \registerfile_MIPS|register[6][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y68_N17
dffeas \registerfile_MIPS|register[5][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N17
dffeas \registerfile_MIPS|register[4][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~10 (
// Equation(s):
// \registerfile_MIPS|Mux22~10_combout  = (instruction[21] & ((\registerfile_MIPS|register[5][9]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[4][9]~q  & !instruction[22]))))

	.dataa(\registerfile_MIPS|register[5][9]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][9]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~10 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~11 (
// Equation(s):
// \registerfile_MIPS|Mux22~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux22~10_combout  & (\registerfile_MIPS|register[7][9]~q )) # (!\registerfile_MIPS|Mux22~10_combout  & ((\registerfile_MIPS|register[6][9]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux22~10_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[7][9]~q ),
	.datac(\registerfile_MIPS|register[6][9]~q ),
	.datad(\registerfile_MIPS|Mux22~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~11 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~19 (
// Equation(s):
// \registerfile_MIPS|Mux22~19_combout  = (\registerfile_MIPS|Mux22~16_combout  & ((\registerfile_MIPS|Mux22~18_combout ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux22~16_combout  & (((instruction[23] & \registerfile_MIPS|Mux22~11_combout ))))

	.dataa(\registerfile_MIPS|Mux22~18_combout ),
	.datab(\registerfile_MIPS|Mux22~16_combout ),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux22~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~19 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux22~20 (
// Equation(s):
// \registerfile_MIPS|Mux22~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux22~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux22~19_combout )))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux22~9_combout ),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux22~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux22~20 .lut_mask = 16'hCFC0;
defparam \registerfile_MIPS|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y66_N17
dffeas \register_A|out[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux22~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[9] .is_wysiwyg = "true";
defparam \register_A|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N16
cycloneiv_lcell_comb \output_register_A[9] (
// Equation(s):
// output_register_A[9] = LCELL(\register_A|out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[9]),
	.cout());
// synopsys translate_off
defparam \output_register_A[9] .lut_mask = 16'hF0F0;
defparam \output_register_A[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N3
dffeas \registerfile_MIPS|register[23][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~7 (
// Equation(s):
// \registerfile_MIPS|Mux23~7_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[23][8]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[19][8]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][8]~q ),
	.datad(\registerfile_MIPS|register[23][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N5
dffeas \registerfile_MIPS|register[31][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N27
dffeas \registerfile_MIPS|register[27][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~8 (
// Equation(s):
// \registerfile_MIPS|Mux23~8_combout  = (\registerfile_MIPS|Mux23~7_combout  & (((\registerfile_MIPS|register[31][8]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux23~7_combout  & (instruction[24] & ((\registerfile_MIPS|register[27][8]~q ))))

	.dataa(\registerfile_MIPS|Mux23~7_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[31][8]~q ),
	.datad(\registerfile_MIPS|register[27][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~8 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N31
dffeas \registerfile_MIPS|register[18][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N9
dffeas \registerfile_MIPS|register[26][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~0 (
// Equation(s):
// \registerfile_MIPS|Mux23~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][8]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][8]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][8]~q ),
	.datad(\registerfile_MIPS|register[26][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y64_N19
dffeas \registerfile_MIPS|register[30][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N19
dffeas \registerfile_MIPS|register[22][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~1 (
// Equation(s):
// \registerfile_MIPS|Mux23~1_combout  = (\registerfile_MIPS|Mux23~0_combout  & ((\registerfile_MIPS|register[30][8]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux23~0_combout  & (((\registerfile_MIPS|register[22][8]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|Mux23~0_combout ),
	.datab(\registerfile_MIPS|register[30][8]~q ),
	.datac(\registerfile_MIPS|register[22][8]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~1 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y68_N9
dffeas \registerfile_MIPS|register[24][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N11
dffeas \registerfile_MIPS|register[16][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~4 (
// Equation(s):
// \registerfile_MIPS|Mux23~4_combout  = (instruction[24] & ((\registerfile_MIPS|register[24][8]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[16][8]~q  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[24][8]~q ),
	.datac(\registerfile_MIPS|register[16][8]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~4 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N1
dffeas \registerfile_MIPS|register[20][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y67_N11
dffeas \registerfile_MIPS|register[28][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~5 (
// Equation(s):
// \registerfile_MIPS|Mux23~5_combout  = (\registerfile_MIPS|Mux23~4_combout  & (((\registerfile_MIPS|register[28][8]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux23~4_combout  & (\registerfile_MIPS|register[20][8]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux23~4_combout ),
	.datab(\registerfile_MIPS|register[20][8]~q ),
	.datac(\registerfile_MIPS|register[28][8]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~5 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y67_N5
dffeas \registerfile_MIPS|register[17][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y67_N15
dffeas \registerfile_MIPS|register[21][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~2 (
// Equation(s):
// \registerfile_MIPS|Mux23~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][8]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][8]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][8]~q ),
	.datad(\registerfile_MIPS|register[21][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N1
dffeas \registerfile_MIPS|register[29][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y67_N29
dffeas \registerfile_MIPS|register[25][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~3 (
// Equation(s):
// \registerfile_MIPS|Mux23~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux23~2_combout  & (\registerfile_MIPS|register[29][8]~q )) # (!\registerfile_MIPS|Mux23~2_combout  & ((\registerfile_MIPS|register[25][8]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux23~2_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux23~2_combout ),
	.datac(\registerfile_MIPS|register[29][8]~q ),
	.datad(\registerfile_MIPS|register[25][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~6 (
// Equation(s):
// \registerfile_MIPS|Mux23~6_combout  = (instruction[21] & (((instruction[22]) # (\registerfile_MIPS|Mux23~3_combout )))) # (!instruction[21] & (\registerfile_MIPS|Mux23~5_combout  & (!instruction[22])))

	.dataa(\registerfile_MIPS|Mux23~5_combout ),
	.datab(instruction[21]),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux23~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~9 (
// Equation(s):
// \registerfile_MIPS|Mux23~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux23~6_combout  & (\registerfile_MIPS|Mux23~8_combout )) # (!\registerfile_MIPS|Mux23~6_combout  & ((\registerfile_MIPS|Mux23~1_combout ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux23~6_combout ))))

	.dataa(\registerfile_MIPS|Mux23~8_combout ),
	.datab(\registerfile_MIPS|Mux23~1_combout ),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux23~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y68_N1
dffeas \registerfile_MIPS|register[11][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N15
dffeas \registerfile_MIPS|register[8][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y68_N23
dffeas \registerfile_MIPS|register[9][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~10 (
// Equation(s):
// \registerfile_MIPS|Mux23~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[9][8]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[8][8]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][8]~q ),
	.datad(\registerfile_MIPS|register[9][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y68_N13
dffeas \registerfile_MIPS|register[10][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~11 (
// Equation(s):
// \registerfile_MIPS|Mux23~11_combout  = (\registerfile_MIPS|Mux23~10_combout  & ((\registerfile_MIPS|register[11][8]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux23~10_combout  & (((\registerfile_MIPS|register[10][8]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|register[11][8]~q ),
	.datab(\registerfile_MIPS|Mux23~10_combout ),
	.datac(\registerfile_MIPS|register[10][8]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~11 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y67_N5
dffeas \registerfile_MIPS|register[1][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y67_N23
dffeas \registerfile_MIPS|register[0][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~14 (
// Equation(s):
// \registerfile_MIPS|Mux23~14_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[1][8]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[0][8]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[1][8]~q ),
	.datac(\registerfile_MIPS|register[0][8]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~14 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N19
dffeas \registerfile_MIPS|register[3][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y69_N17
dffeas \registerfile_MIPS|register[2][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~15 (
// Equation(s):
// \registerfile_MIPS|Mux23~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux23~14_combout  & (\registerfile_MIPS|register[3][8]~q )) # (!\registerfile_MIPS|Mux23~14_combout  & ((\registerfile_MIPS|register[2][8]~q ))))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux23~14_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux23~14_combout ),
	.datac(\registerfile_MIPS|register[3][8]~q ),
	.datad(\registerfile_MIPS|register[2][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y68_N29
dffeas \registerfile_MIPS|register[5][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y68_N15
dffeas \registerfile_MIPS|register[7][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N3
dffeas \registerfile_MIPS|register[4][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N1
dffeas \registerfile_MIPS|register[6][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~12 (
// Equation(s):
// \registerfile_MIPS|Mux23~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][8]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][8]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][8]~q ),
	.datad(\registerfile_MIPS|register[6][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~13 (
// Equation(s):
// \registerfile_MIPS|Mux23~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux23~12_combout  & ((\registerfile_MIPS|register[7][8]~q ))) # (!\registerfile_MIPS|Mux23~12_combout  & (\registerfile_MIPS|register[5][8]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux23~12_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[5][8]~q ),
	.datac(\registerfile_MIPS|register[7][8]~q ),
	.datad(\registerfile_MIPS|Mux23~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~13 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~16 (
// Equation(s):
// \registerfile_MIPS|Mux23~16_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|Mux23~13_combout ))) # (!instruction[23] & (\registerfile_MIPS|Mux23~15_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux23~15_combout ),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux23~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~16 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y66_N31
dffeas \registerfile_MIPS|register[14][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y66_N9
dffeas \registerfile_MIPS|register[12][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~17 (
// Equation(s):
// \registerfile_MIPS|Mux23~17_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[14][8]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[12][8]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[14][8]~q ),
	.datac(\registerfile_MIPS|register[12][8]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y66_N23
dffeas \registerfile_MIPS|register[13][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y66_N11
dffeas \registerfile_MIPS|register[15][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~18 (
// Equation(s):
// \registerfile_MIPS|Mux23~18_combout  = (\registerfile_MIPS|Mux23~17_combout  & (((\registerfile_MIPS|register[15][8]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux23~17_combout  & (instruction[21] & (\registerfile_MIPS|register[13][8]~q )))

	.dataa(\registerfile_MIPS|Mux23~17_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[13][8]~q ),
	.datad(\registerfile_MIPS|register[15][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~18 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~19 (
// Equation(s):
// \registerfile_MIPS|Mux23~19_combout  = (\registerfile_MIPS|Mux23~16_combout  & (((\registerfile_MIPS|Mux23~18_combout ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux23~16_combout  & (\registerfile_MIPS|Mux23~11_combout  & (instruction[24])))

	.dataa(\registerfile_MIPS|Mux23~11_combout ),
	.datab(\registerfile_MIPS|Mux23~16_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux23~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~19 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux23~20 (
// Equation(s):
// \registerfile_MIPS|Mux23~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux23~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux23~19_combout )))

	.dataa(\registerfile_MIPS|Mux23~9_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux23~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux23~20 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y61_N3
dffeas \register_A|out[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux23~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[8] .is_wysiwyg = "true";
defparam \register_A|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N2
cycloneiv_lcell_comb \output_register_A[8] (
// Equation(s):
// output_register_A[8] = LCELL(\register_A|out [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[8]),
	.cout());
// synopsys translate_off
defparam \output_register_A[8] .lut_mask = 16'hF0F0;
defparam \output_register_A[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N27
dffeas \registerfile_MIPS|register[23][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y62_N13
dffeas \registerfile_MIPS|register[31][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N25
dffeas \registerfile_MIPS|register[27][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N21
dffeas \registerfile_MIPS|register[19][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~7 (
// Equation(s):
// \registerfile_MIPS|Mux24~7_combout  = (instruction[24] & ((\registerfile_MIPS|register[27][7]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[19][7]~q  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[27][7]~q ),
	.datac(\registerfile_MIPS|register[19][7]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~7 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~8 (
// Equation(s):
// \registerfile_MIPS|Mux24~8_combout  = (instruction[23] & ((\registerfile_MIPS|Mux24~7_combout  & ((\registerfile_MIPS|register[31][7]~q ))) # (!\registerfile_MIPS|Mux24~7_combout  & (\registerfile_MIPS|register[23][7]~q )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux24~7_combout ))))

	.dataa(\registerfile_MIPS|register[23][7]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[31][7]~q ),
	.datad(\registerfile_MIPS|Mux24~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~8 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y67_N25
dffeas \registerfile_MIPS|register[29][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N9
dffeas \registerfile_MIPS|register[17][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y67_N19
dffeas \registerfile_MIPS|register[25][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~0 (
// Equation(s):
// \registerfile_MIPS|Mux24~0_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[25][7]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[17][7]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][7]~q ),
	.datad(\registerfile_MIPS|register[25][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y67_N17
dffeas \registerfile_MIPS|register[21][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~1 (
// Equation(s):
// \registerfile_MIPS|Mux24~1_combout  = (\registerfile_MIPS|Mux24~0_combout  & ((\registerfile_MIPS|register[29][7]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux24~0_combout  & (((\registerfile_MIPS|register[21][7]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|register[29][7]~q ),
	.datab(\registerfile_MIPS|Mux24~0_combout ),
	.datac(\registerfile_MIPS|register[21][7]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~1 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y67_N11
dffeas \registerfile_MIPS|register[16][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y66_N21
dffeas \registerfile_MIPS|register[20][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~4 (
// Equation(s):
// \registerfile_MIPS|Mux24~4_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[20][7]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[16][7]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[16][7]~q ),
	.datad(\registerfile_MIPS|register[20][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y66_N7
dffeas \registerfile_MIPS|register[28][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N13
dffeas \registerfile_MIPS|register[24][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~5 (
// Equation(s):
// \registerfile_MIPS|Mux24~5_combout  = (\registerfile_MIPS|Mux24~4_combout  & (((\registerfile_MIPS|register[28][7]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux24~4_combout  & (instruction[24] & ((\registerfile_MIPS|register[24][7]~q ))))

	.dataa(\registerfile_MIPS|Mux24~4_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][7]~q ),
	.datad(\registerfile_MIPS|register[24][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N29
dffeas \registerfile_MIPS|register[18][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y61_N7
dffeas \registerfile_MIPS|register[22][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~2 (
// Equation(s):
// \registerfile_MIPS|Mux24~2_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[22][7]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[18][7]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][7]~q ),
	.datad(\registerfile_MIPS|register[22][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N7
dffeas \registerfile_MIPS|register[30][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y62_N21
dffeas \registerfile_MIPS|register[26][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~3 (
// Equation(s):
// \registerfile_MIPS|Mux24~3_combout  = (\registerfile_MIPS|Mux24~2_combout  & (((\registerfile_MIPS|register[30][7]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux24~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[26][7]~q ))))

	.dataa(\registerfile_MIPS|Mux24~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[30][7]~q ),
	.datad(\registerfile_MIPS|register[26][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~6 (
// Equation(s):
// \registerfile_MIPS|Mux24~6_combout  = (instruction[22] & (((instruction[21]) # (\registerfile_MIPS|Mux24~3_combout )))) # (!instruction[22] & (\registerfile_MIPS|Mux24~5_combout  & (!instruction[21])))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux24~5_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux24~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~6 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~9 (
// Equation(s):
// \registerfile_MIPS|Mux24~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux24~6_combout  & (\registerfile_MIPS|Mux24~8_combout )) # (!\registerfile_MIPS|Mux24~6_combout  & ((\registerfile_MIPS|Mux24~1_combout ))))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux24~6_combout ))))

	.dataa(\registerfile_MIPS|Mux24~8_combout ),
	.datab(\registerfile_MIPS|Mux24~1_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux24~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y67_N15
dffeas \registerfile_MIPS|register[12][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~17 (
// Equation(s):
// \registerfile_MIPS|Mux24~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][7]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][7]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][7]~q ),
	.datac(\registerfile_MIPS|register[12][7]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N11
dffeas \registerfile_MIPS|register[14][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y67_N3
dffeas \registerfile_MIPS|register[15][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~18 (
// Equation(s):
// \registerfile_MIPS|Mux24~18_combout  = (\registerfile_MIPS|Mux24~17_combout  & (((\registerfile_MIPS|register[15][7]~q )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux24~17_combout  & (instruction[22] & (\registerfile_MIPS|register[14][7]~q )))

	.dataa(\registerfile_MIPS|Mux24~17_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[14][7]~q ),
	.datad(\registerfile_MIPS|register[15][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~18 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y65_N19
dffeas \registerfile_MIPS|register[7][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y64_N9
dffeas \registerfile_MIPS|register[6][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N1
dffeas \registerfile_MIPS|register[5][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N21
dffeas \registerfile_MIPS|register[4][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~10 (
// Equation(s):
// \registerfile_MIPS|Mux24~10_combout  = (instruction[21] & ((\registerfile_MIPS|register[5][7]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[4][7]~q  & !instruction[22]))))

	.dataa(\registerfile_MIPS|register[5][7]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][7]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~10 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~11 (
// Equation(s):
// \registerfile_MIPS|Mux24~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux24~10_combout  & (\registerfile_MIPS|register[7][7]~q )) # (!\registerfile_MIPS|Mux24~10_combout  & ((\registerfile_MIPS|register[6][7]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux24~10_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[7][7]~q ),
	.datac(\registerfile_MIPS|register[6][7]~q ),
	.datad(\registerfile_MIPS|Mux24~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~11 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N23
dffeas \registerfile_MIPS|register[0][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N13
dffeas \registerfile_MIPS|register[2][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~14 (
// Equation(s):
// \registerfile_MIPS|Mux24~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][7]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][7]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][7]~q ),
	.datad(\registerfile_MIPS|register[2][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y64_N19
dffeas \registerfile_MIPS|register[3][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N17
dffeas \registerfile_MIPS|register[1][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~15 (
// Equation(s):
// \registerfile_MIPS|Mux24~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux24~14_combout  & (\registerfile_MIPS|register[3][7]~q )) # (!\registerfile_MIPS|Mux24~14_combout  & ((\registerfile_MIPS|register[1][7]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux24~14_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux24~14_combout ),
	.datac(\registerfile_MIPS|register[3][7]~q ),
	.datad(\registerfile_MIPS|register[1][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y70_N9
dffeas \registerfile_MIPS|register[9][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y70_N11
dffeas \registerfile_MIPS|register[11][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N5
dffeas \registerfile_MIPS|register[10][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N23
dffeas \registerfile_MIPS|register[8][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~12 (
// Equation(s):
// \registerfile_MIPS|Mux24~12_combout  = (instruction[22] & ((\registerfile_MIPS|register[10][7]~q ) # ((instruction[21])))) # (!instruction[22] & (((\registerfile_MIPS|register[8][7]~q  & !instruction[21]))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[10][7]~q ),
	.datac(\registerfile_MIPS|register[8][7]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~12 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~13 (
// Equation(s):
// \registerfile_MIPS|Mux24~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux24~12_combout  & ((\registerfile_MIPS|register[11][7]~q ))) # (!\registerfile_MIPS|Mux24~12_combout  & (\registerfile_MIPS|register[9][7]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux24~12_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[9][7]~q ),
	.datac(\registerfile_MIPS|register[11][7]~q ),
	.datad(\registerfile_MIPS|Mux24~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~13 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~16 (
// Equation(s):
// \registerfile_MIPS|Mux24~16_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|Mux24~13_combout )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|Mux24~15_combout )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|Mux24~15_combout ),
	.datad(\registerfile_MIPS|Mux24~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~16 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~19 (
// Equation(s):
// \registerfile_MIPS|Mux24~19_combout  = (instruction[23] & ((\registerfile_MIPS|Mux24~16_combout  & (\registerfile_MIPS|Mux24~18_combout )) # (!\registerfile_MIPS|Mux24~16_combout  & ((\registerfile_MIPS|Mux24~11_combout ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux24~16_combout ))))

	.dataa(\registerfile_MIPS|Mux24~18_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|Mux24~11_combout ),
	.datad(\registerfile_MIPS|Mux24~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~19 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux24~20 (
// Equation(s):
// \registerfile_MIPS|Mux24~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux24~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux24~19_combout )))

	.dataa(\registerfile_MIPS|Mux24~9_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux24~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux24~20 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y62_N3
dffeas \register_A|out[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux24~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[7] .is_wysiwyg = "true";
defparam \register_A|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N2
cycloneiv_lcell_comb \output_register_A[7] (
// Equation(s):
// output_register_A[7] = LCELL(\register_A|out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[7]),
	.cout());
// synopsys translate_off
defparam \output_register_A[7] .lut_mask = 16'hF0F0;
defparam \output_register_A[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y62_N7
dffeas \register_IMM|out[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(instruction[6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[6] .is_wysiwyg = "true";
defparam \register_IMM|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N6
cycloneiv_lcell_comb \alu_MIPS|Add0~5 (
// Equation(s):
// \alu_MIPS|Add0~5_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [6])) # (!output_register_ctrl_1[10] & ((output_register_B_1[6])))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_ctrl_1[10]),
	.datac(\register_IMM|out [6]),
	.datad(output_register_B_1[6]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~5 .lut_mask = 16'h596A;
defparam \alu_MIPS|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y64_N23
dffeas \register_IMM|out[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(instruction[5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[5] .is_wysiwyg = "true";
defparam \register_IMM|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N15
dffeas \registerfile_MIPS|register[19][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N13
dffeas \registerfile_MIPS|register[27][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~7 (
// Equation(s):
// \registerfile_MIPS|Mux58~7_combout  = (instruction[19] & (((\registerfile_MIPS|register[27][5]~q ) # (instruction[18])))) # (!instruction[19] & (\registerfile_MIPS|register[19][5]~q  & ((!instruction[18]))))

	.dataa(\registerfile_MIPS|register[19][5]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][5]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~7 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N7
dffeas \registerfile_MIPS|register[23][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N13
dffeas \registerfile_MIPS|register[31][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~8 (
// Equation(s):
// \registerfile_MIPS|Mux58~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux58~7_combout  & ((\registerfile_MIPS|register[31][5]~q ))) # (!\registerfile_MIPS|Mux58~7_combout  & (\registerfile_MIPS|register[23][5]~q )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux58~7_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux58~7_combout ),
	.datac(\registerfile_MIPS|register[23][5]~q ),
	.datad(\registerfile_MIPS|register[31][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y66_N25
dffeas \registerfile_MIPS|register[21][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y67_N27
dffeas \registerfile_MIPS|register[25][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N19
dffeas \registerfile_MIPS|register[17][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~0 (
// Equation(s):
// \registerfile_MIPS|Mux58~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[25][5]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[17][5]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[25][5]~q ),
	.datad(\registerfile_MIPS|register[17][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~1 (
// Equation(s):
// \registerfile_MIPS|Mux58~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux58~0_combout  & ((\registerfile_MIPS|register[29][5]~q ))) # (!\registerfile_MIPS|Mux58~0_combout  & (\registerfile_MIPS|register[21][5]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux58~0_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[21][5]~q ),
	.datac(\registerfile_MIPS|register[29][5]~q ),
	.datad(\registerfile_MIPS|Mux58~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~1 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N27
dffeas \registerfile_MIPS|register[28][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N11
dffeas \registerfile_MIPS|register[24][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N13
dffeas \registerfile_MIPS|register[16][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y67_N9
dffeas \registerfile_MIPS|register[20][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~4 (
// Equation(s):
// \registerfile_MIPS|Mux58~4_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[20][5]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[16][5]~q ))))

	.dataa(\registerfile_MIPS|register[16][5]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[20][5]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~5 (
// Equation(s):
// \registerfile_MIPS|Mux58~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux58~4_combout  & (\registerfile_MIPS|register[28][5]~q )) # (!\registerfile_MIPS|Mux58~4_combout  & ((\registerfile_MIPS|register[24][5]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux58~4_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[28][5]~q ),
	.datac(\registerfile_MIPS|register[24][5]~q ),
	.datad(\registerfile_MIPS|Mux58~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N11
dffeas \registerfile_MIPS|register[22][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y61_N29
dffeas \registerfile_MIPS|register[18][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~2 (
// Equation(s):
// \registerfile_MIPS|Mux58~2_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[22][5]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[18][5]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[22][5]~q ),
	.datad(\registerfile_MIPS|register[18][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~2 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N25
dffeas \registerfile_MIPS|register[26][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y62_N19
dffeas \registerfile_MIPS|register[30][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~3 (
// Equation(s):
// \registerfile_MIPS|Mux58~3_combout  = (\registerfile_MIPS|Mux58~2_combout  & (((\registerfile_MIPS|register[30][5]~q )) # (!instruction[19]))) # (!\registerfile_MIPS|Mux58~2_combout  & (instruction[19] & (\registerfile_MIPS|register[26][5]~q )))

	.dataa(\registerfile_MIPS|Mux58~2_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][5]~q ),
	.datad(\registerfile_MIPS|register[30][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~6 (
// Equation(s):
// \registerfile_MIPS|Mux58~6_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|Mux58~3_combout ))) # (!instruction[17] & (\registerfile_MIPS|Mux58~5_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux58~5_combout ),
	.datac(\registerfile_MIPS|Mux58~3_combout ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~6 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~9 (
// Equation(s):
// \registerfile_MIPS|Mux58~9_combout  = (\registerfile_MIPS|Mux58~6_combout  & ((\registerfile_MIPS|Mux58~8_combout ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux58~6_combout  & (((\registerfile_MIPS|Mux58~1_combout  & instruction[16]))))

	.dataa(\registerfile_MIPS|Mux58~8_combout ),
	.datab(\registerfile_MIPS|Mux58~1_combout ),
	.datac(\registerfile_MIPS|Mux58~6_combout ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~9 .lut_mask = 16'hACF0;
defparam \registerfile_MIPS|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y68_N1
dffeas \registerfile_MIPS|register[6][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y68_N23
dffeas \registerfile_MIPS|register[7][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N11
dffeas \registerfile_MIPS|register[4][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y68_N21
dffeas \registerfile_MIPS|register[5][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~10 (
// Equation(s):
// \registerfile_MIPS|Mux58~10_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[5][5]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[4][5]~q ))))

	.dataa(\registerfile_MIPS|register[4][5]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][5]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~10 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~11 (
// Equation(s):
// \registerfile_MIPS|Mux58~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux58~10_combout  & ((\registerfile_MIPS|register[7][5]~q ))) # (!\registerfile_MIPS|Mux58~10_combout  & (\registerfile_MIPS|register[6][5]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux58~10_combout ))))

	.dataa(\registerfile_MIPS|register[6][5]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[7][5]~q ),
	.datad(\registerfile_MIPS|Mux58~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~11 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N25
dffeas \registerfile_MIPS|register[14][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y67_N17
dffeas \registerfile_MIPS|register[13][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y67_N11
dffeas \registerfile_MIPS|register[12][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~17 (
// Equation(s):
// \registerfile_MIPS|Mux58~17_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[13][5]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[12][5]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][5]~q ),
	.datad(\registerfile_MIPS|register[12][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~17 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N17
dffeas \registerfile_MIPS|register[15][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~18 (
// Equation(s):
// \registerfile_MIPS|Mux58~18_combout  = (\registerfile_MIPS|Mux58~17_combout  & (((\registerfile_MIPS|register[15][5]~q ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux58~17_combout  & (\registerfile_MIPS|register[14][5]~q  & (instruction[17])))

	.dataa(\registerfile_MIPS|register[14][5]~q ),
	.datab(\registerfile_MIPS|Mux58~17_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|register[15][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~18 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N1
dffeas \registerfile_MIPS|register[2][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N27
dffeas \registerfile_MIPS|register[0][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~14 (
// Equation(s):
// \registerfile_MIPS|Mux58~14_combout  = (instruction[16] & (instruction[17])) # (!instruction[16] & ((instruction[17] & (\registerfile_MIPS|register[2][5]~q )) # (!instruction[17] & ((\registerfile_MIPS|register[0][5]~q )))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][5]~q ),
	.datad(\registerfile_MIPS|register[0][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~14 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y64_N1
dffeas \registerfile_MIPS|register[1][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N27
dffeas \registerfile_MIPS|register[3][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~15 (
// Equation(s):
// \registerfile_MIPS|Mux58~15_combout  = (\registerfile_MIPS|Mux58~14_combout  & (((\registerfile_MIPS|register[3][5]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux58~14_combout  & (instruction[16] & (\registerfile_MIPS|register[1][5]~q )))

	.dataa(\registerfile_MIPS|Mux58~14_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][5]~q ),
	.datad(\registerfile_MIPS|register[3][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~15 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N31
dffeas \registerfile_MIPS|register[11][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y70_N21
dffeas \registerfile_MIPS|register[9][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N11
dffeas \registerfile_MIPS|register[8][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N17
dffeas \registerfile_MIPS|register[10][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~12 (
// Equation(s):
// \registerfile_MIPS|Mux58~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[10][5]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[8][5]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[8][5]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[10][5]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~12 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~13 (
// Equation(s):
// \registerfile_MIPS|Mux58~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux58~12_combout  & (\registerfile_MIPS|register[11][5]~q )) # (!\registerfile_MIPS|Mux58~12_combout  & ((\registerfile_MIPS|register[9][5]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux58~12_combout ))))

	.dataa(\registerfile_MIPS|register[11][5]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][5]~q ),
	.datad(\registerfile_MIPS|Mux58~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~16 (
// Equation(s):
// \registerfile_MIPS|Mux58~16_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|Mux58~13_combout )))) # (!instruction[19] & (!instruction[18] & (\registerfile_MIPS|Mux58~15_combout )))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|Mux58~15_combout ),
	.datad(\registerfile_MIPS|Mux58~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~16 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~19 (
// Equation(s):
// \registerfile_MIPS|Mux58~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux58~16_combout  & ((\registerfile_MIPS|Mux58~18_combout ))) # (!\registerfile_MIPS|Mux58~16_combout  & (\registerfile_MIPS|Mux58~11_combout )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux58~16_combout ))))

	.dataa(\registerfile_MIPS|Mux58~11_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|Mux58~18_combout ),
	.datad(\registerfile_MIPS|Mux58~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~19 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux58~20 (
// Equation(s):
// \registerfile_MIPS|Mux58~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux58~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux58~19_combout )))

	.dataa(instruction[20]),
	.datab(gnd),
	.datac(\registerfile_MIPS|Mux58~9_combout ),
	.datad(\registerfile_MIPS|Mux58~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux58~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux58~20 .lut_mask = 16'hF5A0;
defparam \registerfile_MIPS|Mux58~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y64_N13
dffeas \register_B_1|out[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux58~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[5] .is_wysiwyg = "true";
defparam \register_B_1|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N16
cycloneiv_lcell_comb \output_register_B_1[5] (
// Equation(s):
// output_register_B_1[5] = LCELL(\register_B_1|out [5])

	.dataa(\register_B_1|out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[5]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[5] .lut_mask = 16'hAAAA;
defparam \output_register_B_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N22
cycloneiv_lcell_comb \alu_MIPS|Add0~6 (
// Equation(s):
// \alu_MIPS|Add0~6_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [5])) # (!output_register_ctrl_1[10] & ((output_register_B_1[5])))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_ctrl_1[10]),
	.datac(\register_IMM|out [5]),
	.datad(output_register_B_1[5]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~6 .lut_mask = 16'h596A;
defparam \alu_MIPS|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y66_N27
dffeas \registerfile_MIPS|register[14][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y66_N5
dffeas \registerfile_MIPS|register[12][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~17 (
// Equation(s):
// \registerfile_MIPS|Mux27~17_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[14][4]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[12][4]~q )))))

	.dataa(\registerfile_MIPS|register[14][4]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][4]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~17 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y66_N27
dffeas \registerfile_MIPS|register[13][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y66_N29
dffeas \registerfile_MIPS|register[15][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~18 (
// Equation(s):
// \registerfile_MIPS|Mux27~18_combout  = (instruction[21] & ((\registerfile_MIPS|Mux27~17_combout  & ((\registerfile_MIPS|register[15][4]~q ))) # (!\registerfile_MIPS|Mux27~17_combout  & (\registerfile_MIPS|register[13][4]~q )))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux27~17_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux27~17_combout ),
	.datac(\registerfile_MIPS|register[13][4]~q ),
	.datad(\registerfile_MIPS|register[15][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~18 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y68_N9
dffeas \registerfile_MIPS|register[11][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y68_N17
dffeas \registerfile_MIPS|register[10][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y68_N7
dffeas \registerfile_MIPS|register[9][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y68_N19
dffeas \registerfile_MIPS|register[8][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~10 (
// Equation(s):
// \registerfile_MIPS|Mux27~10_combout  = (instruction[21] & ((\registerfile_MIPS|register[9][4]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[8][4]~q  & !instruction[22]))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[9][4]~q ),
	.datac(\registerfile_MIPS|register[8][4]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~10 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~11 (
// Equation(s):
// \registerfile_MIPS|Mux27~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux27~10_combout  & (\registerfile_MIPS|register[11][4]~q )) # (!\registerfile_MIPS|Mux27~10_combout  & ((\registerfile_MIPS|register[10][4]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux27~10_combout ))))

	.dataa(\registerfile_MIPS|register[11][4]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[10][4]~q ),
	.datad(\registerfile_MIPS|Mux27~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~11 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y66_N9
dffeas \registerfile_MIPS|register[2][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y66_N3
dffeas \registerfile_MIPS|register[3][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y66_N13
dffeas \registerfile_MIPS|register[0][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y66_N29
dffeas \registerfile_MIPS|register[1][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~14 (
// Equation(s):
// \registerfile_MIPS|Mux27~14_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[1][4]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[0][4]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][4]~q ),
	.datad(\registerfile_MIPS|register[1][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~14 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~15 (
// Equation(s):
// \registerfile_MIPS|Mux27~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux27~14_combout  & ((\registerfile_MIPS|register[3][4]~q ))) # (!\registerfile_MIPS|Mux27~14_combout  & (\registerfile_MIPS|register[2][4]~q )))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux27~14_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[2][4]~q ),
	.datac(\registerfile_MIPS|register[3][4]~q ),
	.datad(\registerfile_MIPS|Mux27~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~15 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y68_N9
dffeas \registerfile_MIPS|register[6][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N27
dffeas \registerfile_MIPS|register[4][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~12 (
// Equation(s):
// \registerfile_MIPS|Mux27~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[6][4]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[4][4]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[6][4]~q ),
	.datac(\registerfile_MIPS|register[4][4]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y68_N19
dffeas \registerfile_MIPS|register[7][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y68_N17
dffeas \registerfile_MIPS|register[5][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~13 (
// Equation(s):
// \registerfile_MIPS|Mux27~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux27~12_combout  & (\registerfile_MIPS|register[7][4]~q )) # (!\registerfile_MIPS|Mux27~12_combout  & ((\registerfile_MIPS|register[5][4]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux27~12_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux27~12_combout ),
	.datac(\registerfile_MIPS|register[7][4]~q ),
	.datad(\registerfile_MIPS|register[5][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~13 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~16 (
// Equation(s):
// \registerfile_MIPS|Mux27~16_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|Mux27~13_combout ))) # (!instruction[23] & (\registerfile_MIPS|Mux27~15_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux27~15_combout ),
	.datac(\registerfile_MIPS|Mux27~13_combout ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~16 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~19 (
// Equation(s):
// \registerfile_MIPS|Mux27~19_combout  = (\registerfile_MIPS|Mux27~16_combout  & ((\registerfile_MIPS|Mux27~18_combout ) # ((!instruction[24])))) # (!\registerfile_MIPS|Mux27~16_combout  & (((\registerfile_MIPS|Mux27~11_combout  & instruction[24]))))

	.dataa(\registerfile_MIPS|Mux27~18_combout ),
	.datab(\registerfile_MIPS|Mux27~11_combout ),
	.datac(\registerfile_MIPS|Mux27~16_combout ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~19 .lut_mask = 16'hACF0;
defparam \registerfile_MIPS|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N1
dffeas \registerfile_MIPS|register[18][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N25
dffeas \registerfile_MIPS|register[26][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~0 (
// Equation(s):
// \registerfile_MIPS|Mux27~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][4]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][4]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][4]~q ),
	.datad(\registerfile_MIPS|register[26][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N15
dffeas \registerfile_MIPS|register[22][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N27
dffeas \registerfile_MIPS|register[30][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~1 (
// Equation(s):
// \registerfile_MIPS|Mux27~1_combout  = (\registerfile_MIPS|Mux27~0_combout  & (((\registerfile_MIPS|register[30][4]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux27~0_combout  & (instruction[23] & (\registerfile_MIPS|register[22][4]~q )))

	.dataa(\registerfile_MIPS|Mux27~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[22][4]~q ),
	.datad(\registerfile_MIPS|register[30][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N19
dffeas \registerfile_MIPS|register[23][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N1
dffeas \registerfile_MIPS|register[19][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~7 (
// Equation(s):
// \registerfile_MIPS|Mux27~7_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[23][4]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[19][4]~q )))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[23][4]~q ),
	.datac(\registerfile_MIPS|register[19][4]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~7 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y63_N15
dffeas \registerfile_MIPS|register[31][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y63_N25
dffeas \registerfile_MIPS|register[27][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~8 (
// Equation(s):
// \registerfile_MIPS|Mux27~8_combout  = (instruction[24] & ((\registerfile_MIPS|Mux27~7_combout  & (\registerfile_MIPS|register[31][4]~q )) # (!\registerfile_MIPS|Mux27~7_combout  & ((\registerfile_MIPS|register[27][4]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux27~7_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux27~7_combout ),
	.datac(\registerfile_MIPS|register[31][4]~q ),
	.datad(\registerfile_MIPS|register[27][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~8 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N13
dffeas \registerfile_MIPS|register[20][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N27
dffeas \registerfile_MIPS|register[16][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N17
dffeas \registerfile_MIPS|register[24][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~4 (
// Equation(s):
// \registerfile_MIPS|Mux27~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][4]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][4]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][4]~q ),
	.datad(\registerfile_MIPS|register[24][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N15
dffeas \registerfile_MIPS|register[28][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~5 (
// Equation(s):
// \registerfile_MIPS|Mux27~5_combout  = (\registerfile_MIPS|Mux27~4_combout  & (((\registerfile_MIPS|register[28][4]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux27~4_combout  & (\registerfile_MIPS|register[20][4]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|register[20][4]~q ),
	.datab(\registerfile_MIPS|Mux27~4_combout ),
	.datac(\registerfile_MIPS|register[28][4]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y67_N31
dffeas \registerfile_MIPS|register[25][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N17
dffeas \registerfile_MIPS|register[17][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~2 (
// Equation(s):
// \registerfile_MIPS|Mux27~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][4]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][4]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][4]~q ),
	.datad(\registerfile_MIPS|register[21][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N17
dffeas \registerfile_MIPS|register[29][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~3 (
// Equation(s):
// \registerfile_MIPS|Mux27~3_combout  = (\registerfile_MIPS|Mux27~2_combout  & (((\registerfile_MIPS|register[29][4]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux27~2_combout  & (\registerfile_MIPS|register[25][4]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|register[25][4]~q ),
	.datab(\registerfile_MIPS|Mux27~2_combout ),
	.datac(\registerfile_MIPS|register[29][4]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~3 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~6 (
// Equation(s):
// \registerfile_MIPS|Mux27~6_combout  = (instruction[21] & (((instruction[22]) # (\registerfile_MIPS|Mux27~3_combout )))) # (!instruction[21] & (\registerfile_MIPS|Mux27~5_combout  & (!instruction[22])))

	.dataa(\registerfile_MIPS|Mux27~5_combout ),
	.datab(instruction[21]),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux27~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~9 (
// Equation(s):
// \registerfile_MIPS|Mux27~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux27~6_combout  & ((\registerfile_MIPS|Mux27~8_combout ))) # (!\registerfile_MIPS|Mux27~6_combout  & (\registerfile_MIPS|Mux27~1_combout )))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux27~6_combout ))))

	.dataa(\registerfile_MIPS|Mux27~1_combout ),
	.datab(\registerfile_MIPS|Mux27~8_combout ),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux27~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux27~20 (
// Equation(s):
// \registerfile_MIPS|Mux27~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux27~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux27~19_combout ))

	.dataa(instruction[25]),
	.datab(\registerfile_MIPS|Mux27~19_combout ),
	.datac(gnd),
	.datad(\registerfile_MIPS|Mux27~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux27~20 .lut_mask = 16'hEE44;
defparam \registerfile_MIPS|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y63_N9
dffeas \register_A|out[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux27~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[4] .is_wysiwyg = "true";
defparam \register_A|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N8
cycloneiv_lcell_comb \output_register_A[4] (
// Equation(s):
// output_register_A[4] = LCELL(\register_A|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[4]),
	.cout());
// synopsys translate_off
defparam \output_register_A[4] .lut_mask = 16'hF0F0;
defparam \output_register_A[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~8 (
// Equation(s):
// \alu_MIPS|Add0~8_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [3])) # (!output_register_ctrl_1[10] & ((output_register_B_1[3])))))

	.dataa(output_register_ctrl_1[10]),
	.datab(output_register_ctrl_1[8]),
	.datac(\register_IMM|out [3]),
	.datad(output_register_B_1[3]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~8 .lut_mask = 16'h396C;
defparam \alu_MIPS|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y68_N13
dffeas \registerfile_MIPS|register[5][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N23
dffeas \registerfile_MIPS|register[4][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~10 (
// Equation(s):
// \registerfile_MIPS|Mux28~10_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[5][3]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[4][3]~q )))))

	.dataa(\registerfile_MIPS|register[5][3]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][3]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~10 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y68_N13
dffeas \registerfile_MIPS|register[6][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y68_N7
dffeas \registerfile_MIPS|register[7][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~11 (
// Equation(s):
// \registerfile_MIPS|Mux28~11_combout  = (\registerfile_MIPS|Mux28~10_combout  & (((\registerfile_MIPS|register[7][3]~q )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux28~10_combout  & (instruction[22] & (\registerfile_MIPS|register[6][3]~q )))

	.dataa(\registerfile_MIPS|Mux28~10_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[6][3]~q ),
	.datad(\registerfile_MIPS|register[7][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~11 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y63_N3
dffeas \registerfile_MIPS|register[0][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N25
dffeas \registerfile_MIPS|register[2][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~14 (
// Equation(s):
// \registerfile_MIPS|Mux28~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][3]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][3]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][3]~q ),
	.datad(\registerfile_MIPS|register[2][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y66_N19
dffeas \registerfile_MIPS|register[3][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y66_N9
dffeas \registerfile_MIPS|register[1][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~15 (
// Equation(s):
// \registerfile_MIPS|Mux28~15_combout  = (\registerfile_MIPS|Mux28~14_combout  & (((\registerfile_MIPS|register[3][3]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux28~14_combout  & (instruction[21] & ((\registerfile_MIPS|register[1][3]~q ))))

	.dataa(\registerfile_MIPS|Mux28~14_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[3][3]~q ),
	.datad(\registerfile_MIPS|register[1][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~15 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y70_N29
dffeas \registerfile_MIPS|register[10][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N7
dffeas \registerfile_MIPS|register[8][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~12 (
// Equation(s):
// \registerfile_MIPS|Mux28~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[10][3]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[8][3]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[10][3]~q ),
	.datac(\registerfile_MIPS|register[8][3]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y70_N19
dffeas \registerfile_MIPS|register[11][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y70_N17
dffeas \registerfile_MIPS|register[9][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~13 (
// Equation(s):
// \registerfile_MIPS|Mux28~13_combout  = (\registerfile_MIPS|Mux28~12_combout  & (((\registerfile_MIPS|register[11][3]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux28~12_combout  & (instruction[21] & ((\registerfile_MIPS|register[9][3]~q ))))

	.dataa(\registerfile_MIPS|Mux28~12_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[11][3]~q ),
	.datad(\registerfile_MIPS|register[9][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~13 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~16 (
// Equation(s):
// \registerfile_MIPS|Mux28~16_combout  = (instruction[24] & (((\registerfile_MIPS|Mux28~13_combout ) # (instruction[23])))) # (!instruction[24] & (\registerfile_MIPS|Mux28~15_combout  & ((!instruction[23]))))

	.dataa(\registerfile_MIPS|Mux28~15_combout ),
	.datab(\registerfile_MIPS|Mux28~13_combout ),
	.datac(instruction[24]),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~16 .lut_mask = 16'hF0CA;
defparam \registerfile_MIPS|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N22
cycloneiv_lcell_comb \registerfile_MIPS|register[15][3]~feeder (
// Equation(s):
// \registerfile_MIPS|register[15][3]~feeder_combout  = \mux_out|X[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_out|X[3]~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|register[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|register[15][3]~feeder .lut_mask = 16'hFF00;
defparam \registerfile_MIPS|register[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N23
dffeas \registerfile_MIPS|register[15][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|register[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y67_N5
dffeas \registerfile_MIPS|register[13][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y67_N7
dffeas \registerfile_MIPS|register[12][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~17 (
// Equation(s):
// \registerfile_MIPS|Mux28~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][3]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][3]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][3]~q ),
	.datac(\registerfile_MIPS|register[12][3]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N21
dffeas \registerfile_MIPS|register[14][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~18 (
// Equation(s):
// \registerfile_MIPS|Mux28~18_combout  = (\registerfile_MIPS|Mux28~17_combout  & ((\registerfile_MIPS|register[15][3]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux28~17_combout  & (((\registerfile_MIPS|register[14][3]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|register[15][3]~q ),
	.datab(\registerfile_MIPS|Mux28~17_combout ),
	.datac(\registerfile_MIPS|register[14][3]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~18 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~19 (
// Equation(s):
// \registerfile_MIPS|Mux28~19_combout  = (\registerfile_MIPS|Mux28~16_combout  & (((\registerfile_MIPS|Mux28~18_combout ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux28~16_combout  & (\registerfile_MIPS|Mux28~11_combout  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux28~11_combout ),
	.datab(\registerfile_MIPS|Mux28~16_combout ),
	.datac(\registerfile_MIPS|Mux28~18_combout ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~19 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y67_N5
dffeas \registerfile_MIPS|register[25][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N29
dffeas \registerfile_MIPS|register[17][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~0 (
// Equation(s):
// \registerfile_MIPS|Mux28~0_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|register[25][3]~q )) # (!instruction[24] & ((\registerfile_MIPS|register[17][3]~q )))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[25][3]~q ),
	.datac(\registerfile_MIPS|register[17][3]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N13
dffeas \registerfile_MIPS|register[29][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y63_N31
dffeas \registerfile_MIPS|register[21][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~1 (
// Equation(s):
// \registerfile_MIPS|Mux28~1_combout  = (\registerfile_MIPS|Mux28~0_combout  & ((\registerfile_MIPS|register[29][3]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux28~0_combout  & (((\registerfile_MIPS|register[21][3]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|Mux28~0_combout ),
	.datab(\registerfile_MIPS|register[29][3]~q ),
	.datac(\registerfile_MIPS|register[21][3]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~1 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N15
dffeas \registerfile_MIPS|register[23][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N19
dffeas \registerfile_MIPS|register[31][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N7
dffeas \registerfile_MIPS|register[19][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~7 (
// Equation(s):
// \registerfile_MIPS|Mux28~7_combout  = (instruction[24] & ((\registerfile_MIPS|register[27][3]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[19][3]~q  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[27][3]~q ),
	.datac(\registerfile_MIPS|register[19][3]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~7 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~8 (
// Equation(s):
// \registerfile_MIPS|Mux28~8_combout  = (instruction[23] & ((\registerfile_MIPS|Mux28~7_combout  & ((\registerfile_MIPS|register[31][3]~q ))) # (!\registerfile_MIPS|Mux28~7_combout  & (\registerfile_MIPS|register[23][3]~q )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux28~7_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[23][3]~q ),
	.datac(\registerfile_MIPS|register[31][3]~q ),
	.datad(\registerfile_MIPS|Mux28~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~8 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y66_N17
dffeas \registerfile_MIPS|register[24][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y67_N19
dffeas \registerfile_MIPS|register[28][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N31
dffeas \registerfile_MIPS|register[16][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y66_N3
dffeas \registerfile_MIPS|register[20][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~4 (
// Equation(s):
// \registerfile_MIPS|Mux28~4_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[20][3]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[16][3]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[16][3]~q ),
	.datad(\registerfile_MIPS|register[20][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~5 (
// Equation(s):
// \registerfile_MIPS|Mux28~5_combout  = (instruction[24] & ((\registerfile_MIPS|Mux28~4_combout  & ((\registerfile_MIPS|register[28][3]~q ))) # (!\registerfile_MIPS|Mux28~4_combout  & (\registerfile_MIPS|register[24][3]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux28~4_combout ))))

	.dataa(\registerfile_MIPS|register[24][3]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][3]~q ),
	.datad(\registerfile_MIPS|Mux28~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y61_N23
dffeas \registerfile_MIPS|register[18][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N29
dffeas \registerfile_MIPS|register[22][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~2 (
// Equation(s):
// \registerfile_MIPS|Mux28~2_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[22][3]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[18][3]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][3]~q ),
	.datad(\registerfile_MIPS|register[22][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N31
dffeas \registerfile_MIPS|register[30][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y62_N13
dffeas \registerfile_MIPS|register[26][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~3 (
// Equation(s):
// \registerfile_MIPS|Mux28~3_combout  = (\registerfile_MIPS|Mux28~2_combout  & (((\registerfile_MIPS|register[30][3]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux28~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[26][3]~q ))))

	.dataa(\registerfile_MIPS|Mux28~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[30][3]~q ),
	.datad(\registerfile_MIPS|register[26][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~6 (
// Equation(s):
// \registerfile_MIPS|Mux28~6_combout  = (instruction[22] & (((\registerfile_MIPS|Mux28~3_combout ) # (instruction[21])))) # (!instruction[22] & (\registerfile_MIPS|Mux28~5_combout  & ((!instruction[21]))))

	.dataa(\registerfile_MIPS|Mux28~5_combout ),
	.datab(\registerfile_MIPS|Mux28~3_combout ),
	.datac(instruction[22]),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~6 .lut_mask = 16'hF0CA;
defparam \registerfile_MIPS|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~9 (
// Equation(s):
// \registerfile_MIPS|Mux28~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux28~6_combout  & ((\registerfile_MIPS|Mux28~8_combout ))) # (!\registerfile_MIPS|Mux28~6_combout  & (\registerfile_MIPS|Mux28~1_combout )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux28~6_combout ))))

	.dataa(\registerfile_MIPS|Mux28~1_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|Mux28~8_combout ),
	.datad(\registerfile_MIPS|Mux28~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~9 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux28~20 (
// Equation(s):
// \registerfile_MIPS|Mux28~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux28~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux28~19_combout ))

	.dataa(instruction[25]),
	.datab(\registerfile_MIPS|Mux28~19_combout ),
	.datac(gnd),
	.datad(\registerfile_MIPS|Mux28~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux28~20 .lut_mask = 16'hEE44;
defparam \registerfile_MIPS|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y63_N5
dffeas \register_A|out[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux28~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[3] .is_wysiwyg = "true";
defparam \register_A|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N4
cycloneiv_lcell_comb \output_register_A[3] (
// Equation(s):
// output_register_A[3] = LCELL(\register_A|out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[3]),
	.cout());
// synopsys translate_off
defparam \output_register_A[3] .lut_mask = 16'hF0F0;
defparam \output_register_A[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y68_N17
dffeas \registerfile_MIPS|register[9][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y68_N31
dffeas \registerfile_MIPS|register[8][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~10 (
// Equation(s):
// \registerfile_MIPS|Mux29~10_combout  = (instruction[21] & ((\registerfile_MIPS|register[9][2]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[8][2]~q  & !instruction[22]))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[9][2]~q ),
	.datac(\registerfile_MIPS|register[8][2]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~10 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y68_N3
dffeas \registerfile_MIPS|register[11][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~11 (
// Equation(s):
// \registerfile_MIPS|Mux29~11_combout  = (\registerfile_MIPS|Mux29~10_combout  & (((\registerfile_MIPS|register[11][2]~q )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux29~10_combout  & (instruction[22] & (\registerfile_MIPS|register[10][2]~q )))

	.dataa(\registerfile_MIPS|Mux29~10_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[10][2]~q ),
	.datad(\registerfile_MIPS|register[11][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~11 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y66_N19
dffeas \registerfile_MIPS|register[0][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y66_N23
dffeas \registerfile_MIPS|register[1][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~14 (
// Equation(s):
// \registerfile_MIPS|Mux29~14_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[1][2]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[0][2]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][2]~q ),
	.datad(\registerfile_MIPS|register[1][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~14 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y66_N15
dffeas \registerfile_MIPS|register[3][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y66_N29
dffeas \registerfile_MIPS|register[2][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~15 (
// Equation(s):
// \registerfile_MIPS|Mux29~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux29~14_combout  & (\registerfile_MIPS|register[3][2]~q )) # (!\registerfile_MIPS|Mux29~14_combout  & ((\registerfile_MIPS|register[2][2]~q ))))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux29~14_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux29~14_combout ),
	.datac(\registerfile_MIPS|register[3][2]~q ),
	.datad(\registerfile_MIPS|register[2][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y68_N1
dffeas \registerfile_MIPS|register[5][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y68_N11
dffeas \registerfile_MIPS|register[7][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N5
dffeas \registerfile_MIPS|register[6][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y68_N23
dffeas \registerfile_MIPS|register[4][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~12 (
// Equation(s):
// \registerfile_MIPS|Mux29~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[6][2]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[4][2]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[6][2]~q ),
	.datac(\registerfile_MIPS|register[4][2]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~13 (
// Equation(s):
// \registerfile_MIPS|Mux29~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux29~12_combout  & ((\registerfile_MIPS|register[7][2]~q ))) # (!\registerfile_MIPS|Mux29~12_combout  & (\registerfile_MIPS|register[5][2]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux29~12_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[5][2]~q ),
	.datac(\registerfile_MIPS|register[7][2]~q ),
	.datad(\registerfile_MIPS|Mux29~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~13 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~16 (
// Equation(s):
// \registerfile_MIPS|Mux29~16_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|Mux29~13_combout )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|Mux29~15_combout )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|Mux29~15_combout ),
	.datad(\registerfile_MIPS|Mux29~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~16 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y66_N17
dffeas \registerfile_MIPS|register[14][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y66_N3
dffeas \registerfile_MIPS|register[12][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~17 (
// Equation(s):
// \registerfile_MIPS|Mux29~17_combout  = (instruction[22] & ((\registerfile_MIPS|register[14][2]~q ) # ((instruction[21])))) # (!instruction[22] & (((\registerfile_MIPS|register[12][2]~q  & !instruction[21]))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[14][2]~q ),
	.datac(\registerfile_MIPS|register[12][2]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~17 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y66_N17
dffeas \registerfile_MIPS|register[15][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y66_N25
dffeas \registerfile_MIPS|register[13][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~18 (
// Equation(s):
// \registerfile_MIPS|Mux29~18_combout  = (\registerfile_MIPS|Mux29~17_combout  & ((\registerfile_MIPS|register[15][2]~q ) # ((!instruction[21])))) # (!\registerfile_MIPS|Mux29~17_combout  & (((\registerfile_MIPS|register[13][2]~q  & instruction[21]))))

	.dataa(\registerfile_MIPS|Mux29~17_combout ),
	.datab(\registerfile_MIPS|register[15][2]~q ),
	.datac(\registerfile_MIPS|register[13][2]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~18 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~19 (
// Equation(s):
// \registerfile_MIPS|Mux29~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux29~16_combout  & ((\registerfile_MIPS|Mux29~18_combout ))) # (!\registerfile_MIPS|Mux29~16_combout  & (\registerfile_MIPS|Mux29~11_combout )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux29~16_combout ))))

	.dataa(\registerfile_MIPS|Mux29~11_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|Mux29~16_combout ),
	.datad(\registerfile_MIPS|Mux29~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~19 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N27
dffeas \registerfile_MIPS|register[23][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N29
dffeas \registerfile_MIPS|register[19][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~7 (
// Equation(s):
// \registerfile_MIPS|Mux29~7_combout  = (instruction[23] & ((\registerfile_MIPS|register[23][2]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[19][2]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[23][2]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][2]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~7 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N21
dffeas \registerfile_MIPS|register[31][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N3
dffeas \registerfile_MIPS|register[27][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~8 (
// Equation(s):
// \registerfile_MIPS|Mux29~8_combout  = (\registerfile_MIPS|Mux29~7_combout  & (((\registerfile_MIPS|register[31][2]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux29~7_combout  & (instruction[24] & ((\registerfile_MIPS|register[27][2]~q ))))

	.dataa(\registerfile_MIPS|Mux29~7_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[31][2]~q ),
	.datad(\registerfile_MIPS|register[27][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~8 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y64_N15
dffeas \registerfile_MIPS|register[30][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N27
dffeas \registerfile_MIPS|register[22][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N21
dffeas \registerfile_MIPS|register[18][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y64_N13
dffeas \registerfile_MIPS|register[26][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~0 (
// Equation(s):
// \registerfile_MIPS|Mux29~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][2]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][2]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][2]~q ),
	.datad(\registerfile_MIPS|register[26][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~1 (
// Equation(s):
// \registerfile_MIPS|Mux29~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux29~0_combout  & (\registerfile_MIPS|register[30][2]~q )) # (!\registerfile_MIPS|Mux29~0_combout  & ((\registerfile_MIPS|register[22][2]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux29~0_combout ))))

	.dataa(\registerfile_MIPS|register[30][2]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[22][2]~q ),
	.datad(\registerfile_MIPS|Mux29~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N31
dffeas \registerfile_MIPS|register[20][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N31
dffeas \registerfile_MIPS|register[16][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y68_N13
dffeas \registerfile_MIPS|register[24][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~4 (
// Equation(s):
// \registerfile_MIPS|Mux29~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][2]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][2]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][2]~q ),
	.datad(\registerfile_MIPS|register[24][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N17
dffeas \registerfile_MIPS|register[28][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~5 (
// Equation(s):
// \registerfile_MIPS|Mux29~5_combout  = (\registerfile_MIPS|Mux29~4_combout  & (((\registerfile_MIPS|register[28][2]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux29~4_combout  & (\registerfile_MIPS|register[20][2]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|register[20][2]~q ),
	.datab(\registerfile_MIPS|Mux29~4_combout ),
	.datac(\registerfile_MIPS|register[28][2]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y67_N25
dffeas \registerfile_MIPS|register[25][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y63_N9
dffeas \registerfile_MIPS|register[29][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N27
dffeas \registerfile_MIPS|register[17][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y67_N11
dffeas \registerfile_MIPS|register[21][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~2 (
// Equation(s):
// \registerfile_MIPS|Mux29~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][2]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][2]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][2]~q ),
	.datad(\registerfile_MIPS|register[21][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~3 (
// Equation(s):
// \registerfile_MIPS|Mux29~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux29~2_combout  & ((\registerfile_MIPS|register[29][2]~q ))) # (!\registerfile_MIPS|Mux29~2_combout  & (\registerfile_MIPS|register[25][2]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux29~2_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[25][2]~q ),
	.datac(\registerfile_MIPS|register[29][2]~q ),
	.datad(\registerfile_MIPS|Mux29~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~3 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~6 (
// Equation(s):
// \registerfile_MIPS|Mux29~6_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|Mux29~3_combout ))) # (!instruction[21] & (\registerfile_MIPS|Mux29~5_combout ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|Mux29~5_combout ),
	.datad(\registerfile_MIPS|Mux29~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~6 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~9 (
// Equation(s):
// \registerfile_MIPS|Mux29~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux29~6_combout  & (\registerfile_MIPS|Mux29~8_combout )) # (!\registerfile_MIPS|Mux29~6_combout  & ((\registerfile_MIPS|Mux29~1_combout ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux29~6_combout ))))

	.dataa(\registerfile_MIPS|Mux29~8_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|Mux29~1_combout ),
	.datad(\registerfile_MIPS|Mux29~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~9 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux29~20 (
// Equation(s):
// \registerfile_MIPS|Mux29~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux29~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux29~19_combout ))

	.dataa(\registerfile_MIPS|Mux29~19_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux29~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux29~20 .lut_mask = 16'hFA0A;
defparam \registerfile_MIPS|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y66_N3
dffeas \register_A|out[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux29~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[2] .is_wysiwyg = "true";
defparam \register_A|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N2
cycloneiv_lcell_comb \output_register_A[2] (
// Equation(s):
// output_register_A[2] = LCELL(\register_A|out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[2]),
	.cout());
// synopsys translate_off
defparam \output_register_A[2] .lut_mask = 16'hF0F0;
defparam \output_register_A[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y62_N21
dffeas \register_IMM|out[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(instruction[2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[2] .is_wysiwyg = "true";
defparam \register_IMM|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~9 (
// Equation(s):
// \alu_MIPS|Add0~9_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [2]))) # (!output_register_ctrl_1[10] & (output_register_B_1[2]))))

	.dataa(output_register_ctrl_1[10]),
	.datab(output_register_B_1[2]),
	.datac(\register_IMM|out [2]),
	.datad(output_register_ctrl_1[8]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~9 .lut_mask = 16'h1BE4;
defparam \alu_MIPS|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N5
dffeas \registerfile_MIPS|register[29][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y67_N13
dffeas \registerfile_MIPS|register[21][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N1
dffeas \registerfile_MIPS|register[17][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y67_N7
dffeas \registerfile_MIPS|register[25][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~0 (
// Equation(s):
// \registerfile_MIPS|Mux30~0_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[25][1]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[17][1]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][1]~q ),
	.datad(\registerfile_MIPS|register[25][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~1 (
// Equation(s):
// \registerfile_MIPS|Mux30~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux30~0_combout  & (\registerfile_MIPS|register[29][1]~q )) # (!\registerfile_MIPS|Mux30~0_combout  & ((\registerfile_MIPS|register[21][1]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux30~0_combout ))))

	.dataa(\registerfile_MIPS|register[29][1]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[21][1]~q ),
	.datad(\registerfile_MIPS|Mux30~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N31
dffeas \registerfile_MIPS|register[23][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N19
dffeas \registerfile_MIPS|register[19][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N9
dffeas \registerfile_MIPS|register[27][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~7 (
// Equation(s):
// \registerfile_MIPS|Mux30~7_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[27][1]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[19][1]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][1]~q ),
	.datad(\registerfile_MIPS|register[27][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y63_N9
dffeas \registerfile_MIPS|register[31][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~8 (
// Equation(s):
// \registerfile_MIPS|Mux30~8_combout  = (\registerfile_MIPS|Mux30~7_combout  & (((\registerfile_MIPS|register[31][1]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux30~7_combout  & (\registerfile_MIPS|register[23][1]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|register[23][1]~q ),
	.datab(\registerfile_MIPS|Mux30~7_combout ),
	.datac(\registerfile_MIPS|register[31][1]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~8 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N9
dffeas \registerfile_MIPS|register[26][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y62_N11
dffeas \registerfile_MIPS|register[30][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N27
dffeas \registerfile_MIPS|register[18][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~2 (
// Equation(s):
// \registerfile_MIPS|Mux30~2_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[22][1]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[18][1]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][1]~q ),
	.datad(\registerfile_MIPS|register[22][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~3 (
// Equation(s):
// \registerfile_MIPS|Mux30~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux30~2_combout  & ((\registerfile_MIPS|register[30][1]~q ))) # (!\registerfile_MIPS|Mux30~2_combout  & (\registerfile_MIPS|register[26][1]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux30~2_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[26][1]~q ),
	.datac(\registerfile_MIPS|register[30][1]~q ),
	.datad(\registerfile_MIPS|Mux30~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~3 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y64_N11
dffeas \registerfile_MIPS|register[16][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y64_N25
dffeas \registerfile_MIPS|register[20][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~4 (
// Equation(s):
// \registerfile_MIPS|Mux30~4_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[20][1]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[16][1]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][1]~q ),
	.datad(\registerfile_MIPS|register[20][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y67_N5
dffeas \registerfile_MIPS|register[28][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N17
dffeas \registerfile_MIPS|register[24][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~5 (
// Equation(s):
// \registerfile_MIPS|Mux30~5_combout  = (\registerfile_MIPS|Mux30~4_combout  & (((\registerfile_MIPS|register[28][1]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux30~4_combout  & (instruction[24] & ((\registerfile_MIPS|register[24][1]~q ))))

	.dataa(\registerfile_MIPS|Mux30~4_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][1]~q ),
	.datad(\registerfile_MIPS|register[24][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~6 (
// Equation(s):
// \registerfile_MIPS|Mux30~6_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|Mux30~3_combout )) # (!instruction[22] & ((\registerfile_MIPS|Mux30~5_combout )))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|Mux30~3_combout ),
	.datad(\registerfile_MIPS|Mux30~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~6 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~9 (
// Equation(s):
// \registerfile_MIPS|Mux30~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux30~6_combout  & ((\registerfile_MIPS|Mux30~8_combout ))) # (!\registerfile_MIPS|Mux30~6_combout  & (\registerfile_MIPS|Mux30~1_combout )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux30~6_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux30~1_combout ),
	.datac(\registerfile_MIPS|Mux30~8_combout ),
	.datad(\registerfile_MIPS|Mux30~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~9 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y67_N25
dffeas \registerfile_MIPS|register[13][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y67_N3
dffeas \registerfile_MIPS|register[12][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~17 (
// Equation(s):
// \registerfile_MIPS|Mux30~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][1]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][1]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][1]~q ),
	.datac(\registerfile_MIPS|register[12][1]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|register[15][1]~feeder (
// Equation(s):
// \registerfile_MIPS|register[15][1]~feeder_combout  = \mux_out|X[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_out|X[1]~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|register[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|register[15][1]~feeder .lut_mask = 16'hFF00;
defparam \registerfile_MIPS|register[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y67_N27
dffeas \registerfile_MIPS|register[15][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|register[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y67_N1
dffeas \registerfile_MIPS|register[14][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~18 (
// Equation(s):
// \registerfile_MIPS|Mux30~18_combout  = (\registerfile_MIPS|Mux30~17_combout  & ((\registerfile_MIPS|register[15][1]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux30~17_combout  & (((\registerfile_MIPS|register[14][1]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|Mux30~17_combout ),
	.datab(\registerfile_MIPS|register[15][1]~q ),
	.datac(\registerfile_MIPS|register[14][1]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~18 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y66_N11
dffeas \registerfile_MIPS|register[1][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N19
dffeas \registerfile_MIPS|register[0][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N17
dffeas \registerfile_MIPS|register[2][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~14 (
// Equation(s):
// \registerfile_MIPS|Mux30~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][1]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][1]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][1]~q ),
	.datad(\registerfile_MIPS|register[2][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y66_N21
dffeas \registerfile_MIPS|register[3][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~15 (
// Equation(s):
// \registerfile_MIPS|Mux30~15_combout  = (\registerfile_MIPS|Mux30~14_combout  & (((\registerfile_MIPS|register[3][1]~q ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux30~14_combout  & (\registerfile_MIPS|register[1][1]~q  & ((instruction[21]))))

	.dataa(\registerfile_MIPS|register[1][1]~q ),
	.datab(\registerfile_MIPS|Mux30~14_combout ),
	.datac(\registerfile_MIPS|register[3][1]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~15 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N25
dffeas \registerfile_MIPS|register[9][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y70_N19
dffeas \registerfile_MIPS|register[11][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N25
dffeas \registerfile_MIPS|register[10][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N19
dffeas \registerfile_MIPS|register[8][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~12 (
// Equation(s):
// \registerfile_MIPS|Mux30~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[10][1]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[8][1]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[10][1]~q ),
	.datac(\registerfile_MIPS|register[8][1]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~13 (
// Equation(s):
// \registerfile_MIPS|Mux30~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux30~12_combout  & ((\registerfile_MIPS|register[11][1]~q ))) # (!\registerfile_MIPS|Mux30~12_combout  & (\registerfile_MIPS|register[9][1]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux30~12_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[9][1]~q ),
	.datac(\registerfile_MIPS|register[11][1]~q ),
	.datad(\registerfile_MIPS|Mux30~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~13 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~16 (
// Equation(s):
// \registerfile_MIPS|Mux30~16_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|Mux30~13_combout ))) # (!instruction[24] & (\registerfile_MIPS|Mux30~15_combout ))))

	.dataa(\registerfile_MIPS|Mux30~15_combout ),
	.datab(instruction[23]),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux30~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~16 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y68_N31
dffeas \registerfile_MIPS|register[7][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N9
dffeas \registerfile_MIPS|register[6][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y68_N5
dffeas \registerfile_MIPS|register[5][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y68_N3
dffeas \registerfile_MIPS|register[4][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~10 (
// Equation(s):
// \registerfile_MIPS|Mux30~10_combout  = (instruction[21] & ((\registerfile_MIPS|register[5][1]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[4][1]~q  & !instruction[22]))))

	.dataa(\registerfile_MIPS|register[5][1]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][1]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~10 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~11 (
// Equation(s):
// \registerfile_MIPS|Mux30~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux30~10_combout  & (\registerfile_MIPS|register[7][1]~q )) # (!\registerfile_MIPS|Mux30~10_combout  & ((\registerfile_MIPS|register[6][1]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux30~10_combout ))))

	.dataa(\registerfile_MIPS|register[7][1]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[6][1]~q ),
	.datad(\registerfile_MIPS|Mux30~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~11 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~19 (
// Equation(s):
// \registerfile_MIPS|Mux30~19_combout  = (instruction[23] & ((\registerfile_MIPS|Mux30~16_combout  & (\registerfile_MIPS|Mux30~18_combout )) # (!\registerfile_MIPS|Mux30~16_combout  & ((\registerfile_MIPS|Mux30~11_combout ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux30~16_combout ))))

	.dataa(\registerfile_MIPS|Mux30~18_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|Mux30~16_combout ),
	.datad(\registerfile_MIPS|Mux30~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~19 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux30~20 (
// Equation(s):
// \registerfile_MIPS|Mux30~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux30~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux30~19_combout )))

	.dataa(\registerfile_MIPS|Mux30~9_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux30~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux30~20 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y63_N1
dffeas \register_A|out[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux30~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[1] .is_wysiwyg = "true";
defparam \register_A|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N0
cycloneiv_lcell_comb \output_register_A[1] (
// Equation(s):
// output_register_A[1] = LCELL(\register_A|out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[1]),
	.cout());
// synopsys translate_off
defparam \output_register_A[1] .lut_mask = 16'hF0F0;
defparam \output_register_A[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y62_N15
dffeas \register_IMM|out[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(instruction[1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[1] .is_wysiwyg = "true";
defparam \register_IMM|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N14
cycloneiv_lcell_comb \alu_MIPS|Add0~10 (
// Equation(s):
// \alu_MIPS|Add0~10_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [1])) # (!output_register_ctrl_1[10] & ((output_register_B_1[1])))))

	.dataa(output_register_ctrl_1[10]),
	.datab(output_register_ctrl_1[8]),
	.datac(\register_IMM|out [1]),
	.datad(output_register_B_1[1]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~10 .lut_mask = 16'h396C;
defparam \alu_MIPS|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y62_N1
dffeas \register_IMM|out[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(instruction[0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[0] .is_wysiwyg = "true";
defparam \register_IMM|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N0
cycloneiv_lcell_comb \alu_MIPS|Add0~11 (
// Equation(s):
// \alu_MIPS|Add0~11_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [0]))) # (!output_register_ctrl_1[10] & (output_register_B_1[0]))))

	.dataa(output_register_B_1[0]),
	.datab(output_register_ctrl_1[8]),
	.datac(\register_IMM|out [0]),
	.datad(output_register_ctrl_1[10]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~11 .lut_mask = 16'h3C66;
defparam \alu_MIPS|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~13 (
// Equation(s):
// \alu_MIPS|Add0~13_cout  = CARRY(output_register_ctrl_1[8])

	.dataa(gnd),
	.datab(output_register_ctrl_1[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_MIPS|Add0~13_cout ));
// synopsys translate_off
defparam \alu_MIPS|Add0~13 .lut_mask = 16'h00CC;
defparam \alu_MIPS|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N18
cycloneiv_lcell_comb \alu_MIPS|Add0~14 (
// Equation(s):
// \alu_MIPS|Add0~14_combout  = (output_register_A[0] & ((\alu_MIPS|Add0~11_combout  & (\alu_MIPS|Add0~13_cout  & VCC)) # (!\alu_MIPS|Add0~11_combout  & (!\alu_MIPS|Add0~13_cout )))) # (!output_register_A[0] & ((\alu_MIPS|Add0~11_combout  & 
// (!\alu_MIPS|Add0~13_cout )) # (!\alu_MIPS|Add0~11_combout  & ((\alu_MIPS|Add0~13_cout ) # (GND)))))
// \alu_MIPS|Add0~15  = CARRY((output_register_A[0] & (!\alu_MIPS|Add0~11_combout  & !\alu_MIPS|Add0~13_cout )) # (!output_register_A[0] & ((!\alu_MIPS|Add0~13_cout ) # (!\alu_MIPS|Add0~11_combout ))))

	.dataa(output_register_A[0]),
	.datab(\alu_MIPS|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~13_cout ),
	.combout(\alu_MIPS|Add0~14_combout ),
	.cout(\alu_MIPS|Add0~15 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~14 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~16 (
// Equation(s):
// \alu_MIPS|Add0~16_combout  = ((output_register_A[1] $ (\alu_MIPS|Add0~10_combout  $ (!\alu_MIPS|Add0~15 )))) # (GND)
// \alu_MIPS|Add0~17  = CARRY((output_register_A[1] & ((\alu_MIPS|Add0~10_combout ) # (!\alu_MIPS|Add0~15 ))) # (!output_register_A[1] & (\alu_MIPS|Add0~10_combout  & !\alu_MIPS|Add0~15 )))

	.dataa(output_register_A[1]),
	.datab(\alu_MIPS|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~15 ),
	.combout(\alu_MIPS|Add0~16_combout ),
	.cout(\alu_MIPS|Add0~17 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~16 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N22
cycloneiv_lcell_comb \alu_MIPS|Add0~18 (
// Equation(s):
// \alu_MIPS|Add0~18_combout  = (output_register_A[2] & ((\alu_MIPS|Add0~9_combout  & (\alu_MIPS|Add0~17  & VCC)) # (!\alu_MIPS|Add0~9_combout  & (!\alu_MIPS|Add0~17 )))) # (!output_register_A[2] & ((\alu_MIPS|Add0~9_combout  & (!\alu_MIPS|Add0~17 )) # 
// (!\alu_MIPS|Add0~9_combout  & ((\alu_MIPS|Add0~17 ) # (GND)))))
// \alu_MIPS|Add0~19  = CARRY((output_register_A[2] & (!\alu_MIPS|Add0~9_combout  & !\alu_MIPS|Add0~17 )) # (!output_register_A[2] & ((!\alu_MIPS|Add0~17 ) # (!\alu_MIPS|Add0~9_combout ))))

	.dataa(output_register_A[2]),
	.datab(\alu_MIPS|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~17 ),
	.combout(\alu_MIPS|Add0~18_combout ),
	.cout(\alu_MIPS|Add0~19 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~18 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N24
cycloneiv_lcell_comb \alu_MIPS|Add0~20 (
// Equation(s):
// \alu_MIPS|Add0~20_combout  = ((\alu_MIPS|Add0~8_combout  $ (output_register_A[3] $ (!\alu_MIPS|Add0~19 )))) # (GND)
// \alu_MIPS|Add0~21  = CARRY((\alu_MIPS|Add0~8_combout  & ((output_register_A[3]) # (!\alu_MIPS|Add0~19 ))) # (!\alu_MIPS|Add0~8_combout  & (output_register_A[3] & !\alu_MIPS|Add0~19 )))

	.dataa(\alu_MIPS|Add0~8_combout ),
	.datab(output_register_A[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~19 ),
	.combout(\alu_MIPS|Add0~20_combout ),
	.cout(\alu_MIPS|Add0~21 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~20 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N26
cycloneiv_lcell_comb \alu_MIPS|Add0~22 (
// Equation(s):
// \alu_MIPS|Add0~22_combout  = (\alu_MIPS|Add0~7_combout  & ((output_register_A[4] & (\alu_MIPS|Add0~21  & VCC)) # (!output_register_A[4] & (!\alu_MIPS|Add0~21 )))) # (!\alu_MIPS|Add0~7_combout  & ((output_register_A[4] & (!\alu_MIPS|Add0~21 )) # 
// (!output_register_A[4] & ((\alu_MIPS|Add0~21 ) # (GND)))))
// \alu_MIPS|Add0~23  = CARRY((\alu_MIPS|Add0~7_combout  & (!output_register_A[4] & !\alu_MIPS|Add0~21 )) # (!\alu_MIPS|Add0~7_combout  & ((!\alu_MIPS|Add0~21 ) # (!output_register_A[4]))))

	.dataa(\alu_MIPS|Add0~7_combout ),
	.datab(output_register_A[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~21 ),
	.combout(\alu_MIPS|Add0~22_combout ),
	.cout(\alu_MIPS|Add0~23 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~22 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N28
cycloneiv_lcell_comb \alu_MIPS|Add0~24 (
// Equation(s):
// \alu_MIPS|Add0~24_combout  = ((output_register_A[5] $ (\alu_MIPS|Add0~6_combout  $ (!\alu_MIPS|Add0~23 )))) # (GND)
// \alu_MIPS|Add0~25  = CARRY((output_register_A[5] & ((\alu_MIPS|Add0~6_combout ) # (!\alu_MIPS|Add0~23 ))) # (!output_register_A[5] & (\alu_MIPS|Add0~6_combout  & !\alu_MIPS|Add0~23 )))

	.dataa(output_register_A[5]),
	.datab(\alu_MIPS|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~23 ),
	.combout(\alu_MIPS|Add0~24_combout ),
	.cout(\alu_MIPS|Add0~25 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~24 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N30
cycloneiv_lcell_comb \alu_MIPS|Add0~26 (
// Equation(s):
// \alu_MIPS|Add0~26_combout  = (output_register_A[6] & ((\alu_MIPS|Add0~5_combout  & (\alu_MIPS|Add0~25  & VCC)) # (!\alu_MIPS|Add0~5_combout  & (!\alu_MIPS|Add0~25 )))) # (!output_register_A[6] & ((\alu_MIPS|Add0~5_combout  & (!\alu_MIPS|Add0~25 )) # 
// (!\alu_MIPS|Add0~5_combout  & ((\alu_MIPS|Add0~25 ) # (GND)))))
// \alu_MIPS|Add0~27  = CARRY((output_register_A[6] & (!\alu_MIPS|Add0~5_combout  & !\alu_MIPS|Add0~25 )) # (!output_register_A[6] & ((!\alu_MIPS|Add0~25 ) # (!\alu_MIPS|Add0~5_combout ))))

	.dataa(output_register_A[6]),
	.datab(\alu_MIPS|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~25 ),
	.combout(\alu_MIPS|Add0~26_combout ),
	.cout(\alu_MIPS|Add0~27 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~26 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N0
cycloneiv_lcell_comb \alu_MIPS|Add0~28 (
// Equation(s):
// \alu_MIPS|Add0~28_combout  = ((\alu_MIPS|Add0~4_combout  $ (output_register_A[7] $ (!\alu_MIPS|Add0~27 )))) # (GND)
// \alu_MIPS|Add0~29  = CARRY((\alu_MIPS|Add0~4_combout  & ((output_register_A[7]) # (!\alu_MIPS|Add0~27 ))) # (!\alu_MIPS|Add0~4_combout  & (output_register_A[7] & !\alu_MIPS|Add0~27 )))

	.dataa(\alu_MIPS|Add0~4_combout ),
	.datab(output_register_A[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~27 ),
	.combout(\alu_MIPS|Add0~28_combout ),
	.cout(\alu_MIPS|Add0~29 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~28 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N2
cycloneiv_lcell_comb \alu_MIPS|Add0~30 (
// Equation(s):
// \alu_MIPS|Add0~30_combout  = (\alu_MIPS|Add0~3_combout  & ((output_register_A[8] & (\alu_MIPS|Add0~29  & VCC)) # (!output_register_A[8] & (!\alu_MIPS|Add0~29 )))) # (!\alu_MIPS|Add0~3_combout  & ((output_register_A[8] & (!\alu_MIPS|Add0~29 )) # 
// (!output_register_A[8] & ((\alu_MIPS|Add0~29 ) # (GND)))))
// \alu_MIPS|Add0~31  = CARRY((\alu_MIPS|Add0~3_combout  & (!output_register_A[8] & !\alu_MIPS|Add0~29 )) # (!\alu_MIPS|Add0~3_combout  & ((!\alu_MIPS|Add0~29 ) # (!output_register_A[8]))))

	.dataa(\alu_MIPS|Add0~3_combout ),
	.datab(output_register_A[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~29 ),
	.combout(\alu_MIPS|Add0~30_combout ),
	.cout(\alu_MIPS|Add0~31 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~30 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~32 (
// Equation(s):
// \alu_MIPS|Add0~32_combout  = ((\alu_MIPS|Add0~2_combout  $ (output_register_A[9] $ (!\alu_MIPS|Add0~31 )))) # (GND)
// \alu_MIPS|Add0~33  = CARRY((\alu_MIPS|Add0~2_combout  & ((output_register_A[9]) # (!\alu_MIPS|Add0~31 ))) # (!\alu_MIPS|Add0~2_combout  & (output_register_A[9] & !\alu_MIPS|Add0~31 )))

	.dataa(\alu_MIPS|Add0~2_combout ),
	.datab(output_register_A[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~31 ),
	.combout(\alu_MIPS|Add0~32_combout ),
	.cout(\alu_MIPS|Add0~33 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~32 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N6
cycloneiv_lcell_comb \alu_MIPS|Add0~34 (
// Equation(s):
// \alu_MIPS|Add0~34_combout  = (\alu_MIPS|Add0~1_combout  & ((output_register_A[10] & (\alu_MIPS|Add0~33  & VCC)) # (!output_register_A[10] & (!\alu_MIPS|Add0~33 )))) # (!\alu_MIPS|Add0~1_combout  & ((output_register_A[10] & (!\alu_MIPS|Add0~33 )) # 
// (!output_register_A[10] & ((\alu_MIPS|Add0~33 ) # (GND)))))
// \alu_MIPS|Add0~35  = CARRY((\alu_MIPS|Add0~1_combout  & (!output_register_A[10] & !\alu_MIPS|Add0~33 )) # (!\alu_MIPS|Add0~1_combout  & ((!\alu_MIPS|Add0~33 ) # (!output_register_A[10]))))

	.dataa(\alu_MIPS|Add0~1_combout ),
	.datab(output_register_A[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~33 ),
	.combout(\alu_MIPS|Add0~34_combout ),
	.cout(\alu_MIPS|Add0~35 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~34 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N8
cycloneiv_lcell_comb \alu_MIPS|Add0~36 (
// Equation(s):
// \alu_MIPS|Add0~36_combout  = ((\alu_MIPS|Add0~0_combout  $ (output_register_A[11] $ (!\alu_MIPS|Add0~35 )))) # (GND)
// \alu_MIPS|Add0~37  = CARRY((\alu_MIPS|Add0~0_combout  & ((output_register_A[11]) # (!\alu_MIPS|Add0~35 ))) # (!\alu_MIPS|Add0~0_combout  & (output_register_A[11] & !\alu_MIPS|Add0~35 )))

	.dataa(\alu_MIPS|Add0~0_combout ),
	.datab(output_register_A[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~35 ),
	.combout(\alu_MIPS|Add0~36_combout ),
	.cout(\alu_MIPS|Add0~37 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~36 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N10
cycloneiv_lcell_comb \alu_MIPS|Add0~39 (
// Equation(s):
// \alu_MIPS|Add0~39_combout  = (output_register_A[12] & ((\alu_MIPS|Add0~38_combout  & (\alu_MIPS|Add0~37  & VCC)) # (!\alu_MIPS|Add0~38_combout  & (!\alu_MIPS|Add0~37 )))) # (!output_register_A[12] & ((\alu_MIPS|Add0~38_combout  & (!\alu_MIPS|Add0~37 )) # 
// (!\alu_MIPS|Add0~38_combout  & ((\alu_MIPS|Add0~37 ) # (GND)))))
// \alu_MIPS|Add0~40  = CARRY((output_register_A[12] & (!\alu_MIPS|Add0~38_combout  & !\alu_MIPS|Add0~37 )) # (!output_register_A[12] & ((!\alu_MIPS|Add0~37 ) # (!\alu_MIPS|Add0~38_combout ))))

	.dataa(output_register_A[12]),
	.datab(\alu_MIPS|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~37 ),
	.combout(\alu_MIPS|Add0~39_combout ),
	.cout(\alu_MIPS|Add0~40 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~39 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~42 (
// Equation(s):
// \alu_MIPS|Add0~42_combout  = ((\alu_MIPS|Add0~41_combout  $ (output_register_A[13] $ (!\alu_MIPS|Add0~40 )))) # (GND)
// \alu_MIPS|Add0~43  = CARRY((\alu_MIPS|Add0~41_combout  & ((output_register_A[13]) # (!\alu_MIPS|Add0~40 ))) # (!\alu_MIPS|Add0~41_combout  & (output_register_A[13] & !\alu_MIPS|Add0~40 )))

	.dataa(\alu_MIPS|Add0~41_combout ),
	.datab(output_register_A[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~40 ),
	.combout(\alu_MIPS|Add0~42_combout ),
	.cout(\alu_MIPS|Add0~43 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~42 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N14
cycloneiv_lcell_comb \alu_MIPS|Add0~45 (
// Equation(s):
// \alu_MIPS|Add0~45_combout  = (\alu_MIPS|Add0~44_combout  & ((output_register_A[14] & (\alu_MIPS|Add0~43  & VCC)) # (!output_register_A[14] & (!\alu_MIPS|Add0~43 )))) # (!\alu_MIPS|Add0~44_combout  & ((output_register_A[14] & (!\alu_MIPS|Add0~43 )) # 
// (!output_register_A[14] & ((\alu_MIPS|Add0~43 ) # (GND)))))
// \alu_MIPS|Add0~46  = CARRY((\alu_MIPS|Add0~44_combout  & (!output_register_A[14] & !\alu_MIPS|Add0~43 )) # (!\alu_MIPS|Add0~44_combout  & ((!\alu_MIPS|Add0~43 ) # (!output_register_A[14]))))

	.dataa(\alu_MIPS|Add0~44_combout ),
	.datab(output_register_A[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~43 ),
	.combout(\alu_MIPS|Add0~45_combout ),
	.cout(\alu_MIPS|Add0~46 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~45 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~48 (
// Equation(s):
// \alu_MIPS|Add0~48_combout  = ((\alu_MIPS|Add0~47_combout  $ (output_register_A[15] $ (!\alu_MIPS|Add0~46 )))) # (GND)
// \alu_MIPS|Add0~49  = CARRY((\alu_MIPS|Add0~47_combout  & ((output_register_A[15]) # (!\alu_MIPS|Add0~46 ))) # (!\alu_MIPS|Add0~47_combout  & (output_register_A[15] & !\alu_MIPS|Add0~46 )))

	.dataa(\alu_MIPS|Add0~47_combout ),
	.datab(output_register_A[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~46 ),
	.combout(\alu_MIPS|Add0~48_combout ),
	.cout(\alu_MIPS|Add0~49 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~48 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N18
cycloneiv_lcell_comb \alu_MIPS|Add0~51 (
// Equation(s):
// \alu_MIPS|Add0~51_combout  = (\alu_MIPS|Add0~50_combout  & ((output_register_A[16] & (\alu_MIPS|Add0~49  & VCC)) # (!output_register_A[16] & (!\alu_MIPS|Add0~49 )))) # (!\alu_MIPS|Add0~50_combout  & ((output_register_A[16] & (!\alu_MIPS|Add0~49 )) # 
// (!output_register_A[16] & ((\alu_MIPS|Add0~49 ) # (GND)))))
// \alu_MIPS|Add0~52  = CARRY((\alu_MIPS|Add0~50_combout  & (!output_register_A[16] & !\alu_MIPS|Add0~49 )) # (!\alu_MIPS|Add0~50_combout  & ((!\alu_MIPS|Add0~49 ) # (!output_register_A[16]))))

	.dataa(\alu_MIPS|Add0~50_combout ),
	.datab(output_register_A[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~49 ),
	.combout(\alu_MIPS|Add0~51_combout ),
	.cout(\alu_MIPS|Add0~52 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~51 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~54 (
// Equation(s):
// \alu_MIPS|Add0~54_combout  = ((\alu_MIPS|Add0~53_combout  $ (output_register_A[17] $ (!\alu_MIPS|Add0~52 )))) # (GND)
// \alu_MIPS|Add0~55  = CARRY((\alu_MIPS|Add0~53_combout  & ((output_register_A[17]) # (!\alu_MIPS|Add0~52 ))) # (!\alu_MIPS|Add0~53_combout  & (output_register_A[17] & !\alu_MIPS|Add0~52 )))

	.dataa(\alu_MIPS|Add0~53_combout ),
	.datab(output_register_A[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~52 ),
	.combout(\alu_MIPS|Add0~54_combout ),
	.cout(\alu_MIPS|Add0~55 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~54 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N10
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~9 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~9_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [1]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[0]))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(gnd),
	.datac(output_register_B_1[0]),
	.datad(\multiplicador_MIPS|ACC0|Saidas [1]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~9_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~9 .lut_mask = 16'hFA50;
defparam \multiplicador_MIPS|ACC0|Saidas~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N2
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas[1]~5 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas[1]~5_combout  = \multiplicador_MIPS|CON0|state.S2~q  $ (((\multiplicador_MIPS|CON0|state.S0~q  & output_register_ctrl_1[11])))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(\multiplicador_MIPS|CON0|state.S0~q ),
	.datac(gnd),
	.datad(output_register_ctrl_1[11]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[1]~5 .lut_mask = 16'h66AA;
defparam \multiplicador_MIPS|ACC0|Saidas[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y62_N11
dffeas \multiplicador_MIPS|ACC0|Saidas[0] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[0] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y62_N30
cycloneiv_lcell_comb \multiplicador_MIPS|CON0|Ad~0 (
// Equation(s):
// \multiplicador_MIPS|CON0|Ad~0_combout  = (\multiplicador_MIPS|CON0|state.S1~q  & \multiplicador_MIPS|ACC0|Saidas [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|CON0|state.S1~q ),
	.datad(\multiplicador_MIPS|ACC0|Saidas [0]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|CON0|Ad~0 .lut_mask = 16'hF000;
defparam \multiplicador_MIPS|CON0|Ad~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N16
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[0]~0 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[0]~0_combout  = (output_register_A[0] & (\multiplicador_MIPS|ACC0|Saidas [16] $ (VCC))) # (!output_register_A[0] & (\multiplicador_MIPS|ACC0|Saidas [16] & VCC))
// \multiplicador_MIPS|ADD0|Soma[0]~1  = CARRY((output_register_A[0] & \multiplicador_MIPS|ACC0|Saidas [16]))

	.dataa(output_register_A[0]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ADD0|Soma[0]~0_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[0]~1 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[0]~0 .lut_mask = 16'h6688;
defparam \multiplicador_MIPS|ADD0|Soma[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N8
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~21 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~21_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [17])) # (!\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|CON0|Ad~0_combout  & \multiplicador_MIPS|ADD0|Soma[0]~0_combout 
// ))))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [17]),
	.datab(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ADD0|Soma[0]~0_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~21_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~21 .lut_mask = 16'hACA0;
defparam \multiplicador_MIPS|ACC0|Saidas~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N6
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas[17]~38 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas[17]~38_combout  = \multiplicador_MIPS|CON0|state.S2~q  $ (\multiplicador_MIPS|CON0|Ad~0_combout  $ (((\multiplicador_MIPS|CON0|state.S0~q  & output_register_ctrl_1[11]))))

	.dataa(\multiplicador_MIPS|CON0|state.S0~q ),
	.datab(output_register_ctrl_1[11]),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[17]~38 .lut_mask = 16'h8778;
defparam \multiplicador_MIPS|ACC0|Saidas[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y62_N9
dffeas \multiplicador_MIPS|ACC0|Saidas[16] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [16]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[16] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N18
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[1]~2 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[1]~2_combout  = (\multiplicador_MIPS|ACC0|Saidas [17] & ((output_register_A[1] & (\multiplicador_MIPS|ADD0|Soma[0]~1  & VCC)) # (!output_register_A[1] & (!\multiplicador_MIPS|ADD0|Soma[0]~1 )))) # 
// (!\multiplicador_MIPS|ACC0|Saidas [17] & ((output_register_A[1] & (!\multiplicador_MIPS|ADD0|Soma[0]~1 )) # (!output_register_A[1] & ((\multiplicador_MIPS|ADD0|Soma[0]~1 ) # (GND)))))
// \multiplicador_MIPS|ADD0|Soma[1]~3  = CARRY((\multiplicador_MIPS|ACC0|Saidas [17] & (!output_register_A[1] & !\multiplicador_MIPS|ADD0|Soma[0]~1 )) # (!\multiplicador_MIPS|ACC0|Saidas [17] & ((!\multiplicador_MIPS|ADD0|Soma[0]~1 ) # 
// (!output_register_A[1]))))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [17]),
	.datab(output_register_A[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[0]~1 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[1]~2_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[1]~3 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[1]~2 .lut_mask = 16'h9617;
defparam \multiplicador_MIPS|ADD0|Soma[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N20
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[2]~4 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[2]~4_combout  = ((output_register_A[2] $ (\multiplicador_MIPS|ACC0|Saidas [18] $ (!\multiplicador_MIPS|ADD0|Soma[1]~3 )))) # (GND)
// \multiplicador_MIPS|ADD0|Soma[2]~5  = CARRY((output_register_A[2] & ((\multiplicador_MIPS|ACC0|Saidas [18]) # (!\multiplicador_MIPS|ADD0|Soma[1]~3 ))) # (!output_register_A[2] & (\multiplicador_MIPS|ACC0|Saidas [18] & !\multiplicador_MIPS|ADD0|Soma[1]~3 
// )))

	.dataa(output_register_A[2]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[1]~3 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[2]~4_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[2]~5 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[2]~4 .lut_mask = 16'h698E;
defparam \multiplicador_MIPS|ADD0|Soma[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N22
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[3]~6 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[3]~6_combout  = (output_register_A[3] & ((\multiplicador_MIPS|ACC0|Saidas [19] & (\multiplicador_MIPS|ADD0|Soma[2]~5  & VCC)) # (!\multiplicador_MIPS|ACC0|Saidas [19] & (!\multiplicador_MIPS|ADD0|Soma[2]~5 )))) # 
// (!output_register_A[3] & ((\multiplicador_MIPS|ACC0|Saidas [19] & (!\multiplicador_MIPS|ADD0|Soma[2]~5 )) # (!\multiplicador_MIPS|ACC0|Saidas [19] & ((\multiplicador_MIPS|ADD0|Soma[2]~5 ) # (GND)))))
// \multiplicador_MIPS|ADD0|Soma[3]~7  = CARRY((output_register_A[3] & (!\multiplicador_MIPS|ACC0|Saidas [19] & !\multiplicador_MIPS|ADD0|Soma[2]~5 )) # (!output_register_A[3] & ((!\multiplicador_MIPS|ADD0|Soma[2]~5 ) # (!\multiplicador_MIPS|ACC0|Saidas 
// [19]))))

	.dataa(output_register_A[3]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[2]~5 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[3]~6_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[3]~7 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[3]~6 .lut_mask = 16'h9617;
defparam \multiplicador_MIPS|ADD0|Soma[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N24
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[4]~8 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[4]~8_combout  = ((output_register_A[4] $ (\multiplicador_MIPS|ACC0|Saidas [20] $ (!\multiplicador_MIPS|ADD0|Soma[3]~7 )))) # (GND)
// \multiplicador_MIPS|ADD0|Soma[4]~9  = CARRY((output_register_A[4] & ((\multiplicador_MIPS|ACC0|Saidas [20]) # (!\multiplicador_MIPS|ADD0|Soma[3]~7 ))) # (!output_register_A[4] & (\multiplicador_MIPS|ACC0|Saidas [20] & !\multiplicador_MIPS|ADD0|Soma[3]~7 
// )))

	.dataa(output_register_A[4]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[3]~7 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[4]~8_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[4]~9 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[4]~8 .lut_mask = 16'h698E;
defparam \multiplicador_MIPS|ADD0|Soma[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N26
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[5]~10 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[5]~10_combout  = (output_register_A[5] & ((\multiplicador_MIPS|ACC0|Saidas [21] & (\multiplicador_MIPS|ADD0|Soma[4]~9  & VCC)) # (!\multiplicador_MIPS|ACC0|Saidas [21] & (!\multiplicador_MIPS|ADD0|Soma[4]~9 )))) # 
// (!output_register_A[5] & ((\multiplicador_MIPS|ACC0|Saidas [21] & (!\multiplicador_MIPS|ADD0|Soma[4]~9 )) # (!\multiplicador_MIPS|ACC0|Saidas [21] & ((\multiplicador_MIPS|ADD0|Soma[4]~9 ) # (GND)))))
// \multiplicador_MIPS|ADD0|Soma[5]~11  = CARRY((output_register_A[5] & (!\multiplicador_MIPS|ACC0|Saidas [21] & !\multiplicador_MIPS|ADD0|Soma[4]~9 )) # (!output_register_A[5] & ((!\multiplicador_MIPS|ADD0|Soma[4]~9 ) # (!\multiplicador_MIPS|ACC0|Saidas 
// [21]))))

	.dataa(output_register_A[5]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[4]~9 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[5]~10_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[5]~11 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[5]~10 .lut_mask = 16'h9617;
defparam \multiplicador_MIPS|ADD0|Soma[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N28
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[6]~12 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[6]~12_combout  = ((\multiplicador_MIPS|ACC0|Saidas [22] $ (output_register_A[6] $ (!\multiplicador_MIPS|ADD0|Soma[5]~11 )))) # (GND)
// \multiplicador_MIPS|ADD0|Soma[6]~13  = CARRY((\multiplicador_MIPS|ACC0|Saidas [22] & ((output_register_A[6]) # (!\multiplicador_MIPS|ADD0|Soma[5]~11 ))) # (!\multiplicador_MIPS|ACC0|Saidas [22] & (output_register_A[6] & 
// !\multiplicador_MIPS|ADD0|Soma[5]~11 )))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [22]),
	.datab(output_register_A[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[5]~11 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[6]~12_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[6]~13 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[6]~12 .lut_mask = 16'h698E;
defparam \multiplicador_MIPS|ADD0|Soma[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N30
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[7]~14 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[7]~14_combout  = (output_register_A[7] & ((\multiplicador_MIPS|ACC0|Saidas [23] & (\multiplicador_MIPS|ADD0|Soma[6]~13  & VCC)) # (!\multiplicador_MIPS|ACC0|Saidas [23] & (!\multiplicador_MIPS|ADD0|Soma[6]~13 )))) # 
// (!output_register_A[7] & ((\multiplicador_MIPS|ACC0|Saidas [23] & (!\multiplicador_MIPS|ADD0|Soma[6]~13 )) # (!\multiplicador_MIPS|ACC0|Saidas [23] & ((\multiplicador_MIPS|ADD0|Soma[6]~13 ) # (GND)))))
// \multiplicador_MIPS|ADD0|Soma[7]~15  = CARRY((output_register_A[7] & (!\multiplicador_MIPS|ACC0|Saidas [23] & !\multiplicador_MIPS|ADD0|Soma[6]~13 )) # (!output_register_A[7] & ((!\multiplicador_MIPS|ADD0|Soma[6]~13 ) # (!\multiplicador_MIPS|ACC0|Saidas 
// [23]))))

	.dataa(output_register_A[7]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[6]~13 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[7]~14_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[7]~15 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[7]~14 .lut_mask = 16'h9617;
defparam \multiplicador_MIPS|ADD0|Soma[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N0
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[8]~16 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[8]~16_combout  = ((output_register_A[8] $ (\multiplicador_MIPS|ACC0|Saidas [24] $ (!\multiplicador_MIPS|ADD0|Soma[7]~15 )))) # (GND)
// \multiplicador_MIPS|ADD0|Soma[8]~17  = CARRY((output_register_A[8] & ((\multiplicador_MIPS|ACC0|Saidas [24]) # (!\multiplicador_MIPS|ADD0|Soma[7]~15 ))) # (!output_register_A[8] & (\multiplicador_MIPS|ACC0|Saidas [24] & 
// !\multiplicador_MIPS|ADD0|Soma[7]~15 )))

	.dataa(output_register_A[8]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[7]~15 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[8]~16_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[8]~17 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[8]~16 .lut_mask = 16'h698E;
defparam \multiplicador_MIPS|ADD0|Soma[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N2
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[9]~18 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[9]~18_combout  = (output_register_A[9] & ((\multiplicador_MIPS|ACC0|Saidas [25] & (\multiplicador_MIPS|ADD0|Soma[8]~17  & VCC)) # (!\multiplicador_MIPS|ACC0|Saidas [25] & (!\multiplicador_MIPS|ADD0|Soma[8]~17 )))) # 
// (!output_register_A[9] & ((\multiplicador_MIPS|ACC0|Saidas [25] & (!\multiplicador_MIPS|ADD0|Soma[8]~17 )) # (!\multiplicador_MIPS|ACC0|Saidas [25] & ((\multiplicador_MIPS|ADD0|Soma[8]~17 ) # (GND)))))
// \multiplicador_MIPS|ADD0|Soma[9]~19  = CARRY((output_register_A[9] & (!\multiplicador_MIPS|ACC0|Saidas [25] & !\multiplicador_MIPS|ADD0|Soma[8]~17 )) # (!output_register_A[9] & ((!\multiplicador_MIPS|ADD0|Soma[8]~17 ) # (!\multiplicador_MIPS|ACC0|Saidas 
// [25]))))

	.dataa(output_register_A[9]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[8]~17 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[9]~18_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[9]~19 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[9]~18 .lut_mask = 16'h9617;
defparam \multiplicador_MIPS|ADD0|Soma[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N4
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[10]~20 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[10]~20_combout  = ((\multiplicador_MIPS|ACC0|Saidas [26] $ (output_register_A[10] $ (!\multiplicador_MIPS|ADD0|Soma[9]~19 )))) # (GND)
// \multiplicador_MIPS|ADD0|Soma[10]~21  = CARRY((\multiplicador_MIPS|ACC0|Saidas [26] & ((output_register_A[10]) # (!\multiplicador_MIPS|ADD0|Soma[9]~19 ))) # (!\multiplicador_MIPS|ACC0|Saidas [26] & (output_register_A[10] & 
// !\multiplicador_MIPS|ADD0|Soma[9]~19 )))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [26]),
	.datab(output_register_A[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[9]~19 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[10]~20_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[10]~21 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[10]~20 .lut_mask = 16'h698E;
defparam \multiplicador_MIPS|ADD0|Soma[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N6
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[11]~22 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[11]~22_combout  = (output_register_A[11] & ((\multiplicador_MIPS|ACC0|Saidas [27] & (\multiplicador_MIPS|ADD0|Soma[10]~21  & VCC)) # (!\multiplicador_MIPS|ACC0|Saidas [27] & (!\multiplicador_MIPS|ADD0|Soma[10]~21 )))) # 
// (!output_register_A[11] & ((\multiplicador_MIPS|ACC0|Saidas [27] & (!\multiplicador_MIPS|ADD0|Soma[10]~21 )) # (!\multiplicador_MIPS|ACC0|Saidas [27] & ((\multiplicador_MIPS|ADD0|Soma[10]~21 ) # (GND)))))
// \multiplicador_MIPS|ADD0|Soma[11]~23  = CARRY((output_register_A[11] & (!\multiplicador_MIPS|ACC0|Saidas [27] & !\multiplicador_MIPS|ADD0|Soma[10]~21 )) # (!output_register_A[11] & ((!\multiplicador_MIPS|ADD0|Soma[10]~21 ) # 
// (!\multiplicador_MIPS|ACC0|Saidas [27]))))

	.dataa(output_register_A[11]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[10]~21 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[11]~22_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[11]~23 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[11]~22 .lut_mask = 16'h9617;
defparam \multiplicador_MIPS|ADD0|Soma[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N8
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[12]~24 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[12]~24_combout  = ((output_register_A[12] $ (\multiplicador_MIPS|ACC0|Saidas [28] $ (!\multiplicador_MIPS|ADD0|Soma[11]~23 )))) # (GND)
// \multiplicador_MIPS|ADD0|Soma[12]~25  = CARRY((output_register_A[12] & ((\multiplicador_MIPS|ACC0|Saidas [28]) # (!\multiplicador_MIPS|ADD0|Soma[11]~23 ))) # (!output_register_A[12] & (\multiplicador_MIPS|ACC0|Saidas [28] & 
// !\multiplicador_MIPS|ADD0|Soma[11]~23 )))

	.dataa(output_register_A[12]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[11]~23 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[12]~24_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[12]~25 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[12]~24 .lut_mask = 16'h698E;
defparam \multiplicador_MIPS|ADD0|Soma[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N10
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[13]~26 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[13]~26_combout  = (output_register_A[13] & ((\multiplicador_MIPS|ACC0|Saidas [29] & (\multiplicador_MIPS|ADD0|Soma[12]~25  & VCC)) # (!\multiplicador_MIPS|ACC0|Saidas [29] & (!\multiplicador_MIPS|ADD0|Soma[12]~25 )))) # 
// (!output_register_A[13] & ((\multiplicador_MIPS|ACC0|Saidas [29] & (!\multiplicador_MIPS|ADD0|Soma[12]~25 )) # (!\multiplicador_MIPS|ACC0|Saidas [29] & ((\multiplicador_MIPS|ADD0|Soma[12]~25 ) # (GND)))))
// \multiplicador_MIPS|ADD0|Soma[13]~27  = CARRY((output_register_A[13] & (!\multiplicador_MIPS|ACC0|Saidas [29] & !\multiplicador_MIPS|ADD0|Soma[12]~25 )) # (!output_register_A[13] & ((!\multiplicador_MIPS|ADD0|Soma[12]~25 ) # 
// (!\multiplicador_MIPS|ACC0|Saidas [29]))))

	.dataa(output_register_A[13]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[12]~25 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[13]~26_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[13]~27 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[13]~26 .lut_mask = 16'h9617;
defparam \multiplicador_MIPS|ADD0|Soma[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N12
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[14]~28 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[14]~28_combout  = ((\multiplicador_MIPS|ACC0|Saidas [30] $ (output_register_A[14] $ (!\multiplicador_MIPS|ADD0|Soma[13]~27 )))) # (GND)
// \multiplicador_MIPS|ADD0|Soma[14]~29  = CARRY((\multiplicador_MIPS|ACC0|Saidas [30] & ((output_register_A[14]) # (!\multiplicador_MIPS|ADD0|Soma[13]~27 ))) # (!\multiplicador_MIPS|ACC0|Saidas [30] & (output_register_A[14] & 
// !\multiplicador_MIPS|ADD0|Soma[13]~27 )))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [30]),
	.datab(output_register_A[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[13]~27 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[14]~28_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[14]~29 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[14]~28 .lut_mask = 16'h698E;
defparam \multiplicador_MIPS|ADD0|Soma[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N14
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[15]~30 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[15]~30_combout  = (\multiplicador_MIPS|ACC0|Saidas [31] & ((output_register_A[15] & (\multiplicador_MIPS|ADD0|Soma[14]~29  & VCC)) # (!output_register_A[15] & (!\multiplicador_MIPS|ADD0|Soma[14]~29 )))) # 
// (!\multiplicador_MIPS|ACC0|Saidas [31] & ((output_register_A[15] & (!\multiplicador_MIPS|ADD0|Soma[14]~29 )) # (!output_register_A[15] & ((\multiplicador_MIPS|ADD0|Soma[14]~29 ) # (GND)))))
// \multiplicador_MIPS|ADD0|Soma[15]~31  = CARRY((\multiplicador_MIPS|ACC0|Saidas [31] & (!output_register_A[15] & !\multiplicador_MIPS|ADD0|Soma[14]~29 )) # (!\multiplicador_MIPS|ACC0|Saidas [31] & ((!\multiplicador_MIPS|ADD0|Soma[14]~29 ) # 
// (!output_register_A[15]))))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [31]),
	.datab(output_register_A[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multiplicador_MIPS|ADD0|Soma[14]~29 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[15]~30_combout ),
	.cout(\multiplicador_MIPS|ADD0|Soma[15]~31 ));
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[15]~30 .lut_mask = 16'h9617;
defparam \multiplicador_MIPS|ADD0|Soma[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N16
cycloneiv_lcell_comb \multiplicador_MIPS|ADD0|Soma[16]~32 (
// Equation(s):
// \multiplicador_MIPS|ADD0|Soma[16]~32_combout  = !\multiplicador_MIPS|ADD0|Soma[15]~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\multiplicador_MIPS|ADD0|Soma[15]~31 ),
	.combout(\multiplicador_MIPS|ADD0|Soma[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ADD0|Soma[16]~32 .lut_mask = 16'h0F0F;
defparam \multiplicador_MIPS|ADD0|Soma[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N8
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~37 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~37_combout  = (\multiplicador_MIPS|CON0|Ad~0_combout  & (((\multiplicador_MIPS|ADD0|Soma[16]~32_combout )))) # (!\multiplicador_MIPS|CON0|Ad~0_combout  & (!\multiplicador_MIPS|CON0|Load~0_combout  & 
// ((\multiplicador_MIPS|ACC0|Saidas [32]))))

	.dataa(\multiplicador_MIPS|CON0|Load~0_combout ),
	.datab(\multiplicador_MIPS|ADD0|Soma[16]~32_combout ),
	.datac(\multiplicador_MIPS|ACC0|Saidas [32]),
	.datad(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~37_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~37 .lut_mask = 16'hCC50;
defparam \multiplicador_MIPS|ACC0|Saidas~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y60_N9
dffeas \multiplicador_MIPS|ACC0|Saidas[32] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\multiplicador_MIPS|CON0|state.S2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [32]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[32] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N4
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~36 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~36_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [32])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|CON0|Ad~0_combout  & 
// ((\multiplicador_MIPS|ADD0|Soma[15]~30_combout ))))

	.dataa(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datab(\multiplicador_MIPS|ACC0|Saidas [32]),
	.datac(\multiplicador_MIPS|ADD0|Soma[15]~30_combout ),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~36_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~36 .lut_mask = 16'hCCA0;
defparam \multiplicador_MIPS|ACC0|Saidas~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y60_N5
dffeas \multiplicador_MIPS|ACC0|Saidas[31] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [31]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[31] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N30
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~35 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~35_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [31])) # (!\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|CON0|Ad~0_combout  & 
// \multiplicador_MIPS|ADD0|Soma[14]~28_combout ))))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [31]),
	.datab(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ADD0|Soma[14]~28_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~35_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~35 .lut_mask = 16'hACA0;
defparam \multiplicador_MIPS|ACC0|Saidas~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y61_N31
dffeas \multiplicador_MIPS|ACC0|Saidas[30] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [30]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[30] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N28
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~34 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~34_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [30])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ADD0|Soma[13]~26_combout  & 
// (\multiplicador_MIPS|CON0|Ad~0_combout )))

	.dataa(\multiplicador_MIPS|ADD0|Soma[13]~26_combout ),
	.datab(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datac(\multiplicador_MIPS|ACC0|Saidas [30]),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~34_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~34 .lut_mask = 16'hF088;
defparam \multiplicador_MIPS|ACC0|Saidas~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y61_N29
dffeas \multiplicador_MIPS|ACC0|Saidas[29] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [29]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[29] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N18
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~33 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~33_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [29])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|CON0|Ad~0_combout  & 
// ((\multiplicador_MIPS|ADD0|Soma[12]~24_combout ))))

	.dataa(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datab(\multiplicador_MIPS|ACC0|Saidas [29]),
	.datac(\multiplicador_MIPS|ADD0|Soma[12]~24_combout ),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~33_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~33 .lut_mask = 16'hCCA0;
defparam \multiplicador_MIPS|ACC0|Saidas~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y61_N19
dffeas \multiplicador_MIPS|ACC0|Saidas[28] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [28]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[28] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N24
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~32 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~32_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [28])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ADD0|Soma[11]~22_combout  & 
// (\multiplicador_MIPS|CON0|Ad~0_combout )))

	.dataa(\multiplicador_MIPS|ADD0|Soma[11]~22_combout ),
	.datab(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ACC0|Saidas [28]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~32_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~32 .lut_mask = 16'hF808;
defparam \multiplicador_MIPS|ACC0|Saidas~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y61_N25
dffeas \multiplicador_MIPS|ACC0|Saidas[27] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [27]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[27] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N22
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~31 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~31_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [27])) # (!\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|CON0|Ad~0_combout  & 
// \multiplicador_MIPS|ADD0|Soma[10]~20_combout ))))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [27]),
	.datab(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datac(\multiplicador_MIPS|ADD0|Soma[10]~20_combout ),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~31_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~31 .lut_mask = 16'hAAC0;
defparam \multiplicador_MIPS|ACC0|Saidas~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y61_N23
dffeas \multiplicador_MIPS|ACC0|Saidas[26] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [26]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[26] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N20
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~30 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~30_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [26])) # (!\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|CON0|Ad~0_combout  & 
// \multiplicador_MIPS|ADD0|Soma[9]~18_combout ))))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [26]),
	.datab(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ADD0|Soma[9]~18_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~30_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~30 .lut_mask = 16'hACA0;
defparam \multiplicador_MIPS|ACC0|Saidas~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y61_N21
dffeas \multiplicador_MIPS|ACC0|Saidas[25] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [25]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[25] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y61_N26
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~29 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~29_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [25])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|CON0|Ad~0_combout  & 
// ((\multiplicador_MIPS|ADD0|Soma[8]~16_combout ))))

	.dataa(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datab(\multiplicador_MIPS|ACC0|Saidas [25]),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ADD0|Soma[8]~16_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~29_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~29 .lut_mask = 16'hCAC0;
defparam \multiplicador_MIPS|ACC0|Saidas~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y61_N27
dffeas \multiplicador_MIPS|ACC0|Saidas[24] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [24]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[24] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N2
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~28 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~28_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [24])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|CON0|Ad~0_combout  & 
// (\multiplicador_MIPS|ADD0|Soma[7]~14_combout )))

	.dataa(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datab(\multiplicador_MIPS|ADD0|Soma[7]~14_combout ),
	.datac(\multiplicador_MIPS|ACC0|Saidas [24]),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~28_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~28 .lut_mask = 16'hF088;
defparam \multiplicador_MIPS|ACC0|Saidas~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y60_N3
dffeas \multiplicador_MIPS|ACC0|Saidas[23] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [23]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[23] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N12
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~27 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~27_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [23])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|CON0|Ad~0_combout  & 
// ((\multiplicador_MIPS|ADD0|Soma[6]~12_combout ))))

	.dataa(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datab(\multiplicador_MIPS|ACC0|Saidas [23]),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ADD0|Soma[6]~12_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~27_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~27 .lut_mask = 16'hCAC0;
defparam \multiplicador_MIPS|ACC0|Saidas~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y62_N13
dffeas \multiplicador_MIPS|ACC0|Saidas[22] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [22]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[22] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N2
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~26 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~26_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [22])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ADD0|Soma[5]~10_combout  & 
// (\multiplicador_MIPS|CON0|Ad~0_combout )))

	.dataa(\multiplicador_MIPS|ADD0|Soma[5]~10_combout ),
	.datab(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ACC0|Saidas [22]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~26_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~26 .lut_mask = 16'hF808;
defparam \multiplicador_MIPS|ACC0|Saidas~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y62_N3
dffeas \multiplicador_MIPS|ACC0|Saidas[21] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [21]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[21] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N0
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~25 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~25_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [21])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|CON0|Ad~0_combout  & 
// (\multiplicador_MIPS|ADD0|Soma[4]~8_combout )))

	.dataa(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datab(\multiplicador_MIPS|ADD0|Soma[4]~8_combout ),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ACC0|Saidas [21]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~25_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~25 .lut_mask = 16'hF808;
defparam \multiplicador_MIPS|ACC0|Saidas~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y62_N1
dffeas \multiplicador_MIPS|ACC0|Saidas[20] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [20]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[20] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N14
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~24 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~24_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [20])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ADD0|Soma[3]~6_combout  & 
// (\multiplicador_MIPS|CON0|Ad~0_combout )))

	.dataa(\multiplicador_MIPS|ADD0|Soma[3]~6_combout ),
	.datab(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ACC0|Saidas [20]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~24_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~24 .lut_mask = 16'hF808;
defparam \multiplicador_MIPS|ACC0|Saidas~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y62_N15
dffeas \multiplicador_MIPS|ACC0|Saidas[19] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [19]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[19] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N4
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~23 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~23_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ACC0|Saidas [19])))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|CON0|Ad~0_combout  & 
// ((\multiplicador_MIPS|ADD0|Soma[2]~4_combout ))))

	.dataa(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.datab(\multiplicador_MIPS|CON0|state.S2~q ),
	.datac(\multiplicador_MIPS|ACC0|Saidas [19]),
	.datad(\multiplicador_MIPS|ADD0|Soma[2]~4_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~23_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~23 .lut_mask = 16'hE2C0;
defparam \multiplicador_MIPS|ACC0|Saidas~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y62_N5
dffeas \multiplicador_MIPS|ACC0|Saidas[18] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [18]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[18] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y62_N10
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~22 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~22_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [18])) # (!\multiplicador_MIPS|CON0|state.S2~q  & (((\multiplicador_MIPS|ADD0|Soma[1]~2_combout  & \multiplicador_MIPS|CON0|Ad~0_combout 
// ))))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [18]),
	.datab(\multiplicador_MIPS|ADD0|Soma[1]~2_combout ),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|CON0|Ad~0_combout ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~22_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~22 .lut_mask = 16'hACA0;
defparam \multiplicador_MIPS|ACC0|Saidas~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y62_N11
dffeas \multiplicador_MIPS|ACC0|Saidas[17] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[17]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [17]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[17] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N20
cycloneiv_lcell_comb \output_mult[17] (
// Equation(s):
// output_mult[17] = LCELL(\multiplicador_MIPS|ACC0|Saidas [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[17]),
	.cout());
// synopsys translate_off
defparam \output_mult[17] .lut_mask = 16'hF0F0;
defparam \output_mult[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N26
cycloneiv_lcell_comb \mux_Execute_2|X[17]~43 (
// Equation(s):
// \mux_Execute_2|X[17]~43_combout  = (\register_D_1|out[8]~0_combout  & (\register_D_1|out[8]~1_combout )) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & (\alu_MIPS|Add0~54_combout )) # (!\register_D_1|out[8]~1_combout  & 
// ((output_mult[17])))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\register_D_1|out[8]~1_combout ),
	.datac(\alu_MIPS|Add0~54_combout ),
	.datad(output_mult[17]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[17]~43 .lut_mask = 16'hD9C8;
defparam \mux_Execute_2|X[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N12
cycloneiv_lcell_comb \mux_Execute_2|X[17]~44 (
// Equation(s):
// \mux_Execute_2|X[17]~44_combout  = (\mux_Execute_1|X[17]~8_combout  & ((\mux_Execute_2|X[17]~43_combout ) # ((\register_D_1|out[8]~0_combout  & output_register_A[17])))) # (!\mux_Execute_1|X[17]~8_combout  & (\mux_Execute_2|X[17]~43_combout  & 
// ((output_register_A[17]) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(\mux_Execute_1|X[17]~8_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\mux_Execute_2|X[17]~43_combout ),
	.datad(output_register_A[17]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[17]~44 .lut_mask = 16'hF8B0;
defparam \mux_Execute_2|X[17]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y61_N13
dffeas \register_D_1|out[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[17]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[17] .is_wysiwyg = "true";
defparam \register_D_1|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N10
cycloneiv_lcell_comb \output_register_D_1[17] (
// Equation(s):
// output_register_D_1[17] = LCELL(\register_D_1|out [17])

	.dataa(\register_D_1|out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[17]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[17] .lut_mask = 16'hAAAA;
defparam \output_register_D_1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y61_N11
dffeas \register_D_2|out[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[17]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[17] .is_wysiwyg = "true";
defparam \register_D_2|out[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X94_Y64_N0
cycloneiv_ram_block \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\datamemory_MIPS|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\register_B_2|out [17],\register_B_2|out [16],\register_B_2|out [15],\register_B_2|out [14],\register_B_2|out [13],\register_B_2|out [12],\register_B_2|out [11],\register_B_2|out [10],\register_B_2|out [9]}),
	.portaaddr({output_register_D_1[9],output_register_D_1[8],output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0|altsyncram_e591:auto_generated|ALTSYNCRAM";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028240E03;
// synopsys translate_on

// Location: FF_X93_Y64_N7
dffeas \datamemory_MIPS|MemoryRam~18 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~18 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N14
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~0feeder (
// Equation(s):
// \datamemory_MIPS|MemoryRam~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~0feeder .lut_mask = 16'hFFFF;
defparam \datamemory_MIPS|MemoryRam~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y62_N15
dffeas \datamemory_MIPS|MemoryRam~0 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\datamemory_MIPS|MemoryRam~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~0 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N6
cycloneiv_lcell_comb \output_datamemory[17] (
// Equation(s):
// output_datamemory[17] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a17 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~18_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a17 ),
	.datab(gnd),
	.datac(\datamemory_MIPS|MemoryRam~18_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[17]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[17] .lut_mask = 16'hAAF0;
defparam \output_datamemory[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N30
cycloneiv_lcell_comb \mux_out|X[17]~17 (
// Equation(s):
// \mux_out|X[17]~17_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[17]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [17]))

	.dataa(\register_D_2|out [17]),
	.datab(gnd),
	.datac(\register_CTRL_3|out [6]),
	.datad(output_datamemory[17]),
	.cin(gnd),
	.combout(\mux_out|X[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[17]~17 .lut_mask = 16'hFA0A;
defparam \mux_out|X[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y63_N5
dffeas \registerfile_MIPS|register[3][17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[17]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][17] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~14 (
// Equation(s):
// \registerfile_MIPS|Mux46~14_combout  = (instruction[17] & (((\registerfile_MIPS|register[2][17]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[0][17]~q  & ((!instruction[16]))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[0][17]~q ),
	.datac(\registerfile_MIPS|register[2][17]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~14 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~15 (
// Equation(s):
// \registerfile_MIPS|Mux46~15_combout  = (instruction[16] & ((\registerfile_MIPS|Mux46~14_combout  & (\registerfile_MIPS|register[3][17]~q )) # (!\registerfile_MIPS|Mux46~14_combout  & ((\registerfile_MIPS|register[1][17]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux46~14_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[3][17]~q ),
	.datac(\registerfile_MIPS|register[1][17]~q ),
	.datad(\registerfile_MIPS|Mux46~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~12 (
// Equation(s):
// \registerfile_MIPS|Mux46~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[10][17]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[8][17]~q ))))

	.dataa(\registerfile_MIPS|register[8][17]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[10][17]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~13 (
// Equation(s):
// \registerfile_MIPS|Mux46~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux46~12_combout  & (\registerfile_MIPS|register[11][17]~q )) # (!\registerfile_MIPS|Mux46~12_combout  & ((\registerfile_MIPS|register[9][17]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux46~12_combout ))))

	.dataa(\registerfile_MIPS|register[11][17]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][17]~q ),
	.datad(\registerfile_MIPS|Mux46~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~16 (
// Equation(s):
// \registerfile_MIPS|Mux46~16_combout  = (instruction[19] & (((\registerfile_MIPS|Mux46~13_combout ) # (instruction[18])))) # (!instruction[19] & (\registerfile_MIPS|Mux46~15_combout  & ((!instruction[18]))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux46~15_combout ),
	.datac(\registerfile_MIPS|Mux46~13_combout ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~16 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~10 (
// Equation(s):
// \registerfile_MIPS|Mux46~10_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[5][17]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[4][17]~q ))))

	.dataa(\registerfile_MIPS|register[4][17]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][17]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~10 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~11 (
// Equation(s):
// \registerfile_MIPS|Mux46~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux46~10_combout  & ((\registerfile_MIPS|register[7][17]~q ))) # (!\registerfile_MIPS|Mux46~10_combout  & (\registerfile_MIPS|register[6][17]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux46~10_combout ))))

	.dataa(\registerfile_MIPS|register[6][17]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[7][17]~q ),
	.datad(\registerfile_MIPS|Mux46~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~11 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~17 (
// Equation(s):
// \registerfile_MIPS|Mux46~17_combout  = (instruction[16] & (((\registerfile_MIPS|register[13][17]~q ) # (instruction[17])))) # (!instruction[16] & (\registerfile_MIPS|register[12][17]~q  & ((!instruction[17]))))

	.dataa(\registerfile_MIPS|register[12][17]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][17]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~17 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~18 (
// Equation(s):
// \registerfile_MIPS|Mux46~18_combout  = (instruction[17] & ((\registerfile_MIPS|Mux46~17_combout  & (\registerfile_MIPS|register[15][17]~q )) # (!\registerfile_MIPS|Mux46~17_combout  & ((\registerfile_MIPS|register[14][17]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux46~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][17]~q ),
	.datab(\registerfile_MIPS|register[14][17]~q ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux46~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~18 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~19 (
// Equation(s):
// \registerfile_MIPS|Mux46~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux46~16_combout  & ((\registerfile_MIPS|Mux46~18_combout ))) # (!\registerfile_MIPS|Mux46~16_combout  & (\registerfile_MIPS|Mux46~11_combout )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux46~16_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux46~16_combout ),
	.datac(\registerfile_MIPS|Mux46~11_combout ),
	.datad(\registerfile_MIPS|Mux46~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~19 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~0 (
// Equation(s):
// \registerfile_MIPS|Mux46~0_combout  = (instruction[19] & (((\registerfile_MIPS|register[25][17]~q ) # (instruction[18])))) # (!instruction[19] & (\registerfile_MIPS|register[17][17]~q  & ((!instruction[18]))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[17][17]~q ),
	.datac(\registerfile_MIPS|register[25][17]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~0 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~1 (
// Equation(s):
// \registerfile_MIPS|Mux46~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux46~0_combout  & (\registerfile_MIPS|register[29][17]~q )) # (!\registerfile_MIPS|Mux46~0_combout  & ((\registerfile_MIPS|register[21][17]~q ))))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux46~0_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux46~0_combout ),
	.datac(\registerfile_MIPS|register[29][17]~q ),
	.datad(\registerfile_MIPS|register[21][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~2 (
// Equation(s):
// \registerfile_MIPS|Mux46~2_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[22][17]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[18][17]~q ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[18][17]~q ),
	.datac(\registerfile_MIPS|register[22][17]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~2 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~3 (
// Equation(s):
// \registerfile_MIPS|Mux46~3_combout  = (\registerfile_MIPS|Mux46~2_combout  & ((\registerfile_MIPS|register[30][17]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux46~2_combout  & (((\registerfile_MIPS|register[26][17]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|register[30][17]~q ),
	.datab(\registerfile_MIPS|Mux46~2_combout ),
	.datac(\registerfile_MIPS|register[26][17]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~4 (
// Equation(s):
// \registerfile_MIPS|Mux46~4_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[20][17]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[16][17]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[20][17]~q ),
	.datad(\registerfile_MIPS|register[16][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~5 (
// Equation(s):
// \registerfile_MIPS|Mux46~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux46~4_combout  & (\registerfile_MIPS|register[28][17]~q )) # (!\registerfile_MIPS|Mux46~4_combout  & ((\registerfile_MIPS|register[24][17]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux46~4_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[28][17]~q ),
	.datac(\registerfile_MIPS|register[24][17]~q ),
	.datad(\registerfile_MIPS|Mux46~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~6 (
// Equation(s):
// \registerfile_MIPS|Mux46~6_combout  = (instruction[17] & ((\registerfile_MIPS|Mux46~3_combout ) # ((instruction[16])))) # (!instruction[17] & (((!instruction[16] & \registerfile_MIPS|Mux46~5_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux46~3_combout ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux46~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~6 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~7 (
// Equation(s):
// \registerfile_MIPS|Mux46~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][17]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][17]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][17]~q ),
	.datad(\registerfile_MIPS|register[19][17]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y62_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~8 (
// Equation(s):
// \registerfile_MIPS|Mux46~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux46~7_combout  & (\registerfile_MIPS|register[31][17]~q )) # (!\registerfile_MIPS|Mux46~7_combout  & ((\registerfile_MIPS|register[23][17]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux46~7_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[31][17]~q ),
	.datac(\registerfile_MIPS|register[23][17]~q ),
	.datad(\registerfile_MIPS|Mux46~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~9 (
// Equation(s):
// \registerfile_MIPS|Mux46~9_combout  = (instruction[16] & ((\registerfile_MIPS|Mux46~6_combout  & ((\registerfile_MIPS|Mux46~8_combout ))) # (!\registerfile_MIPS|Mux46~6_combout  & (\registerfile_MIPS|Mux46~1_combout )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux46~6_combout ))))

	.dataa(\registerfile_MIPS|Mux46~1_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|Mux46~6_combout ),
	.datad(\registerfile_MIPS|Mux46~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~9 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux46~20 (
// Equation(s):
// \registerfile_MIPS|Mux46~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux46~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux46~19_combout ))

	.dataa(gnd),
	.datab(instruction[20]),
	.datac(\registerfile_MIPS|Mux46~19_combout ),
	.datad(\registerfile_MIPS|Mux46~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux46~20 .lut_mask = 16'hFC30;
defparam \registerfile_MIPS|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y61_N5
dffeas \register_B_1|out[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux46~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[17] .is_wysiwyg = "true";
defparam \register_B_1|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y61_N8
cycloneiv_lcell_comb \output_register_B_1[17] (
// Equation(s):
// output_register_B_1[17] = LCELL(\register_B_1|out [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[17]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[17] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y61_N1
dffeas \register_B_2|out[17] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[17]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[17] .is_wysiwyg = "true";
defparam \register_B_2|out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N23
dffeas \datamemory_MIPS|MemoryRam~17 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~17 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N22
cycloneiv_lcell_comb \output_datamemory[16] (
// Equation(s):
// output_datamemory[16] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a16 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~17_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\datamemory_MIPS|MemoryRam~17_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[16]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[16] .lut_mask = 16'hCCF0;
defparam \output_datamemory[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N10
cycloneiv_lcell_comb \mux_Execute_2|X[16]~40 (
// Equation(s):
// \mux_Execute_2|X[16]~40_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[16]))

	.dataa(output_register_ctrl_1[10]),
	.datab(output_register_B_1[16]),
	.datac(gnd),
	.datad(\register_IMM|out [31]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[16]~40 .lut_mask = 16'hEE44;
defparam \mux_Execute_2|X[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N14
cycloneiv_lcell_comb \mux_Execute_2|X[16]~41 (
// Equation(s):
// \mux_Execute_2|X[16]~41_combout  = (\register_D_1|out[8]~1_combout  & (\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[16]~40_combout ) # (output_register_A[16])))) # (!\register_D_1|out[8]~1_combout  & (((\mux_Execute_2|X[16]~40_combout  & 
// output_register_A[16])) # (!\register_D_1|out[8]~0_combout )))

	.dataa(\mux_Execute_2|X[16]~40_combout ),
	.datab(\register_D_1|out[8]~1_combout ),
	.datac(output_register_A[16]),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[16]~41 .lut_mask = 16'hE833;
defparam \mux_Execute_2|X[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N18
cycloneiv_lcell_comb \output_mult[16] (
// Equation(s):
// output_mult[16] = LCELL(\multiplicador_MIPS|ACC0|Saidas [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [16]),
	.cin(gnd),
	.combout(output_mult[16]),
	.cout());
// synopsys translate_off
defparam \output_mult[16] .lut_mask = 16'hFF00;
defparam \output_mult[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N16
cycloneiv_lcell_comb \mux_Execute_2|X[16]~42 (
// Equation(s):
// \mux_Execute_2|X[16]~42_combout  = (\register_D_1|out[8]~0_combout  & (((\mux_Execute_2|X[16]~41_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[16]~41_combout  & ((output_mult[16]))) # (!\mux_Execute_2|X[16]~41_combout  & 
// (\alu_MIPS|Add0~51_combout ))))

	.dataa(\alu_MIPS|Add0~51_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\mux_Execute_2|X[16]~41_combout ),
	.datad(output_mult[16]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[16]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[16]~42 .lut_mask = 16'hF2C2;
defparam \mux_Execute_2|X[16]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y63_N17
dffeas \register_D_1|out[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[16]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[16] .is_wysiwyg = "true";
defparam \register_D_1|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N28
cycloneiv_lcell_comb \output_register_D_1[16] (
// Equation(s):
// output_register_D_1[16] = LCELL(\register_D_1|out [16])

	.dataa(gnd),
	.datab(\register_D_1|out [16]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[16]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[16] .lut_mask = 16'hCCCC;
defparam \output_register_D_1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y63_N29
dffeas \register_D_2|out[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[16]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[16] .is_wysiwyg = "true";
defparam \register_D_2|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N30
cycloneiv_lcell_comb \mux_out|X[16]~16 (
// Equation(s):
// \mux_out|X[16]~16_combout  = (\register_CTRL_3|out [6] & (output_datamemory[16])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [16])))

	.dataa(output_datamemory[16]),
	.datab(\register_D_2|out [16]),
	.datac(gnd),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[16]~16 .lut_mask = 16'hAACC;
defparam \mux_out|X[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y68_N5
dffeas \registerfile_MIPS|register[9][16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[16]~16_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][16] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~10 (
// Equation(s):
// \registerfile_MIPS|Mux47~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][16]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][16]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][16]~q ),
	.datad(\registerfile_MIPS|register[8][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~11 (
// Equation(s):
// \registerfile_MIPS|Mux47~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux47~10_combout  & (\registerfile_MIPS|register[11][16]~q )) # (!\registerfile_MIPS|Mux47~10_combout  & ((\registerfile_MIPS|register[10][16]~q ))))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux47~10_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux47~10_combout ),
	.datac(\registerfile_MIPS|register[11][16]~q ),
	.datad(\registerfile_MIPS|register[10][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~11 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~17 (
// Equation(s):
// \registerfile_MIPS|Mux47~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][16]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][16]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][16]~q ),
	.datad(\registerfile_MIPS|register[12][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~18 (
// Equation(s):
// \registerfile_MIPS|Mux47~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux47~17_combout  & ((\registerfile_MIPS|register[15][16]~q ))) # (!\registerfile_MIPS|Mux47~17_combout  & (\registerfile_MIPS|register[13][16]~q )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux47~17_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[13][16]~q ),
	.datac(\registerfile_MIPS|Mux47~17_combout ),
	.datad(\registerfile_MIPS|register[15][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~18 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~12 (
// Equation(s):
// \registerfile_MIPS|Mux47~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[6][16]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[4][16]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][16]~q ),
	.datad(\registerfile_MIPS|register[4][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~13 (
// Equation(s):
// \registerfile_MIPS|Mux47~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux47~12_combout  & (\registerfile_MIPS|register[7][16]~q )) # (!\registerfile_MIPS|Mux47~12_combout  & ((\registerfile_MIPS|register[5][16]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux47~12_combout ))))

	.dataa(\registerfile_MIPS|register[7][16]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][16]~q ),
	.datad(\registerfile_MIPS|Mux47~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~14 (
// Equation(s):
// \registerfile_MIPS|Mux47~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][16]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][16]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][16]~q ),
	.datad(\registerfile_MIPS|register[0][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~15 (
// Equation(s):
// \registerfile_MIPS|Mux47~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux47~14_combout  & (\registerfile_MIPS|register[3][16]~q )) # (!\registerfile_MIPS|Mux47~14_combout  & ((\registerfile_MIPS|register[2][16]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux47~14_combout ))))

	.dataa(\registerfile_MIPS|register[3][16]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][16]~q ),
	.datad(\registerfile_MIPS|Mux47~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~15 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~16 (
// Equation(s):
// \registerfile_MIPS|Mux47~16_combout  = (instruction[18] & ((\registerfile_MIPS|Mux47~13_combout ) # ((instruction[19])))) # (!instruction[18] & (((\registerfile_MIPS|Mux47~15_combout  & !instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux47~13_combout ),
	.datac(\registerfile_MIPS|Mux47~15_combout ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~16 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~19 (
// Equation(s):
// \registerfile_MIPS|Mux47~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux47~16_combout  & ((\registerfile_MIPS|Mux47~18_combout ))) # (!\registerfile_MIPS|Mux47~16_combout  & (\registerfile_MIPS|Mux47~11_combout )))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux47~16_combout ))))

	.dataa(\registerfile_MIPS|Mux47~11_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|Mux47~18_combout ),
	.datad(\registerfile_MIPS|Mux47~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~19 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~7 (
// Equation(s):
// \registerfile_MIPS|Mux47~7_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[23][16]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[19][16]~q ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[19][16]~q ),
	.datac(\registerfile_MIPS|register[23][16]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~7 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~8 (
// Equation(s):
// \registerfile_MIPS|Mux47~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux47~7_combout  & (\registerfile_MIPS|register[31][16]~q )) # (!\registerfile_MIPS|Mux47~7_combout  & ((\registerfile_MIPS|register[27][16]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux47~7_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[31][16]~q ),
	.datac(\registerfile_MIPS|register[27][16]~q ),
	.datad(\registerfile_MIPS|Mux47~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~0 (
// Equation(s):
// \registerfile_MIPS|Mux47~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[26][16]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[18][16]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][16]~q ),
	.datad(\registerfile_MIPS|register[18][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~1 (
// Equation(s):
// \registerfile_MIPS|Mux47~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux47~0_combout  & ((\registerfile_MIPS|register[30][16]~q ))) # (!\registerfile_MIPS|Mux47~0_combout  & (\registerfile_MIPS|register[22][16]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux47~0_combout ))))

	.dataa(\registerfile_MIPS|register[22][16]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][16]~q ),
	.datad(\registerfile_MIPS|Mux47~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~2 (
// Equation(s):
// \registerfile_MIPS|Mux47~2_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[21][16]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[17][16]~q ))))

	.dataa(\registerfile_MIPS|register[17][16]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[21][16]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~2 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~3 (
// Equation(s):
// \registerfile_MIPS|Mux47~3_combout  = (\registerfile_MIPS|Mux47~2_combout  & ((\registerfile_MIPS|register[29][16]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux47~2_combout  & (((\registerfile_MIPS|register[25][16]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|Mux47~2_combout ),
	.datab(\registerfile_MIPS|register[29][16]~q ),
	.datac(\registerfile_MIPS|register[25][16]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~3 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~4 (
// Equation(s):
// \registerfile_MIPS|Mux47~4_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[24][16]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[16][16]~q ))))

	.dataa(\registerfile_MIPS|register[16][16]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[24][16]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~5 (
// Equation(s):
// \registerfile_MIPS|Mux47~5_combout  = (\registerfile_MIPS|Mux47~4_combout  & (((\registerfile_MIPS|register[28][16]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux47~4_combout  & (instruction[18] & (\registerfile_MIPS|register[20][16]~q )))

	.dataa(\registerfile_MIPS|Mux47~4_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][16]~q ),
	.datad(\registerfile_MIPS|register[28][16]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~6 (
// Equation(s):
// \registerfile_MIPS|Mux47~6_combout  = (instruction[16] & ((\registerfile_MIPS|Mux47~3_combout ) # ((instruction[17])))) # (!instruction[16] & (((!instruction[17] & \registerfile_MIPS|Mux47~5_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux47~3_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux47~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~6 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~9 (
// Equation(s):
// \registerfile_MIPS|Mux47~9_combout  = (instruction[17] & ((\registerfile_MIPS|Mux47~6_combout  & (\registerfile_MIPS|Mux47~8_combout )) # (!\registerfile_MIPS|Mux47~6_combout  & ((\registerfile_MIPS|Mux47~1_combout ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux47~6_combout ))))

	.dataa(\registerfile_MIPS|Mux47~8_combout ),
	.datab(\registerfile_MIPS|Mux47~1_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux47~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux47~20 (
// Equation(s):
// \registerfile_MIPS|Mux47~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux47~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux47~19_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux47~19_combout ),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux47~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux47~20 .lut_mask = 16'hFC0C;
defparam \registerfile_MIPS|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y65_N21
dffeas \register_B_1|out[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux47~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[16] .is_wysiwyg = "true";
defparam \register_B_1|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N14
cycloneiv_lcell_comb \output_register_B_1[16] (
// Equation(s):
// output_register_B_1[16] = LCELL(\register_B_1|out [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [16]),
	.cin(gnd),
	.combout(output_register_B_1[16]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[16] .lut_mask = 16'hFF00;
defparam \output_register_B_1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y63_N25
dffeas \register_B_2|out[16] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[16]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[16] .is_wysiwyg = "true";
defparam \register_B_2|out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N5
dffeas \datamemory_MIPS|MemoryRam~16 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~16 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N4
cycloneiv_lcell_comb \output_datamemory[15] (
// Equation(s):
// output_datamemory[15] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a15 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~16_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\datamemory_MIPS|MemoryRam~16_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[15]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[15] .lut_mask = 16'hAAF0;
defparam \output_datamemory[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N28
cycloneiv_lcell_comb \mux_Execute_1|X[15]~7 (
// Equation(s):
// \mux_Execute_1|X[15]~7_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[15]))

	.dataa(gnd),
	.datab(output_register_ctrl_1[10]),
	.datac(output_register_B_1[15]),
	.datad(\register_IMM|out [31]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[15]~7 .lut_mask = 16'hFC30;
defparam \mux_Execute_1|X[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N2
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~20 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~20_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [16]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[15]))

	.dataa(gnd),
	.datab(\multiplicador_MIPS|CON0|state.S2~q ),
	.datac(output_register_B_1[15]),
	.datad(\multiplicador_MIPS|ACC0|Saidas [16]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~20_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~20 .lut_mask = 16'hFC30;
defparam \multiplicador_MIPS|ACC0|Saidas~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y60_N3
dffeas \multiplicador_MIPS|ACC0|Saidas[15] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [15]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[15] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N2
cycloneiv_lcell_comb \output_mult[15] (
// Equation(s):
// output_mult[15] = LCELL(\multiplicador_MIPS|ACC0|Saidas [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[15]),
	.cout());
// synopsys translate_off
defparam \output_mult[15] .lut_mask = 16'hF0F0;
defparam \output_mult[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N10
cycloneiv_lcell_comb \mux_Execute_2|X[15]~38 (
// Equation(s):
// \mux_Execute_2|X[15]~38_combout  = (\register_D_1|out[8]~1_combout  & ((\register_D_1|out[8]~0_combout ) # ((\alu_MIPS|Add0~48_combout )))) # (!\register_D_1|out[8]~1_combout  & (!\register_D_1|out[8]~0_combout  & ((output_mult[15]))))

	.dataa(\register_D_1|out[8]~1_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\alu_MIPS|Add0~48_combout ),
	.datad(output_mult[15]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[15]~38 .lut_mask = 16'hB9A8;
defparam \mux_Execute_2|X[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N12
cycloneiv_lcell_comb \mux_Execute_2|X[15]~39 (
// Equation(s):
// \mux_Execute_2|X[15]~39_combout  = (output_register_A[15] & ((\mux_Execute_2|X[15]~38_combout ) # ((\register_D_1|out[8]~0_combout  & \mux_Execute_1|X[15]~7_combout )))) # (!output_register_A[15] & (\mux_Execute_2|X[15]~38_combout  & 
// ((\mux_Execute_1|X[15]~7_combout ) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(output_register_A[15]),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\mux_Execute_1|X[15]~7_combout ),
	.datad(\mux_Execute_2|X[15]~38_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[15]~39 .lut_mask = 16'hFB80;
defparam \mux_Execute_2|X[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y64_N13
dffeas \register_D_1|out[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[15]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[15] .is_wysiwyg = "true";
defparam \register_D_1|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N16
cycloneiv_lcell_comb \output_register_D_1[15] (
// Equation(s):
// output_register_D_1[15] = LCELL(\register_D_1|out [15])

	.dataa(\register_D_1|out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[15]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[15] .lut_mask = 16'hAAAA;
defparam \output_register_D_1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y64_N17
dffeas \register_D_2|out[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[15]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[15] .is_wysiwyg = "true";
defparam \register_D_2|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N26
cycloneiv_lcell_comb \mux_out|X[15]~15 (
// Equation(s):
// \mux_out|X[15]~15_combout  = (\register_CTRL_3|out [6] & (output_datamemory[15])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [15])))

	.dataa(output_datamemory[15]),
	.datab(\register_D_2|out [15]),
	.datac(gnd),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[15]~15 .lut_mask = 16'hAACC;
defparam \mux_out|X[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y63_N31
dffeas \registerfile_MIPS|register[3][15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[15]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][15] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~14 (
// Equation(s):
// \registerfile_MIPS|Mux48~14_combout  = (instruction[17] & (((\registerfile_MIPS|register[2][15]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[0][15]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[0][15]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][15]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~14 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~15 (
// Equation(s):
// \registerfile_MIPS|Mux48~15_combout  = (instruction[16] & ((\registerfile_MIPS|Mux48~14_combout  & (\registerfile_MIPS|register[3][15]~q )) # (!\registerfile_MIPS|Mux48~14_combout  & ((\registerfile_MIPS|register[1][15]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux48~14_combout ))))

	.dataa(\registerfile_MIPS|register[3][15]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][15]~q ),
	.datad(\registerfile_MIPS|Mux48~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~15 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~12 (
// Equation(s):
// \registerfile_MIPS|Mux48~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[10][15]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[8][15]~q ))))

	.dataa(\registerfile_MIPS|register[8][15]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[10][15]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~13 (
// Equation(s):
// \registerfile_MIPS|Mux48~13_combout  = (\registerfile_MIPS|Mux48~12_combout  & (((\registerfile_MIPS|register[11][15]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux48~12_combout  & (instruction[16] & (\registerfile_MIPS|register[9][15]~q )))

	.dataa(\registerfile_MIPS|Mux48~12_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][15]~q ),
	.datad(\registerfile_MIPS|register[11][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~13 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~16 (
// Equation(s):
// \registerfile_MIPS|Mux48~16_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|Mux48~13_combout ))) # (!instruction[19] & (\registerfile_MIPS|Mux48~15_combout ))))

	.dataa(\registerfile_MIPS|Mux48~15_combout ),
	.datab(instruction[18]),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux48~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~16 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~10 (
// Equation(s):
// \registerfile_MIPS|Mux48~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[5][15]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[4][15]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][15]~q ),
	.datad(\registerfile_MIPS|register[4][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~11 (
// Equation(s):
// \registerfile_MIPS|Mux48~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux48~10_combout  & (\registerfile_MIPS|register[7][15]~q )) # (!\registerfile_MIPS|Mux48~10_combout  & ((\registerfile_MIPS|register[6][15]~q ))))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux48~10_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux48~10_combout ),
	.datac(\registerfile_MIPS|register[7][15]~q ),
	.datad(\registerfile_MIPS|register[6][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~11 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~17 (
// Equation(s):
// \registerfile_MIPS|Mux48~17_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[13][15]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[12][15]~q ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[12][15]~q ),
	.datac(\registerfile_MIPS|register[13][15]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~17 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~18 (
// Equation(s):
// \registerfile_MIPS|Mux48~18_combout  = (\registerfile_MIPS|Mux48~17_combout  & (((\registerfile_MIPS|register[15][15]~q ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux48~17_combout  & (\registerfile_MIPS|register[14][15]~q  & ((instruction[17]))))

	.dataa(\registerfile_MIPS|Mux48~17_combout ),
	.datab(\registerfile_MIPS|register[14][15]~q ),
	.datac(\registerfile_MIPS|register[15][15]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~18 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~19 (
// Equation(s):
// \registerfile_MIPS|Mux48~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux48~16_combout  & ((\registerfile_MIPS|Mux48~18_combout ))) # (!\registerfile_MIPS|Mux48~16_combout  & (\registerfile_MIPS|Mux48~11_combout )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux48~16_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux48~16_combout ),
	.datac(\registerfile_MIPS|Mux48~11_combout ),
	.datad(\registerfile_MIPS|Mux48~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~19 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~0 (
// Equation(s):
// \registerfile_MIPS|Mux48~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[25][15]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[17][15]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[25][15]~q ),
	.datad(\registerfile_MIPS|register[17][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~1 (
// Equation(s):
// \registerfile_MIPS|Mux48~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux48~0_combout  & (\registerfile_MIPS|register[29][15]~q )) # (!\registerfile_MIPS|Mux48~0_combout  & ((\registerfile_MIPS|register[21][15]~q ))))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux48~0_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux48~0_combout ),
	.datac(\registerfile_MIPS|register[29][15]~q ),
	.datad(\registerfile_MIPS|register[21][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~7 (
// Equation(s):
// \registerfile_MIPS|Mux48~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][15]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][15]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][15]~q ),
	.datad(\registerfile_MIPS|register[19][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~8 (
// Equation(s):
// \registerfile_MIPS|Mux48~8_combout  = (\registerfile_MIPS|Mux48~7_combout  & ((\registerfile_MIPS|register[31][15]~q ) # ((!instruction[18])))) # (!\registerfile_MIPS|Mux48~7_combout  & (((\registerfile_MIPS|register[23][15]~q  & instruction[18]))))

	.dataa(\registerfile_MIPS|Mux48~7_combout ),
	.datab(\registerfile_MIPS|register[31][15]~q ),
	.datac(\registerfile_MIPS|register[23][15]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~8 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~4 (
// Equation(s):
// \registerfile_MIPS|Mux48~4_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[20][15]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[16][15]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[20][15]~q ),
	.datad(\registerfile_MIPS|register[16][15]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~5 (
// Equation(s):
// \registerfile_MIPS|Mux48~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux48~4_combout  & (\registerfile_MIPS|register[28][15]~q )) # (!\registerfile_MIPS|Mux48~4_combout  & ((\registerfile_MIPS|register[24][15]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux48~4_combout ))))

	.dataa(\registerfile_MIPS|register[28][15]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][15]~q ),
	.datad(\registerfile_MIPS|Mux48~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~5 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~2 (
// Equation(s):
// \registerfile_MIPS|Mux48~2_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[22][15]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[18][15]~q ))))

	.dataa(\registerfile_MIPS|register[18][15]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[22][15]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~2 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~3 (
// Equation(s):
// \registerfile_MIPS|Mux48~3_combout  = (\registerfile_MIPS|Mux48~2_combout  & ((\registerfile_MIPS|register[30][15]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux48~2_combout  & (((\registerfile_MIPS|register[26][15]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|Mux48~2_combout ),
	.datab(\registerfile_MIPS|register[30][15]~q ),
	.datac(\registerfile_MIPS|register[26][15]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~3 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~6 (
// Equation(s):
// \registerfile_MIPS|Mux48~6_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|Mux48~3_combout ))) # (!instruction[17] & (\registerfile_MIPS|Mux48~5_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux48~5_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux48~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~6 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~9 (
// Equation(s):
// \registerfile_MIPS|Mux48~9_combout  = (instruction[16] & ((\registerfile_MIPS|Mux48~6_combout  & ((\registerfile_MIPS|Mux48~8_combout ))) # (!\registerfile_MIPS|Mux48~6_combout  & (\registerfile_MIPS|Mux48~1_combout )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux48~6_combout ))))

	.dataa(\registerfile_MIPS|Mux48~1_combout ),
	.datab(\registerfile_MIPS|Mux48~8_combout ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux48~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux48~20 (
// Equation(s):
// \registerfile_MIPS|Mux48~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux48~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux48~19_combout ))

	.dataa(\registerfile_MIPS|Mux48~19_combout ),
	.datab(instruction[20]),
	.datac(\registerfile_MIPS|Mux48~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux48~20 .lut_mask = 16'hE2E2;
defparam \registerfile_MIPS|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N13
dffeas \register_B_1|out[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux48~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[15] .is_wysiwyg = "true";
defparam \register_B_1|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N4
cycloneiv_lcell_comb \output_register_B_1[15] (
// Equation(s):
// output_register_B_1[15] = LCELL(\register_B_1|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [15]),
	.cin(gnd),
	.combout(output_register_B_1[15]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[15] .lut_mask = 16'hFF00;
defparam \output_register_B_1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N17
dffeas \register_B_2|out[15] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[15]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[15] .is_wysiwyg = "true";
defparam \register_B_2|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N27
dffeas \datamemory_MIPS|MemoryRam~15 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~15 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N26
cycloneiv_lcell_comb \output_datamemory[14] (
// Equation(s):
// output_datamemory[14] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a14 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~15_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\datamemory_MIPS|MemoryRam~15_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[14]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[14] .lut_mask = 16'hCCF0;
defparam \output_datamemory[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N0
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~19 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~19_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [15])) # (!\multiplicador_MIPS|CON0|state.S2~q  & ((output_register_B_1[14])))

	.dataa(gnd),
	.datab(\multiplicador_MIPS|ACC0|Saidas [15]),
	.datac(output_register_B_1[14]),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~19_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~19 .lut_mask = 16'hCCF0;
defparam \multiplicador_MIPS|ACC0|Saidas~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y60_N1
dffeas \multiplicador_MIPS|ACC0|Saidas[14] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [14]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[14] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N12
cycloneiv_lcell_comb \output_mult[14] (
// Equation(s):
// output_mult[14] = LCELL(\multiplicador_MIPS|ACC0|Saidas [14])

	.dataa(gnd),
	.datab(\multiplicador_MIPS|ACC0|Saidas [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[14]),
	.cout());
// synopsys translate_off
defparam \output_mult[14] .lut_mask = 16'hCCCC;
defparam \output_mult[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N30
cycloneiv_lcell_comb \mux_Execute_2|X[14]~35 (
// Equation(s):
// \mux_Execute_2|X[14]~35_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [14]))) # (!output_register_ctrl_1[10] & (output_register_B_1[14]))

	.dataa(gnd),
	.datab(output_register_B_1[14]),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [14]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[14]~35 .lut_mask = 16'hFC0C;
defparam \mux_Execute_2|X[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N16
cycloneiv_lcell_comb \mux_Execute_2|X[14]~36 (
// Equation(s):
// \mux_Execute_2|X[14]~36_combout  = (\register_D_1|out[8]~1_combout  & (\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[14]~35_combout ) # (output_register_A[14])))) # (!\register_D_1|out[8]~1_combout  & (((\mux_Execute_2|X[14]~35_combout  & 
// output_register_A[14])) # (!\register_D_1|out[8]~0_combout )))

	.dataa(\mux_Execute_2|X[14]~35_combout ),
	.datab(\register_D_1|out[8]~1_combout ),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(output_register_A[14]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[14]~36 .lut_mask = 16'hE383;
defparam \mux_Execute_2|X[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N10
cycloneiv_lcell_comb \mux_Execute_2|X[14]~37 (
// Equation(s):
// \mux_Execute_2|X[14]~37_combout  = (\mux_Execute_2|X[14]~36_combout  & ((output_mult[14]) # ((\register_D_1|out[8]~0_combout )))) # (!\mux_Execute_2|X[14]~36_combout  & (((!\register_D_1|out[8]~0_combout  & \alu_MIPS|Add0~45_combout ))))

	.dataa(output_mult[14]),
	.datab(\mux_Execute_2|X[14]~36_combout ),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\alu_MIPS|Add0~45_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[14]~37 .lut_mask = 16'hCBC8;
defparam \mux_Execute_2|X[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y60_N11
dffeas \register_D_1|out[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[14]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[14] .is_wysiwyg = "true";
defparam \register_D_1|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y66_N8
cycloneiv_lcell_comb \output_register_D_1[14] (
// Equation(s):
// output_register_D_1[14] = LCELL(\register_D_1|out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [14]),
	.cin(gnd),
	.combout(output_register_D_1[14]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[14] .lut_mask = 16'hFF00;
defparam \output_register_D_1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y66_N9
dffeas \register_D_2|out[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[14]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[14] .is_wysiwyg = "true";
defparam \register_D_2|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N14
cycloneiv_lcell_comb \mux_out|X[14]~14 (
// Equation(s):
// \mux_out|X[14]~14_combout  = (\register_CTRL_3|out [6] & (output_datamemory[14])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [14])))

	.dataa(\register_CTRL_3|out [6]),
	.datab(gnd),
	.datac(output_datamemory[14]),
	.datad(\register_D_2|out [14]),
	.cin(gnd),
	.combout(\mux_out|X[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[14]~14 .lut_mask = 16'hF5A0;
defparam \mux_out|X[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y66_N11
dffeas \registerfile_MIPS|register[14][14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[14]~14_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][14] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~17 (
// Equation(s):
// \registerfile_MIPS|Mux49~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][14]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][14]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][14]~q ),
	.datad(\registerfile_MIPS|register[12][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~18 (
// Equation(s):
// \registerfile_MIPS|Mux49~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux49~17_combout  & (\registerfile_MIPS|register[15][14]~q )) # (!\registerfile_MIPS|Mux49~17_combout  & ((\registerfile_MIPS|register[13][14]~q ))))) # (!instruction[16] & 
// (\registerfile_MIPS|Mux49~17_combout ))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux49~17_combout ),
	.datac(\registerfile_MIPS|register[15][14]~q ),
	.datad(\registerfile_MIPS|register[13][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~18 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~10 (
// Equation(s):
// \registerfile_MIPS|Mux49~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][14]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][14]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][14]~q ),
	.datad(\registerfile_MIPS|register[8][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~11 (
// Equation(s):
// \registerfile_MIPS|Mux49~11_combout  = (\registerfile_MIPS|Mux49~10_combout  & (((\registerfile_MIPS|register[11][14]~q ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux49~10_combout  & (\registerfile_MIPS|register[10][14]~q  & ((instruction[17]))))

	.dataa(\registerfile_MIPS|Mux49~10_combout ),
	.datab(\registerfile_MIPS|register[10][14]~q ),
	.datac(\registerfile_MIPS|register[11][14]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~11 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~14 (
// Equation(s):
// \registerfile_MIPS|Mux49~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][14]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][14]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][14]~q ),
	.datad(\registerfile_MIPS|register[0][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~15 (
// Equation(s):
// \registerfile_MIPS|Mux49~15_combout  = (\registerfile_MIPS|Mux49~14_combout  & (((\registerfile_MIPS|register[3][14]~q )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux49~14_combout  & (instruction[17] & (\registerfile_MIPS|register[2][14]~q )))

	.dataa(\registerfile_MIPS|Mux49~14_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][14]~q ),
	.datad(\registerfile_MIPS|register[3][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~15 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~12 (
// Equation(s):
// \registerfile_MIPS|Mux49~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[6][14]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[4][14]~q ))))

	.dataa(\registerfile_MIPS|register[4][14]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][14]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~13 (
// Equation(s):
// \registerfile_MIPS|Mux49~13_combout  = (\registerfile_MIPS|Mux49~12_combout  & ((\registerfile_MIPS|register[7][14]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux49~12_combout  & (((\registerfile_MIPS|register[5][14]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|register[7][14]~q ),
	.datab(\registerfile_MIPS|Mux49~12_combout ),
	.datac(\registerfile_MIPS|register[5][14]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~13 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~16 (
// Equation(s):
// \registerfile_MIPS|Mux49~16_combout  = (instruction[18] & (((instruction[19]) # (\registerfile_MIPS|Mux49~13_combout )))) # (!instruction[18] & (\registerfile_MIPS|Mux49~15_combout  & (!instruction[19])))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux49~15_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux49~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~16 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~19 (
// Equation(s):
// \registerfile_MIPS|Mux49~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux49~16_combout  & (\registerfile_MIPS|Mux49~18_combout )) # (!\registerfile_MIPS|Mux49~16_combout  & ((\registerfile_MIPS|Mux49~11_combout ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux49~16_combout ))))

	.dataa(\registerfile_MIPS|Mux49~18_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|Mux49~11_combout ),
	.datad(\registerfile_MIPS|Mux49~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~19 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~7 (
// Equation(s):
// \registerfile_MIPS|Mux49~7_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[23][14]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[19][14]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][14]~q ),
	.datad(\registerfile_MIPS|register[19][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~8 (
// Equation(s):
// \registerfile_MIPS|Mux49~8_combout  = (\registerfile_MIPS|Mux49~7_combout  & (((\registerfile_MIPS|register[31][14]~q )) # (!instruction[19]))) # (!\registerfile_MIPS|Mux49~7_combout  & (instruction[19] & (\registerfile_MIPS|register[27][14]~q )))

	.dataa(\registerfile_MIPS|Mux49~7_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][14]~q ),
	.datad(\registerfile_MIPS|register[31][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~0 (
// Equation(s):
// \registerfile_MIPS|Mux49~0_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[26][14]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[18][14]~q ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[18][14]~q ),
	.datac(\registerfile_MIPS|register[26][14]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~0 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~1 (
// Equation(s):
// \registerfile_MIPS|Mux49~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux49~0_combout  & (\registerfile_MIPS|register[30][14]~q )) # (!\registerfile_MIPS|Mux49~0_combout  & ((\registerfile_MIPS|register[22][14]~q ))))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux49~0_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux49~0_combout ),
	.datac(\registerfile_MIPS|register[30][14]~q ),
	.datad(\registerfile_MIPS|register[22][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~4 (
// Equation(s):
// \registerfile_MIPS|Mux49~4_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[24][14]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[16][14]~q ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[16][14]~q ),
	.datac(\registerfile_MIPS|register[24][14]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~4 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~5 (
// Equation(s):
// \registerfile_MIPS|Mux49~5_combout  = (\registerfile_MIPS|Mux49~4_combout  & (((\registerfile_MIPS|register[28][14]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux49~4_combout  & (instruction[18] & (\registerfile_MIPS|register[20][14]~q )))

	.dataa(\registerfile_MIPS|Mux49~4_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][14]~q ),
	.datad(\registerfile_MIPS|register[28][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~2 (
// Equation(s):
// \registerfile_MIPS|Mux49~2_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[21][14]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[17][14]~q ))))

	.dataa(\registerfile_MIPS|register[17][14]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[21][14]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~2 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~3 (
// Equation(s):
// \registerfile_MIPS|Mux49~3_combout  = (\registerfile_MIPS|Mux49~2_combout  & (((\registerfile_MIPS|register[29][14]~q )) # (!instruction[19]))) # (!\registerfile_MIPS|Mux49~2_combout  & (instruction[19] & (\registerfile_MIPS|register[25][14]~q )))

	.dataa(\registerfile_MIPS|Mux49~2_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[25][14]~q ),
	.datad(\registerfile_MIPS|register[29][14]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~6 (
// Equation(s):
// \registerfile_MIPS|Mux49~6_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|Mux49~3_combout ))) # (!instruction[16] & (\registerfile_MIPS|Mux49~5_combout ))))

	.dataa(\registerfile_MIPS|Mux49~5_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux49~3_combout ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~6 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~9 (
// Equation(s):
// \registerfile_MIPS|Mux49~9_combout  = (instruction[17] & ((\registerfile_MIPS|Mux49~6_combout  & (\registerfile_MIPS|Mux49~8_combout )) # (!\registerfile_MIPS|Mux49~6_combout  & ((\registerfile_MIPS|Mux49~1_combout ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux49~6_combout ))))

	.dataa(\registerfile_MIPS|Mux49~8_combout ),
	.datab(\registerfile_MIPS|Mux49~1_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux49~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux49~20 (
// Equation(s):
// \registerfile_MIPS|Mux49~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux49~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux49~19_combout ))

	.dataa(instruction[20]),
	.datab(\registerfile_MIPS|Mux49~19_combout ),
	.datac(gnd),
	.datad(\registerfile_MIPS|Mux49~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux49~20 .lut_mask = 16'hEE44;
defparam \registerfile_MIPS|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y60_N19
dffeas \register_B_1|out[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux49~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[14] .is_wysiwyg = "true";
defparam \register_B_1|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N8
cycloneiv_lcell_comb \output_register_B_1[14] (
// Equation(s):
// output_register_B_1[14] = LCELL(\register_B_1|out [14])

	.dataa(gnd),
	.datab(\register_B_1|out [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[14]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[14] .lut_mask = 16'hCCCC;
defparam \output_register_B_1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y60_N25
dffeas \register_B_2|out[14] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[14]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[14] .is_wysiwyg = "true";
defparam \register_B_2|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N1
dffeas \datamemory_MIPS|MemoryRam~14 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~14 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N0
cycloneiv_lcell_comb \output_datamemory[13] (
// Equation(s):
// output_datamemory[13] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a13 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~14_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\datamemory_MIPS|MemoryRam~14_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[13]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[13] .lut_mask = 16'hCCF0;
defparam \output_datamemory[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N6
cycloneiv_lcell_comb \mux_Execute_1|X[13]~6 (
// Equation(s):
// \mux_Execute_1|X[13]~6_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [13]))) # (!output_register_ctrl_1[10] & (output_register_B_1[13]))

	.dataa(output_register_ctrl_1[10]),
	.datab(gnd),
	.datac(output_register_B_1[13]),
	.datad(\register_IMM|out [13]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[13]~6 .lut_mask = 16'hFA50;
defparam \mux_Execute_1|X[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y60_N4
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~18 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~18_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [14])) # (!\multiplicador_MIPS|CON0|state.S2~q  & ((output_register_B_1[13])))

	.dataa(gnd),
	.datab(\multiplicador_MIPS|ACC0|Saidas [14]),
	.datac(output_register_B_1[13]),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~18_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~18 .lut_mask = 16'hCCF0;
defparam \multiplicador_MIPS|ACC0|Saidas~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y60_N5
dffeas \multiplicador_MIPS|ACC0|Saidas[13] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [13]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[13] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N30
cycloneiv_lcell_comb \output_mult[13] (
// Equation(s):
// output_mult[13] = LCELL(\multiplicador_MIPS|ACC0|Saidas [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [13]),
	.cin(gnd),
	.combout(output_mult[13]),
	.cout());
// synopsys translate_off
defparam \output_mult[13] .lut_mask = 16'hFF00;
defparam \output_mult[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N10
cycloneiv_lcell_comb \mux_Execute_2|X[13]~33 (
// Equation(s):
// \mux_Execute_2|X[13]~33_combout  = (\register_D_1|out[8]~1_combout  & ((\register_D_1|out[8]~0_combout ) # ((\alu_MIPS|Add0~42_combout )))) # (!\register_D_1|out[8]~1_combout  & (!\register_D_1|out[8]~0_combout  & (output_mult[13])))

	.dataa(\register_D_1|out[8]~1_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(output_mult[13]),
	.datad(\alu_MIPS|Add0~42_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[13]~33 .lut_mask = 16'hBA98;
defparam \mux_Execute_2|X[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N26
cycloneiv_lcell_comb \mux_Execute_2|X[13]~34 (
// Equation(s):
// \mux_Execute_2|X[13]~34_combout  = (\mux_Execute_1|X[13]~6_combout  & ((\mux_Execute_2|X[13]~33_combout ) # ((\register_D_1|out[8]~0_combout  & output_register_A[13])))) # (!\mux_Execute_1|X[13]~6_combout  & (\mux_Execute_2|X[13]~33_combout  & 
// ((output_register_A[13]) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(\mux_Execute_1|X[13]~6_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(output_register_A[13]),
	.datad(\mux_Execute_2|X[13]~33_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[13]~34 .lut_mask = 16'hFB80;
defparam \mux_Execute_2|X[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y62_N27
dffeas \register_D_1|out[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[13]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[13] .is_wysiwyg = "true";
defparam \register_D_1|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N0
cycloneiv_lcell_comb \output_register_D_1[13] (
// Equation(s):
// output_register_D_1[13] = LCELL(\register_D_1|out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[13]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[13] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y62_N1
dffeas \register_D_2|out[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[13]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[13] .is_wysiwyg = "true";
defparam \register_D_2|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y65_N16
cycloneiv_lcell_comb \mux_out|X[13]~13 (
// Equation(s):
// \mux_out|X[13]~13_combout  = (\register_CTRL_3|out [6] & (output_datamemory[13])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [13])))

	.dataa(gnd),
	.datab(output_datamemory[13]),
	.datac(\register_D_2|out [13]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[13]~13 .lut_mask = 16'hCCF0;
defparam \mux_out|X[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y70_N3
dffeas \registerfile_MIPS|register[8][13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[13]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][13] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~12 (
// Equation(s):
// \registerfile_MIPS|Mux50~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[10][13]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[8][13]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[8][13]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[10][13]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~12 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~13 (
// Equation(s):
// \registerfile_MIPS|Mux50~13_combout  = (\registerfile_MIPS|Mux50~12_combout  & ((\registerfile_MIPS|register[11][13]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux50~12_combout  & (((\registerfile_MIPS|register[9][13]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|Mux50~12_combout ),
	.datab(\registerfile_MIPS|register[11][13]~q ),
	.datac(\registerfile_MIPS|register[9][13]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~13 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~14 (
// Equation(s):
// \registerfile_MIPS|Mux50~14_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[2][13]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[0][13]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[2][13]~q ),
	.datad(\registerfile_MIPS|register[0][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~15 (
// Equation(s):
// \registerfile_MIPS|Mux50~15_combout  = (\registerfile_MIPS|Mux50~14_combout  & (((\registerfile_MIPS|register[3][13]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux50~14_combout  & (instruction[16] & (\registerfile_MIPS|register[1][13]~q )))

	.dataa(\registerfile_MIPS|Mux50~14_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][13]~q ),
	.datad(\registerfile_MIPS|register[3][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~15 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~16 (
// Equation(s):
// \registerfile_MIPS|Mux50~16_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|Mux50~13_combout )) # (!instruction[19] & ((\registerfile_MIPS|Mux50~15_combout )))))

	.dataa(\registerfile_MIPS|Mux50~13_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|Mux50~15_combout ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~16 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~17 (
// Equation(s):
// \registerfile_MIPS|Mux50~17_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[13][13]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[12][13]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][13]~q ),
	.datad(\registerfile_MIPS|register[12][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~17 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~18 (
// Equation(s):
// \registerfile_MIPS|Mux50~18_combout  = (\registerfile_MIPS|Mux50~17_combout  & (((\registerfile_MIPS|register[15][13]~q ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux50~17_combout  & (\registerfile_MIPS|register[14][13]~q  & ((instruction[17]))))

	.dataa(\registerfile_MIPS|Mux50~17_combout ),
	.datab(\registerfile_MIPS|register[14][13]~q ),
	.datac(\registerfile_MIPS|register[15][13]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~18 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~10 (
// Equation(s):
// \registerfile_MIPS|Mux50~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[5][13]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[4][13]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][13]~q ),
	.datad(\registerfile_MIPS|register[4][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~11 (
// Equation(s):
// \registerfile_MIPS|Mux50~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux50~10_combout  & ((\registerfile_MIPS|register[7][13]~q ))) # (!\registerfile_MIPS|Mux50~10_combout  & (\registerfile_MIPS|register[6][13]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux50~10_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[6][13]~q ),
	.datac(\registerfile_MIPS|register[7][13]~q ),
	.datad(\registerfile_MIPS|Mux50~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~11 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~19 (
// Equation(s):
// \registerfile_MIPS|Mux50~19_combout  = (\registerfile_MIPS|Mux50~16_combout  & (((\registerfile_MIPS|Mux50~18_combout )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux50~16_combout  & (instruction[18] & ((\registerfile_MIPS|Mux50~11_combout ))))

	.dataa(\registerfile_MIPS|Mux50~16_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|Mux50~18_combout ),
	.datad(\registerfile_MIPS|Mux50~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~19 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~0 (
// Equation(s):
// \registerfile_MIPS|Mux50~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[25][13]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[17][13]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[25][13]~q ),
	.datad(\registerfile_MIPS|register[17][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~1 (
// Equation(s):
// \registerfile_MIPS|Mux50~1_combout  = (\registerfile_MIPS|Mux50~0_combout  & (((\registerfile_MIPS|register[29][13]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux50~0_combout  & (instruction[18] & ((\registerfile_MIPS|register[21][13]~q ))))

	.dataa(\registerfile_MIPS|Mux50~0_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][13]~q ),
	.datad(\registerfile_MIPS|register[21][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~4 (
// Equation(s):
// \registerfile_MIPS|Mux50~4_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[20][13]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[16][13]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[20][13]~q ),
	.datad(\registerfile_MIPS|register[16][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~5 (
// Equation(s):
// \registerfile_MIPS|Mux50~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux50~4_combout  & (\registerfile_MIPS|register[28][13]~q )) # (!\registerfile_MIPS|Mux50~4_combout  & ((\registerfile_MIPS|register[24][13]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux50~4_combout ))))

	.dataa(\registerfile_MIPS|register[28][13]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][13]~q ),
	.datad(\registerfile_MIPS|Mux50~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~5 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~2 (
// Equation(s):
// \registerfile_MIPS|Mux50~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[22][13]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[18][13]~q  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[18][13]~q ),
	.datac(\registerfile_MIPS|register[22][13]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~3 (
// Equation(s):
// \registerfile_MIPS|Mux50~3_combout  = (\registerfile_MIPS|Mux50~2_combout  & ((\registerfile_MIPS|register[30][13]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux50~2_combout  & (((\registerfile_MIPS|register[26][13]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|register[30][13]~q ),
	.datab(\registerfile_MIPS|Mux50~2_combout ),
	.datac(\registerfile_MIPS|register[26][13]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~6 (
// Equation(s):
// \registerfile_MIPS|Mux50~6_combout  = (instruction[17] & (((instruction[16]) # (\registerfile_MIPS|Mux50~3_combout )))) # (!instruction[17] & (\registerfile_MIPS|Mux50~5_combout  & (!instruction[16])))

	.dataa(\registerfile_MIPS|Mux50~5_combout ),
	.datab(instruction[17]),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux50~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~7 (
// Equation(s):
// \registerfile_MIPS|Mux50~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][13]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][13]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][13]~q ),
	.datad(\registerfile_MIPS|register[19][13]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~8 (
// Equation(s):
// \registerfile_MIPS|Mux50~8_combout  = (\registerfile_MIPS|Mux50~7_combout  & ((\registerfile_MIPS|register[31][13]~q ) # ((!instruction[18])))) # (!\registerfile_MIPS|Mux50~7_combout  & (((\registerfile_MIPS|register[23][13]~q  & instruction[18]))))

	.dataa(\registerfile_MIPS|Mux50~7_combout ),
	.datab(\registerfile_MIPS|register[31][13]~q ),
	.datac(\registerfile_MIPS|register[23][13]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~8 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~9 (
// Equation(s):
// \registerfile_MIPS|Mux50~9_combout  = (instruction[16] & ((\registerfile_MIPS|Mux50~6_combout  & ((\registerfile_MIPS|Mux50~8_combout ))) # (!\registerfile_MIPS|Mux50~6_combout  & (\registerfile_MIPS|Mux50~1_combout )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux50~6_combout ))))

	.dataa(\registerfile_MIPS|Mux50~1_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|Mux50~6_combout ),
	.datad(\registerfile_MIPS|Mux50~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~9 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux50~20 (
// Equation(s):
// \registerfile_MIPS|Mux50~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux50~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux50~19_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux50~19_combout ),
	.datac(\registerfile_MIPS|Mux50~9_combout ),
	.datad(instruction[20]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux50~20 .lut_mask = 16'hF0CC;
defparam \registerfile_MIPS|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y65_N13
dffeas \register_B_1|out[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux50~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[13] .is_wysiwyg = "true";
defparam \register_B_1|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N8
cycloneiv_lcell_comb \output_register_B_1[13] (
// Equation(s):
// output_register_B_1[13] = LCELL(\register_B_1|out [13])

	.dataa(\register_B_1|out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[13]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[13] .lut_mask = 16'hAAAA;
defparam \output_register_B_1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y65_N9
dffeas \register_B_2|out[13] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[13]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[13] .is_wysiwyg = "true";
defparam \register_B_2|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N15
dffeas \datamemory_MIPS|MemoryRam~13 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~13 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N14
cycloneiv_lcell_comb \output_datamemory[12] (
// Equation(s):
// output_datamemory[12] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a12 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~13_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\datamemory_MIPS|MemoryRam~13_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[12]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[12] .lut_mask = 16'hCCF0;
defparam \output_datamemory[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N4
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~17 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~17_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [13])) # (!\multiplicador_MIPS|CON0|state.S2~q  & ((output_register_B_1[12])))

	.dataa(\multiplicador_MIPS|ACC0|Saidas [13]),
	.datab(output_register_B_1[12]),
	.datac(gnd),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~17_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~17 .lut_mask = 16'hAACC;
defparam \multiplicador_MIPS|ACC0|Saidas~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y61_N5
dffeas \multiplicador_MIPS|ACC0|Saidas[12] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [12]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[12] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N30
cycloneiv_lcell_comb \output_mult[12] (
// Equation(s):
// output_mult[12] = LCELL(\multiplicador_MIPS|ACC0|Saidas [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[12]),
	.cout());
// synopsys translate_off
defparam \output_mult[12] .lut_mask = 16'hF0F0;
defparam \output_mult[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N26
cycloneiv_lcell_comb \mux_Execute_2|X[12]~30 (
// Equation(s):
// \mux_Execute_2|X[12]~30_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [12]))) # (!output_register_ctrl_1[10] & (output_register_B_1[12]))

	.dataa(gnd),
	.datab(output_register_ctrl_1[10]),
	.datac(output_register_B_1[12]),
	.datad(\register_IMM|out [12]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[12]~30 .lut_mask = 16'hFC30;
defparam \mux_Execute_2|X[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N20
cycloneiv_lcell_comb \mux_Execute_2|X[12]~31 (
// Equation(s):
// \mux_Execute_2|X[12]~31_combout  = (\register_D_1|out[8]~0_combout  & ((output_register_A[12] & ((\mux_Execute_2|X[12]~30_combout ) # (\register_D_1|out[8]~1_combout ))) # (!output_register_A[12] & (\mux_Execute_2|X[12]~30_combout  & 
// \register_D_1|out[8]~1_combout )))) # (!\register_D_1|out[8]~0_combout  & (((!\register_D_1|out[8]~1_combout ))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(output_register_A[12]),
	.datac(\mux_Execute_2|X[12]~30_combout ),
	.datad(\register_D_1|out[8]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[12]~31 .lut_mask = 16'hA8D5;
defparam \mux_Execute_2|X[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N6
cycloneiv_lcell_comb \mux_Execute_2|X[12]~32 (
// Equation(s):
// \mux_Execute_2|X[12]~32_combout  = (\register_D_1|out[8]~0_combout  & (((\mux_Execute_2|X[12]~31_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[12]~31_combout  & ((output_mult[12]))) # (!\mux_Execute_2|X[12]~31_combout  & 
// (\alu_MIPS|Add0~39_combout ))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\alu_MIPS|Add0~39_combout ),
	.datac(output_mult[12]),
	.datad(\mux_Execute_2|X[12]~31_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[12]~32 .lut_mask = 16'hFA44;
defparam \mux_Execute_2|X[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y61_N7
dffeas \register_D_1|out[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[12]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[12] .is_wysiwyg = "true";
defparam \register_D_1|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y68_N0
cycloneiv_lcell_comb \output_register_D_1[12] (
// Equation(s):
// output_register_D_1[12] = LCELL(\register_D_1|out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [12]),
	.cin(gnd),
	.combout(output_register_D_1[12]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[12] .lut_mask = 16'hFF00;
defparam \output_register_D_1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y68_N1
dffeas \register_D_2|out[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[12]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[12] .is_wysiwyg = "true";
defparam \register_D_2|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N4
cycloneiv_lcell_comb \mux_out|X[12]~12 (
// Equation(s):
// \mux_out|X[12]~12_combout  = (\register_CTRL_3|out [6] & (output_datamemory[12])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [12])))

	.dataa(\register_CTRL_3|out [6]),
	.datab(gnd),
	.datac(output_datamemory[12]),
	.datad(\register_D_2|out [12]),
	.cin(gnd),
	.combout(\mux_out|X[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[12]~12 .lut_mask = 16'hF5A0;
defparam \mux_out|X[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y66_N15
dffeas \registerfile_MIPS|register[12][12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[12]~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][12] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~17 (
// Equation(s):
// \registerfile_MIPS|Mux51~17_combout  = (instruction[17] & (((\registerfile_MIPS|register[14][12]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[12][12]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[12][12]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[14][12]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~17 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y69_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~18 (
// Equation(s):
// \registerfile_MIPS|Mux51~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux51~17_combout  & ((\registerfile_MIPS|register[15][12]~q ))) # (!\registerfile_MIPS|Mux51~17_combout  & (\registerfile_MIPS|register[13][12]~q )))) # (!instruction[16] & 
// (\registerfile_MIPS|Mux51~17_combout ))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux51~17_combout ),
	.datac(\registerfile_MIPS|register[13][12]~q ),
	.datad(\registerfile_MIPS|register[15][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~18 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~10 (
// Equation(s):
// \registerfile_MIPS|Mux51~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][12]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][12]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][12]~q ),
	.datad(\registerfile_MIPS|register[8][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~11 (
// Equation(s):
// \registerfile_MIPS|Mux51~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux51~10_combout  & ((\registerfile_MIPS|register[11][12]~q ))) # (!\registerfile_MIPS|Mux51~10_combout  & (\registerfile_MIPS|register[10][12]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux51~10_combout ))))

	.dataa(\registerfile_MIPS|register[10][12]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[11][12]~q ),
	.datad(\registerfile_MIPS|Mux51~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~11 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~12 (
// Equation(s):
// \registerfile_MIPS|Mux51~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[6][12]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[4][12]~q ))))

	.dataa(\registerfile_MIPS|register[4][12]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][12]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~13 (
// Equation(s):
// \registerfile_MIPS|Mux51~13_combout  = (\registerfile_MIPS|Mux51~12_combout  & ((\registerfile_MIPS|register[7][12]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux51~12_combout  & (((\registerfile_MIPS|register[5][12]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|Mux51~12_combout ),
	.datab(\registerfile_MIPS|register[7][12]~q ),
	.datac(\registerfile_MIPS|register[5][12]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~13 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~14 (
// Equation(s):
// \registerfile_MIPS|Mux51~14_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[1][12]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[0][12]~q ))))

	.dataa(\registerfile_MIPS|register[0][12]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][12]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~14 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~15 (
// Equation(s):
// \registerfile_MIPS|Mux51~15_combout  = (\registerfile_MIPS|Mux51~14_combout  & (((\registerfile_MIPS|register[3][12]~q )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux51~14_combout  & (instruction[17] & (\registerfile_MIPS|register[2][12]~q )))

	.dataa(\registerfile_MIPS|Mux51~14_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][12]~q ),
	.datad(\registerfile_MIPS|register[3][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~15 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~16 (
// Equation(s):
// \registerfile_MIPS|Mux51~16_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|Mux51~13_combout )) # (!instruction[18] & ((\registerfile_MIPS|Mux51~15_combout )))))

	.dataa(\registerfile_MIPS|Mux51~13_combout ),
	.datab(instruction[19]),
	.datac(instruction[18]),
	.datad(\registerfile_MIPS|Mux51~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~16 .lut_mask = 16'hE3E0;
defparam \registerfile_MIPS|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~19 (
// Equation(s):
// \registerfile_MIPS|Mux51~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux51~16_combout  & (\registerfile_MIPS|Mux51~18_combout )) # (!\registerfile_MIPS|Mux51~16_combout  & ((\registerfile_MIPS|Mux51~11_combout ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux51~16_combout ))))

	.dataa(\registerfile_MIPS|Mux51~18_combout ),
	.datab(\registerfile_MIPS|Mux51~11_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux51~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~19 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~2 (
// Equation(s):
// \registerfile_MIPS|Mux51~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[21][12]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[17][12]~q  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[17][12]~q ),
	.datac(\registerfile_MIPS|register[21][12]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~3 (
// Equation(s):
// \registerfile_MIPS|Mux51~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux51~2_combout  & (\registerfile_MIPS|register[29][12]~q )) # (!\registerfile_MIPS|Mux51~2_combout  & ((\registerfile_MIPS|register[25][12]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux51~2_combout ))))

	.dataa(\registerfile_MIPS|register[29][12]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[25][12]~q ),
	.datad(\registerfile_MIPS|Mux51~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~4 (
// Equation(s):
// \registerfile_MIPS|Mux51~4_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[24][12]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[16][12]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][12]~q ),
	.datad(\registerfile_MIPS|register[16][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~5 (
// Equation(s):
// \registerfile_MIPS|Mux51~5_combout  = (instruction[18] & ((\registerfile_MIPS|Mux51~4_combout  & ((\registerfile_MIPS|register[28][12]~q ))) # (!\registerfile_MIPS|Mux51~4_combout  & (\registerfile_MIPS|register[20][12]~q )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux51~4_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux51~4_combout ),
	.datac(\registerfile_MIPS|register[20][12]~q ),
	.datad(\registerfile_MIPS|register[28][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~6 (
// Equation(s):
// \registerfile_MIPS|Mux51~6_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|Mux51~3_combout )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|Mux51~5_combout ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux51~3_combout ),
	.datad(\registerfile_MIPS|Mux51~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~6 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~0 (
// Equation(s):
// \registerfile_MIPS|Mux51~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[26][12]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[18][12]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][12]~q ),
	.datad(\registerfile_MIPS|register[18][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~1 (
// Equation(s):
// \registerfile_MIPS|Mux51~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux51~0_combout  & ((\registerfile_MIPS|register[30][12]~q ))) # (!\registerfile_MIPS|Mux51~0_combout  & (\registerfile_MIPS|register[22][12]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux51~0_combout ))))

	.dataa(\registerfile_MIPS|register[22][12]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][12]~q ),
	.datad(\registerfile_MIPS|Mux51~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~7 (
// Equation(s):
// \registerfile_MIPS|Mux51~7_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[23][12]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[19][12]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[23][12]~q ),
	.datad(\registerfile_MIPS|register[19][12]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~8 (
// Equation(s):
// \registerfile_MIPS|Mux51~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux51~7_combout  & (\registerfile_MIPS|register[31][12]~q )) # (!\registerfile_MIPS|Mux51~7_combout  & ((\registerfile_MIPS|register[27][12]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux51~7_combout ))))

	.dataa(\registerfile_MIPS|register[31][12]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][12]~q ),
	.datad(\registerfile_MIPS|Mux51~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~9 (
// Equation(s):
// \registerfile_MIPS|Mux51~9_combout  = (\registerfile_MIPS|Mux51~6_combout  & (((\registerfile_MIPS|Mux51~8_combout ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux51~6_combout  & (\registerfile_MIPS|Mux51~1_combout  & (instruction[17])))

	.dataa(\registerfile_MIPS|Mux51~6_combout ),
	.datab(\registerfile_MIPS|Mux51~1_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux51~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~9 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux51~20 (
// Equation(s):
// \registerfile_MIPS|Mux51~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux51~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux51~19_combout ))

	.dataa(instruction[20]),
	.datab(\registerfile_MIPS|Mux51~19_combout ),
	.datac(gnd),
	.datad(\registerfile_MIPS|Mux51~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux51~20 .lut_mask = 16'hEE44;
defparam \registerfile_MIPS|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y65_N11
dffeas \register_B_1|out[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux51~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[12] .is_wysiwyg = "true";
defparam \register_B_1|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N18
cycloneiv_lcell_comb \output_register_B_1[12] (
// Equation(s):
// output_register_B_1[12] = LCELL(\register_B_1|out [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [12]),
	.cin(gnd),
	.combout(output_register_B_1[12]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[12] .lut_mask = 16'hFF00;
defparam \output_register_B_1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y61_N11
dffeas \register_B_2|out[12] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[12]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[12] .is_wysiwyg = "true";
defparam \register_B_2|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N26
cycloneiv_lcell_comb \output_datamemory[10] (
// Equation(s):
// output_datamemory[10] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a10 ))) # (!\datamemory_MIPS|MemoryRam~0_q  & (!\datamemory_MIPS|MemoryRam~11_q )))

	.dataa(\datamemory_MIPS|MemoryRam~11_q ),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[10]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[10] .lut_mask = 16'hCC55;
defparam \output_datamemory[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N10
cycloneiv_lcell_comb \output_mult[10] (
// Equation(s):
// output_mult[10] = LCELL(\multiplicador_MIPS|ACC0|Saidas [10])

	.dataa(gnd),
	.datab(\multiplicador_MIPS|ACC0|Saidas [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[10]),
	.cout());
// synopsys translate_off
defparam \output_mult[10] .lut_mask = 16'hCCCC;
defparam \output_mult[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N28
cycloneiv_lcell_comb \mux_Execute_2|X[10]~7 (
// Equation(s):
// \mux_Execute_2|X[10]~7_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [10]))) # (!output_register_ctrl_1[10] & (output_register_B_1[10]))

	.dataa(output_register_ctrl_1[10]),
	.datab(output_register_B_1[10]),
	.datac(gnd),
	.datad(\register_IMM|out [10]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[10]~7 .lut_mask = 16'hEE44;
defparam \mux_Execute_2|X[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N14
cycloneiv_lcell_comb \mux_Execute_2|X[10]~8 (
// Equation(s):
// \mux_Execute_2|X[10]~8_combout  = (\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[10]~7_combout  & ((\register_D_1|out[8]~1_combout ) # (output_register_A[10]))) # (!\mux_Execute_2|X[10]~7_combout  & (\register_D_1|out[8]~1_combout  & 
// output_register_A[10])))) # (!\register_D_1|out[8]~0_combout  & (((!\register_D_1|out[8]~1_combout ))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\mux_Execute_2|X[10]~7_combout ),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(output_register_A[10]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[10]~8 .lut_mask = 16'hAD85;
defparam \mux_Execute_2|X[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N12
cycloneiv_lcell_comb \mux_Execute_2|X[10]~9 (
// Equation(s):
// \mux_Execute_2|X[10]~9_combout  = (\mux_Execute_2|X[10]~8_combout  & ((output_mult[10]) # ((\register_D_1|out[8]~0_combout )))) # (!\mux_Execute_2|X[10]~8_combout  & (((\alu_MIPS|Add0~34_combout  & !\register_D_1|out[8]~0_combout ))))

	.dataa(output_mult[10]),
	.datab(\mux_Execute_2|X[10]~8_combout ),
	.datac(\alu_MIPS|Add0~34_combout ),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[10]~9 .lut_mask = 16'hCCB8;
defparam \mux_Execute_2|X[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y61_N13
dffeas \register_D_1|out[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[10]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[10] .is_wysiwyg = "true";
defparam \register_D_1|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N20
cycloneiv_lcell_comb \output_register_D_1[10] (
// Equation(s):
// output_register_D_1[10] = LCELL(\register_D_1|out [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [10]),
	.cin(gnd),
	.combout(output_register_D_1[10]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[10] .lut_mask = 16'hFF00;
defparam \output_register_D_1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y66_N13
dffeas \register_D_2|out[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_D_1[10]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[10] .is_wysiwyg = "true";
defparam \register_D_2|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N12
cycloneiv_lcell_comb \mux_out|X[10]~10 (
// Equation(s):
// \mux_out|X[10]~10_combout  = (\register_CTRL_3|out [6] & (output_datamemory[10])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [10])))

	.dataa(gnd),
	.datab(output_datamemory[10]),
	.datac(\register_D_2|out [10]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[10]~10 .lut_mask = 16'hCCF0;
defparam \mux_out|X[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y60_N17
dffeas \registerfile_MIPS|register[19][10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[10]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][10] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~7 (
// Equation(s):
// \registerfile_MIPS|Mux53~7_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[23][10]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[19][10]~q ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[19][10]~q ),
	.datac(\registerfile_MIPS|register[23][10]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~7 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~8 (
// Equation(s):
// \registerfile_MIPS|Mux53~8_combout  = (\registerfile_MIPS|Mux53~7_combout  & (((\registerfile_MIPS|register[31][10]~q )) # (!instruction[19]))) # (!\registerfile_MIPS|Mux53~7_combout  & (instruction[19] & (\registerfile_MIPS|register[27][10]~q )))

	.dataa(\registerfile_MIPS|Mux53~7_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][10]~q ),
	.datad(\registerfile_MIPS|register[31][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~2 (
// Equation(s):
// \registerfile_MIPS|Mux53~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[21][10]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[17][10]~q  & ((!instruction[19]))))

	.dataa(\registerfile_MIPS|register[17][10]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][10]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~3 (
// Equation(s):
// \registerfile_MIPS|Mux53~3_combout  = (\registerfile_MIPS|Mux53~2_combout  & ((\registerfile_MIPS|register[29][10]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux53~2_combout  & (((\registerfile_MIPS|register[25][10]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|Mux53~2_combout ),
	.datab(\registerfile_MIPS|register[29][10]~q ),
	.datac(\registerfile_MIPS|register[25][10]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~3 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~4 (
// Equation(s):
// \registerfile_MIPS|Mux53~4_combout  = (instruction[19] & (((\registerfile_MIPS|register[24][10]~q ) # (instruction[18])))) # (!instruction[19] & (\registerfile_MIPS|register[16][10]~q  & ((!instruction[18]))))

	.dataa(\registerfile_MIPS|register[16][10]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][10]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~4 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~5 (
// Equation(s):
// \registerfile_MIPS|Mux53~5_combout  = (instruction[18] & ((\registerfile_MIPS|Mux53~4_combout  & (\registerfile_MIPS|register[28][10]~q )) # (!\registerfile_MIPS|Mux53~4_combout  & ((\registerfile_MIPS|register[20][10]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux53~4_combout ))))

	.dataa(\registerfile_MIPS|register[28][10]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][10]~q ),
	.datad(\registerfile_MIPS|Mux53~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~5 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~6 (
// Equation(s):
// \registerfile_MIPS|Mux53~6_combout  = (instruction[16] & ((\registerfile_MIPS|Mux53~3_combout ) # ((instruction[17])))) # (!instruction[16] & (((!instruction[17] & \registerfile_MIPS|Mux53~5_combout ))))

	.dataa(\registerfile_MIPS|Mux53~3_combout ),
	.datab(instruction[16]),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux53~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~6 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~0 (
// Equation(s):
// \registerfile_MIPS|Mux53~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[26][10]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[18][10]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][10]~q ),
	.datad(\registerfile_MIPS|register[18][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~1 (
// Equation(s):
// \registerfile_MIPS|Mux53~1_combout  = (\registerfile_MIPS|Mux53~0_combout  & (((\registerfile_MIPS|register[30][10]~q ) # (!instruction[18])))) # (!\registerfile_MIPS|Mux53~0_combout  & (\registerfile_MIPS|register[22][10]~q  & ((instruction[18]))))

	.dataa(\registerfile_MIPS|register[22][10]~q ),
	.datab(\registerfile_MIPS|Mux53~0_combout ),
	.datac(\registerfile_MIPS|register[30][10]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~1 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~9 (
// Equation(s):
// \registerfile_MIPS|Mux53~9_combout  = (instruction[17] & ((\registerfile_MIPS|Mux53~6_combout  & (\registerfile_MIPS|Mux53~8_combout )) # (!\registerfile_MIPS|Mux53~6_combout  & ((\registerfile_MIPS|Mux53~1_combout ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux53~6_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux53~8_combout ),
	.datac(\registerfile_MIPS|Mux53~6_combout ),
	.datad(\registerfile_MIPS|Mux53~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~9 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~10 (
// Equation(s):
// \registerfile_MIPS|Mux53~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][10]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][10]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][10]~q ),
	.datad(\registerfile_MIPS|register[8][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~11 (
// Equation(s):
// \registerfile_MIPS|Mux53~11_combout  = (\registerfile_MIPS|Mux53~10_combout  & (((\registerfile_MIPS|register[11][10]~q )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux53~10_combout  & (instruction[17] & ((\registerfile_MIPS|register[10][10]~q ))))

	.dataa(\registerfile_MIPS|Mux53~10_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[11][10]~q ),
	.datad(\registerfile_MIPS|register[10][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~11 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~17 (
// Equation(s):
// \registerfile_MIPS|Mux53~17_combout  = (instruction[17] & (((\registerfile_MIPS|register[14][10]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[12][10]~q  & ((!instruction[16]))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[12][10]~q ),
	.datac(\registerfile_MIPS|register[14][10]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~17 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~18 (
// Equation(s):
// \registerfile_MIPS|Mux53~18_combout  = (\registerfile_MIPS|Mux53~17_combout  & (((\registerfile_MIPS|register[15][10]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux53~17_combout  & (instruction[16] & ((\registerfile_MIPS|register[13][10]~q ))))

	.dataa(\registerfile_MIPS|Mux53~17_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[15][10]~q ),
	.datad(\registerfile_MIPS|register[13][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~18 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~14 (
// Equation(s):
// \registerfile_MIPS|Mux53~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][10]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][10]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][10]~q ),
	.datad(\registerfile_MIPS|register[0][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~15 (
// Equation(s):
// \registerfile_MIPS|Mux53~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux53~14_combout  & (\registerfile_MIPS|register[3][10]~q )) # (!\registerfile_MIPS|Mux53~14_combout  & ((\registerfile_MIPS|register[2][10]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux53~14_combout ))))

	.dataa(\registerfile_MIPS|register[3][10]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][10]~q ),
	.datad(\registerfile_MIPS|Mux53~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~15 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~12 (
// Equation(s):
// \registerfile_MIPS|Mux53~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[6][10]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[4][10]~q ))))

	.dataa(\registerfile_MIPS|register[4][10]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][10]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~13 (
// Equation(s):
// \registerfile_MIPS|Mux53~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux53~12_combout  & ((\registerfile_MIPS|register[7][10]~q ))) # (!\registerfile_MIPS|Mux53~12_combout  & (\registerfile_MIPS|register[5][10]~q )))) # (!instruction[16] & 
// (\registerfile_MIPS|Mux53~12_combout ))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux53~12_combout ),
	.datac(\registerfile_MIPS|register[5][10]~q ),
	.datad(\registerfile_MIPS|register[7][10]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~13 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~16 (
// Equation(s):
// \registerfile_MIPS|Mux53~16_combout  = (instruction[18] & (((instruction[19]) # (\registerfile_MIPS|Mux53~13_combout )))) # (!instruction[18] & (\registerfile_MIPS|Mux53~15_combout  & (!instruction[19])))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux53~15_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux53~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~16 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~19 (
// Equation(s):
// \registerfile_MIPS|Mux53~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux53~16_combout  & ((\registerfile_MIPS|Mux53~18_combout ))) # (!\registerfile_MIPS|Mux53~16_combout  & (\registerfile_MIPS|Mux53~11_combout )))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux53~16_combout ))))

	.dataa(\registerfile_MIPS|Mux53~11_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|Mux53~18_combout ),
	.datad(\registerfile_MIPS|Mux53~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~19 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux53~20 (
// Equation(s):
// \registerfile_MIPS|Mux53~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux53~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux53~19_combout )))

	.dataa(\registerfile_MIPS|Mux53~9_combout ),
	.datab(\registerfile_MIPS|Mux53~19_combout ),
	.datac(instruction[20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux53~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux53~20 .lut_mask = 16'hACAC;
defparam \registerfile_MIPS|Mux53~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y66_N19
dffeas \register_B_1|out[10] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux53~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[10] .is_wysiwyg = "true";
defparam \register_B_1|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N16
cycloneiv_lcell_comb \output_register_B_1[10] (
// Equation(s):
// output_register_B_1[10] = LCELL(\register_B_1|out [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[10]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[10] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N0
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~4 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~4_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [12]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[11]))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(output_register_B_1[11]),
	.datac(\multiplicador_MIPS|ACC0|Saidas [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~4_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~4 .lut_mask = 16'hE4E4;
defparam \multiplicador_MIPS|ACC0|Saidas~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y61_N1
dffeas \multiplicador_MIPS|ACC0|Saidas[11] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [11]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[11] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y61_N18
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~8 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~8_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [11]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[10]))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(output_register_B_1[10]),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [11]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~8_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~8 .lut_mask = 16'hEE44;
defparam \multiplicador_MIPS|ACC0|Saidas~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y61_N19
dffeas \multiplicador_MIPS|ACC0|Saidas[10] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [10]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[10] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N28
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~6 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~6_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [10]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[9]))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(gnd),
	.datac(output_register_B_1[9]),
	.datad(\multiplicador_MIPS|ACC0|Saidas [10]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~6_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~6 .lut_mask = 16'hFA50;
defparam \multiplicador_MIPS|ACC0|Saidas~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y61_N29
dffeas \multiplicador_MIPS|ACC0|Saidas[9] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[9] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N20
cycloneiv_lcell_comb \output_mult[9] (
// Equation(s):
// output_mult[9] = LCELL(\multiplicador_MIPS|ACC0|Saidas [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [9]),
	.cin(gnd),
	.combout(output_mult[9]),
	.cout());
// synopsys translate_off
defparam \output_mult[9] .lut_mask = 16'hFF00;
defparam \output_mult[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N10
cycloneiv_lcell_comb \mux_Execute_2|X[9]~2 (
// Equation(s):
// \mux_Execute_2|X[9]~2_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [9]))) # (!output_register_ctrl_1[10] & (output_register_B_1[9]))

	.dataa(gnd),
	.datab(output_register_B_1[9]),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [9]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[9]~2 .lut_mask = 16'hFC0C;
defparam \mux_Execute_2|X[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N12
cycloneiv_lcell_comb \mux_Execute_2|X[9]~3 (
// Equation(s):
// \mux_Execute_2|X[9]~3_combout  = (\register_D_1|out[8]~0_combout  & ((output_register_A[9] & ((\register_D_1|out[8]~1_combout ) # (\mux_Execute_2|X[9]~2_combout ))) # (!output_register_A[9] & (\register_D_1|out[8]~1_combout  & 
// \mux_Execute_2|X[9]~2_combout )))) # (!\register_D_1|out[8]~0_combout  & (((\register_D_1|out[8]~1_combout ))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(output_register_A[9]),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(\mux_Execute_2|X[9]~2_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[9]~3 .lut_mask = 16'hF8D0;
defparam \mux_Execute_2|X[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N26
cycloneiv_lcell_comb \mux_Execute_2|X[9]~4 (
// Equation(s):
// \mux_Execute_2|X[9]~4_combout  = (\register_D_1|out[8]~0_combout  & (((\mux_Execute_2|X[9]~3_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[9]~3_combout  & ((\alu_MIPS|Add0~32_combout ))) # (!\mux_Execute_2|X[9]~3_combout  & 
// (output_mult[9]))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(output_mult[9]),
	.datac(\alu_MIPS|Add0~32_combout ),
	.datad(\mux_Execute_2|X[9]~3_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[9]~4 .lut_mask = 16'hFA44;
defparam \mux_Execute_2|X[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y61_N27
dffeas \register_D_1|out[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[9]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[9] .is_wysiwyg = "true";
defparam \register_D_1|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N18
cycloneiv_lcell_comb \output_register_D_1[9] (
// Equation(s):
// output_register_D_1[9] = LCELL(\register_D_1|out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[9]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[9] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N2
cycloneiv_lcell_comb \register_B_2|out[1]~feeder (
// Equation(s):
// \register_B_2|out[1]~feeder_combout  = output_register_B_1[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_B_1[1]),
	.cin(gnd),
	.combout(\register_B_2|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_2|out[1]~feeder .lut_mask = 16'hFF00;
defparam \register_B_2|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y62_N3
dffeas \register_B_2|out[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_2|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[1] .is_wysiwyg = "true";
defparam \register_B_2|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y64_N9
dffeas \register_B_2|out[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[2]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[2] .is_wysiwyg = "true";
defparam \register_B_2|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y63_N25
dffeas \register_B_2|out[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[3] .is_wysiwyg = "true";
defparam \register_B_2|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y62_N17
dffeas \register_B_2|out[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[4]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[4] .is_wysiwyg = "true";
defparam \register_B_2|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y64_N17
dffeas \register_B_2|out[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[5]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[5] .is_wysiwyg = "true";
defparam \register_B_2|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y61_N9
dffeas \register_B_2|out[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[8]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[8] .is_wysiwyg = "true";
defparam \register_B_2|out[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X94_Y63_N0
cycloneiv_ram_block \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\datamemory_MIPS|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\register_B_2|out [8],\register_B_2|out [7],\register_B_2|out [6],\register_B_2|out [5],\register_B_2|out [4],\register_B_2|out [3],\register_B_2|out [2],\register_B_2|out [1],\register_B_2|out [0]}),
	.portaaddr({output_register_D_1[9],output_register_D_1[8],output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0|altsyncram_e591:auto_generated|ALTSYNCRAM";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DCE2743D1;
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N28
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~73 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~73_combout  = !\register_B_2|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_2|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~73_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~73 .lut_mask = 16'h0F0F;
defparam \datamemory_MIPS|MemoryRam~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y64_N29
dffeas \datamemory_MIPS|MemoryRam~9 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\datamemory_MIPS|MemoryRam~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~9 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N30
cycloneiv_lcell_comb \output_datamemory[8] (
// Equation(s):
// output_datamemory[8] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a8 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((!\datamemory_MIPS|MemoryRam~9_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\datamemory_MIPS|MemoryRam~9_q ),
	.datac(gnd),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[8]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[8] .lut_mask = 16'hAA33;
defparam \output_datamemory[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y63_N1
dffeas \register_D_2|out[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[8]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[8] .is_wysiwyg = "true";
defparam \register_D_2|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N10
cycloneiv_lcell_comb \mux_out|X[8]~8 (
// Equation(s):
// \mux_out|X[8]~8_combout  = (\register_CTRL_3|out [6] & (output_datamemory[8])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [8])))

	.dataa(output_datamemory[8]),
	.datab(gnd),
	.datac(\register_CTRL_3|out [6]),
	.datad(\register_D_2|out [8]),
	.cin(gnd),
	.combout(\mux_out|X[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[8]~8 .lut_mask = 16'hAFA0;
defparam \mux_out|X[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N9
dffeas \registerfile_MIPS|register[19][8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[8]~8_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][8] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~7 (
// Equation(s):
// \registerfile_MIPS|Mux55~7_combout  = (instruction[18] & (((\registerfile_MIPS|register[23][8]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[19][8]~q  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[19][8]~q ),
	.datac(\registerfile_MIPS|register[23][8]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~8 (
// Equation(s):
// \registerfile_MIPS|Mux55~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux55~7_combout  & ((\registerfile_MIPS|register[31][8]~q ))) # (!\registerfile_MIPS|Mux55~7_combout  & (\registerfile_MIPS|register[27][8]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux55~7_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux55~7_combout ),
	.datac(\registerfile_MIPS|register[27][8]~q ),
	.datad(\registerfile_MIPS|register[31][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~2 (
// Equation(s):
// \registerfile_MIPS|Mux55~2_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[21][8]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[17][8]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][8]~q ),
	.datad(\registerfile_MIPS|register[17][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~3 (
// Equation(s):
// \registerfile_MIPS|Mux55~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux55~2_combout  & ((\registerfile_MIPS|register[29][8]~q ))) # (!\registerfile_MIPS|Mux55~2_combout  & (\registerfile_MIPS|register[25][8]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux55~2_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux55~2_combout ),
	.datac(\registerfile_MIPS|register[25][8]~q ),
	.datad(\registerfile_MIPS|register[29][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~4 (
// Equation(s):
// \registerfile_MIPS|Mux55~4_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[24][8]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[16][8]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][8]~q ),
	.datad(\registerfile_MIPS|register[16][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~5 (
// Equation(s):
// \registerfile_MIPS|Mux55~5_combout  = (\registerfile_MIPS|Mux55~4_combout  & (((\registerfile_MIPS|register[28][8]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux55~4_combout  & (instruction[18] & (\registerfile_MIPS|register[20][8]~q )))

	.dataa(\registerfile_MIPS|Mux55~4_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][8]~q ),
	.datad(\registerfile_MIPS|register[28][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~6 (
// Equation(s):
// \registerfile_MIPS|Mux55~6_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|Mux55~3_combout )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|Mux55~5_combout ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux55~3_combout ),
	.datad(\registerfile_MIPS|Mux55~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~6 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~0 (
// Equation(s):
// \registerfile_MIPS|Mux55~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[26][8]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[18][8]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][8]~q ),
	.datad(\registerfile_MIPS|register[18][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~1 (
// Equation(s):
// \registerfile_MIPS|Mux55~1_combout  = (\registerfile_MIPS|Mux55~0_combout  & (((\registerfile_MIPS|register[30][8]~q ) # (!instruction[18])))) # (!\registerfile_MIPS|Mux55~0_combout  & (\registerfile_MIPS|register[22][8]~q  & ((instruction[18]))))

	.dataa(\registerfile_MIPS|register[22][8]~q ),
	.datab(\registerfile_MIPS|Mux55~0_combout ),
	.datac(\registerfile_MIPS|register[30][8]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~1 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~9 (
// Equation(s):
// \registerfile_MIPS|Mux55~9_combout  = (instruction[17] & ((\registerfile_MIPS|Mux55~6_combout  & (\registerfile_MIPS|Mux55~8_combout )) # (!\registerfile_MIPS|Mux55~6_combout  & ((\registerfile_MIPS|Mux55~1_combout ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux55~6_combout ))))

	.dataa(\registerfile_MIPS|Mux55~8_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux55~6_combout ),
	.datad(\registerfile_MIPS|Mux55~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~9 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~17 (
// Equation(s):
// \registerfile_MIPS|Mux55~17_combout  = (instruction[17] & (((\registerfile_MIPS|register[14][8]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[12][8]~q  & ((!instruction[16]))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[12][8]~q ),
	.datac(\registerfile_MIPS|register[14][8]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~17 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~18 (
// Equation(s):
// \registerfile_MIPS|Mux55~18_combout  = (\registerfile_MIPS|Mux55~17_combout  & ((\registerfile_MIPS|register[15][8]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux55~17_combout  & (((\registerfile_MIPS|register[13][8]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|Mux55~17_combout ),
	.datab(\registerfile_MIPS|register[15][8]~q ),
	.datac(\registerfile_MIPS|register[13][8]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~18 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~10 (
// Equation(s):
// \registerfile_MIPS|Mux55~10_combout  = (instruction[16] & (((\registerfile_MIPS|register[9][8]~q ) # (instruction[17])))) # (!instruction[16] & (\registerfile_MIPS|register[8][8]~q  & ((!instruction[17]))))

	.dataa(\registerfile_MIPS|register[8][8]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][8]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~10 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~11 (
// Equation(s):
// \registerfile_MIPS|Mux55~11_combout  = (\registerfile_MIPS|Mux55~10_combout  & (((\registerfile_MIPS|register[11][8]~q )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux55~10_combout  & (instruction[17] & ((\registerfile_MIPS|register[10][8]~q ))))

	.dataa(\registerfile_MIPS|Mux55~10_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[11][8]~q ),
	.datad(\registerfile_MIPS|register[10][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~11 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~14 (
// Equation(s):
// \registerfile_MIPS|Mux55~14_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[1][8]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[0][8]~q ))))

	.dataa(\registerfile_MIPS|register[0][8]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][8]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~14 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~15 (
// Equation(s):
// \registerfile_MIPS|Mux55~15_combout  = (\registerfile_MIPS|Mux55~14_combout  & (((\registerfile_MIPS|register[3][8]~q )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux55~14_combout  & (instruction[17] & (\registerfile_MIPS|register[2][8]~q )))

	.dataa(\registerfile_MIPS|Mux55~14_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][8]~q ),
	.datad(\registerfile_MIPS|register[3][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~15 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~12 (
// Equation(s):
// \registerfile_MIPS|Mux55~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[6][8]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[4][8]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][8]~q ),
	.datad(\registerfile_MIPS|register[4][8]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~13 (
// Equation(s):
// \registerfile_MIPS|Mux55~13_combout  = (\registerfile_MIPS|Mux55~12_combout  & ((\registerfile_MIPS|register[7][8]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux55~12_combout  & (((\registerfile_MIPS|register[5][8]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|register[7][8]~q ),
	.datab(\registerfile_MIPS|Mux55~12_combout ),
	.datac(\registerfile_MIPS|register[5][8]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~13 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~16 (
// Equation(s):
// \registerfile_MIPS|Mux55~16_combout  = (instruction[18] & (((\registerfile_MIPS|Mux55~13_combout ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|Mux55~15_combout  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux55~15_combout ),
	.datac(\registerfile_MIPS|Mux55~13_combout ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~16 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~19 (
// Equation(s):
// \registerfile_MIPS|Mux55~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux55~16_combout  & (\registerfile_MIPS|Mux55~18_combout )) # (!\registerfile_MIPS|Mux55~16_combout  & ((\registerfile_MIPS|Mux55~11_combout ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux55~16_combout ))))

	.dataa(\registerfile_MIPS|Mux55~18_combout ),
	.datab(\registerfile_MIPS|Mux55~11_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux55~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~19 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux55~20 (
// Equation(s):
// \registerfile_MIPS|Mux55~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux55~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux55~19_combout )))

	.dataa(\registerfile_MIPS|Mux55~9_combout ),
	.datab(gnd),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux55~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux55~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux55~20 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux55~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y67_N27
dffeas \register_B_1|out[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux55~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[8] .is_wysiwyg = "true";
defparam \register_B_1|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N8
cycloneiv_lcell_comb \output_register_B_1[8] (
// Equation(s):
// output_register_B_1[8] = LCELL(\register_B_1|out [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [8]),
	.cin(gnd),
	.combout(output_register_B_1[8]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[8] .lut_mask = 16'hFF00;
defparam \output_register_B_1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y61_N25
dffeas \register_IMM|out[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[8]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[8] .is_wysiwyg = "true";
defparam \register_IMM|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N18
cycloneiv_lcell_comb \alu_MIPS|Add0~3 (
// Equation(s):
// \alu_MIPS|Add0~3_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [8]))) # (!output_register_ctrl_1[10] & (output_register_B_1[8]))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_B_1[8]),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [8]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~3 .lut_mask = 16'h56A6;
defparam \alu_MIPS|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N22
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~7 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~7_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [9]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[8]))

	.dataa(gnd),
	.datab(output_register_B_1[8]),
	.datac(\multiplicador_MIPS|CON0|state.S2~q ),
	.datad(\multiplicador_MIPS|ACC0|Saidas [9]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~7_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~7 .lut_mask = 16'hFC0C;
defparam \multiplicador_MIPS|ACC0|Saidas~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y61_N23
dffeas \multiplicador_MIPS|ACC0|Saidas[8] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[8] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N6
cycloneiv_lcell_comb \output_mult[8] (
// Equation(s):
// output_mult[8] = LCELL(\multiplicador_MIPS|ACC0|Saidas [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[8]),
	.cout());
// synopsys translate_off
defparam \output_mult[8] .lut_mask = 16'hF0F0;
defparam \output_mult[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N16
cycloneiv_lcell_comb \mux_Execute_2|X[8]~5 (
// Equation(s):
// \mux_Execute_2|X[8]~5_combout  = (\register_D_1|out[8]~0_combout  & (\register_D_1|out[8]~1_combout )) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & (\alu_MIPS|Add0~30_combout )) # (!\register_D_1|out[8]~1_combout  & 
// ((output_mult[8])))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\register_D_1|out[8]~1_combout ),
	.datac(\alu_MIPS|Add0~30_combout ),
	.datad(output_mult[8]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[8]~5 .lut_mask = 16'hD9C8;
defparam \mux_Execute_2|X[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N14
cycloneiv_lcell_comb \mux_Execute_1|X[8]~1 (
// Equation(s):
// \mux_Execute_1|X[8]~1_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [8]))) # (!output_register_ctrl_1[10] & (output_register_B_1[8]))

	.dataa(gnd),
	.datab(output_register_B_1[8]),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [8]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[8]~1 .lut_mask = 16'hFC0C;
defparam \mux_Execute_1|X[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N4
cycloneiv_lcell_comb \mux_Execute_2|X[8]~6 (
// Equation(s):
// \mux_Execute_2|X[8]~6_combout  = (\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[8]~5_combout  & ((\mux_Execute_1|X[8]~1_combout ) # (output_register_A[8]))) # (!\mux_Execute_2|X[8]~5_combout  & (\mux_Execute_1|X[8]~1_combout  & 
// output_register_A[8])))) # (!\register_D_1|out[8]~0_combout  & (\mux_Execute_2|X[8]~5_combout ))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\mux_Execute_2|X[8]~5_combout ),
	.datac(\mux_Execute_1|X[8]~1_combout ),
	.datad(output_register_A[8]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[8]~6 .lut_mask = 16'hECC4;
defparam \mux_Execute_2|X[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y61_N5
dffeas \register_D_1|out[8] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[8] .is_wysiwyg = "true";
defparam \register_D_1|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N0
cycloneiv_lcell_comb \output_register_D_1[8] (
// Equation(s):
// output_register_D_1[8] = LCELL(\register_D_1|out [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [8]),
	.cin(gnd),
	.combout(output_register_D_1[8]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[8] .lut_mask = 16'hFF00;
defparam \output_register_D_1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N10
cycloneiv_lcell_comb \output_datamemory[7] (
// Equation(s):
// output_datamemory[7] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a7 ))) # (!\datamemory_MIPS|MemoryRam~0_q  & (!\datamemory_MIPS|MemoryRam~8_q )))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam~8_q ),
	.datac(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[7]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[7] .lut_mask = 16'hF033;
defparam \output_datamemory[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N14
cycloneiv_lcell_comb \register_D_2|out[7]~feeder (
// Equation(s):
// \register_D_2|out[7]~feeder_combout  = output_register_D_1[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_D_1[7]),
	.cin(gnd),
	.combout(\register_D_2|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_D_2|out[7]~feeder .lut_mask = 16'hFF00;
defparam \register_D_2|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y63_N15
dffeas \register_D_2|out[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_D_2|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[7] .is_wysiwyg = "true";
defparam \register_D_2|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N2
cycloneiv_lcell_comb \mux_out|X[7]~7 (
// Equation(s):
// \mux_out|X[7]~7_combout  = (\register_CTRL_3|out [6] & (output_datamemory[7])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [7])))

	.dataa(output_datamemory[7]),
	.datab(\register_CTRL_3|out [6]),
	.datac(\register_D_2|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_out|X[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[7]~7 .lut_mask = 16'hB8B8;
defparam \mux_out|X[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y67_N29
dffeas \registerfile_MIPS|register[13][7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[7]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][7] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~17 (
// Equation(s):
// \registerfile_MIPS|Mux56~17_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[13][7]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[12][7]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][7]~q ),
	.datad(\registerfile_MIPS|register[12][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~17 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~18 (
// Equation(s):
// \registerfile_MIPS|Mux56~18_combout  = (\registerfile_MIPS|Mux56~17_combout  & (((\registerfile_MIPS|register[15][7]~q ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux56~17_combout  & (\registerfile_MIPS|register[14][7]~q  & ((instruction[17]))))

	.dataa(\registerfile_MIPS|Mux56~17_combout ),
	.datab(\registerfile_MIPS|register[14][7]~q ),
	.datac(\registerfile_MIPS|register[15][7]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~18 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~10 (
// Equation(s):
// \registerfile_MIPS|Mux56~10_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[5][7]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[4][7]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][7]~q ),
	.datad(\registerfile_MIPS|register[4][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~10 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~11 (
// Equation(s):
// \registerfile_MIPS|Mux56~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux56~10_combout  & ((\registerfile_MIPS|register[7][7]~q ))) # (!\registerfile_MIPS|Mux56~10_combout  & (\registerfile_MIPS|register[6][7]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux56~10_combout ))))

	.dataa(\registerfile_MIPS|register[6][7]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[7][7]~q ),
	.datad(\registerfile_MIPS|Mux56~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~11 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~12 (
// Equation(s):
// \registerfile_MIPS|Mux56~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[10][7]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[8][7]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[8][7]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[10][7]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~12 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~13 (
// Equation(s):
// \registerfile_MIPS|Mux56~13_combout  = (\registerfile_MIPS|Mux56~12_combout  & ((\registerfile_MIPS|register[11][7]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux56~12_combout  & (((\registerfile_MIPS|register[9][7]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|register[11][7]~q ),
	.datab(\registerfile_MIPS|Mux56~12_combout ),
	.datac(\registerfile_MIPS|register[9][7]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~13 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~14 (
// Equation(s):
// \registerfile_MIPS|Mux56~14_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[2][7]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[0][7]~q ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[0][7]~q ),
	.datac(\registerfile_MIPS|register[2][7]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~14 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~15 (
// Equation(s):
// \registerfile_MIPS|Mux56~15_combout  = (\registerfile_MIPS|Mux56~14_combout  & (((\registerfile_MIPS|register[3][7]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux56~14_combout  & (instruction[16] & (\registerfile_MIPS|register[1][7]~q )))

	.dataa(\registerfile_MIPS|Mux56~14_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][7]~q ),
	.datad(\registerfile_MIPS|register[3][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~15 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~16 (
// Equation(s):
// \registerfile_MIPS|Mux56~16_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|Mux56~13_combout )) # (!instruction[19] & ((\registerfile_MIPS|Mux56~15_combout )))))

	.dataa(\registerfile_MIPS|Mux56~13_combout ),
	.datab(instruction[18]),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux56~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~16 .lut_mask = 16'hE3E0;
defparam \registerfile_MIPS|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~19 (
// Equation(s):
// \registerfile_MIPS|Mux56~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux56~16_combout  & (\registerfile_MIPS|Mux56~18_combout )) # (!\registerfile_MIPS|Mux56~16_combout  & ((\registerfile_MIPS|Mux56~11_combout ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux56~16_combout ))))

	.dataa(\registerfile_MIPS|Mux56~18_combout ),
	.datab(\registerfile_MIPS|Mux56~11_combout ),
	.datac(instruction[18]),
	.datad(\registerfile_MIPS|Mux56~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~19 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~7 (
// Equation(s):
// \registerfile_MIPS|Mux56~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][7]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][7]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][7]~q ),
	.datad(\registerfile_MIPS|register[19][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~8 (
// Equation(s):
// \registerfile_MIPS|Mux56~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux56~7_combout  & (\registerfile_MIPS|register[31][7]~q )) # (!\registerfile_MIPS|Mux56~7_combout  & ((\registerfile_MIPS|register[23][7]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux56~7_combout ))))

	.dataa(\registerfile_MIPS|register[31][7]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][7]~q ),
	.datad(\registerfile_MIPS|Mux56~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~2 (
// Equation(s):
// \registerfile_MIPS|Mux56~2_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[22][7]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[18][7]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[22][7]~q ),
	.datad(\registerfile_MIPS|register[18][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~2 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~3 (
// Equation(s):
// \registerfile_MIPS|Mux56~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux56~2_combout  & (\registerfile_MIPS|register[30][7]~q )) # (!\registerfile_MIPS|Mux56~2_combout  & ((\registerfile_MIPS|register[26][7]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux56~2_combout ))))

	.dataa(\registerfile_MIPS|register[30][7]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][7]~q ),
	.datad(\registerfile_MIPS|Mux56~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~4 (
// Equation(s):
// \registerfile_MIPS|Mux56~4_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[20][7]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[16][7]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[20][7]~q ),
	.datad(\registerfile_MIPS|register[16][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~5 (
// Equation(s):
// \registerfile_MIPS|Mux56~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux56~4_combout  & ((\registerfile_MIPS|register[28][7]~q ))) # (!\registerfile_MIPS|Mux56~4_combout  & (\registerfile_MIPS|register[24][7]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux56~4_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux56~4_combout ),
	.datac(\registerfile_MIPS|register[24][7]~q ),
	.datad(\registerfile_MIPS|register[28][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~6 (
// Equation(s):
// \registerfile_MIPS|Mux56~6_combout  = (instruction[17] & ((\registerfile_MIPS|Mux56~3_combout ) # ((instruction[16])))) # (!instruction[17] & (((!instruction[16] & \registerfile_MIPS|Mux56~5_combout ))))

	.dataa(\registerfile_MIPS|Mux56~3_combout ),
	.datab(instruction[17]),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux56~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~6 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~0 (
// Equation(s):
// \registerfile_MIPS|Mux56~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[25][7]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[17][7]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[25][7]~q ),
	.datad(\registerfile_MIPS|register[17][7]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~1 (
// Equation(s):
// \registerfile_MIPS|Mux56~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux56~0_combout  & ((\registerfile_MIPS|register[29][7]~q ))) # (!\registerfile_MIPS|Mux56~0_combout  & (\registerfile_MIPS|register[21][7]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux56~0_combout ))))

	.dataa(\registerfile_MIPS|register[21][7]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][7]~q ),
	.datad(\registerfile_MIPS|Mux56~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~9 (
// Equation(s):
// \registerfile_MIPS|Mux56~9_combout  = (\registerfile_MIPS|Mux56~6_combout  & ((\registerfile_MIPS|Mux56~8_combout ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux56~6_combout  & (((instruction[16] & \registerfile_MIPS|Mux56~1_combout ))))

	.dataa(\registerfile_MIPS|Mux56~8_combout ),
	.datab(\registerfile_MIPS|Mux56~6_combout ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux56~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~9 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux56~20 (
// Equation(s):
// \registerfile_MIPS|Mux56~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux56~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux56~19_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux56~19_combout ),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux56~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux56~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux56~20 .lut_mask = 16'hFC0C;
defparam \registerfile_MIPS|Mux56~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y67_N9
dffeas \register_B_1|out[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux56~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[7] .is_wysiwyg = "true";
defparam \register_B_1|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N24
cycloneiv_lcell_comb \output_register_B_1[7] (
// Equation(s):
// output_register_B_1[7] = LCELL(\register_B_1|out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[7]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[7] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y61_N13
dffeas \register_IMM|out[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(instruction[7]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_IMM|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_IMM|out[7] .is_wysiwyg = "true";
defparam \register_IMM|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~4 (
// Equation(s):
// \alu_MIPS|Add0~4_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [7]))) # (!output_register_ctrl_1[10] & (output_register_B_1[7]))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_B_1[7]),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [7]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~4 .lut_mask = 16'h56A6;
defparam \alu_MIPS|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y61_N0
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~16 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~16_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [8])) # (!\multiplicador_MIPS|CON0|state.S2~q  & ((output_register_B_1[7])))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [8]),
	.datad(output_register_B_1[7]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~16_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~16 .lut_mask = 16'hF5A0;
defparam \multiplicador_MIPS|ACC0|Saidas~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y61_N1
dffeas \multiplicador_MIPS|ACC0|Saidas[7] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[7] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N28
cycloneiv_lcell_comb \output_mult[7] (
// Equation(s):
// output_mult[7] = LCELL(\multiplicador_MIPS|ACC0|Saidas [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [7]),
	.cin(gnd),
	.combout(output_mult[7]),
	.cout());
// synopsys translate_off
defparam \output_mult[7] .lut_mask = 16'hFF00;
defparam \output_mult[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N30
cycloneiv_lcell_comb \mux_Execute_2|X[7]~28 (
// Equation(s):
// \mux_Execute_2|X[7]~28_combout  = (\register_D_1|out[8]~1_combout  & ((\alu_MIPS|Add0~28_combout ) # ((\register_D_1|out[8]~0_combout )))) # (!\register_D_1|out[8]~1_combout  & (((!\register_D_1|out[8]~0_combout  & output_mult[7]))))

	.dataa(\register_D_1|out[8]~1_combout ),
	.datab(\alu_MIPS|Add0~28_combout ),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(output_mult[7]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[7]~28 .lut_mask = 16'hADA8;
defparam \mux_Execute_2|X[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N20
cycloneiv_lcell_comb \mux_Execute_1|X[7]~5 (
// Equation(s):
// \mux_Execute_1|X[7]~5_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [7])) # (!output_register_ctrl_1[10] & ((output_register_B_1[7])))

	.dataa(\register_IMM|out [7]),
	.datab(gnd),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[7]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[7]~5 .lut_mask = 16'hAFA0;
defparam \mux_Execute_1|X[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N2
cycloneiv_lcell_comb \mux_Execute_2|X[7]~29 (
// Equation(s):
// \mux_Execute_2|X[7]~29_combout  = (\mux_Execute_2|X[7]~28_combout  & ((output_register_A[7]) # ((\mux_Execute_1|X[7]~5_combout ) # (!\register_D_1|out[8]~0_combout )))) # (!\mux_Execute_2|X[7]~28_combout  & (output_register_A[7] & 
// (\register_D_1|out[8]~0_combout  & \mux_Execute_1|X[7]~5_combout )))

	.dataa(\mux_Execute_2|X[7]~28_combout ),
	.datab(output_register_A[7]),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\mux_Execute_1|X[7]~5_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[7]~29 .lut_mask = 16'hEA8A;
defparam \mux_Execute_2|X[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y62_N3
dffeas \register_D_1|out[7] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[7]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[7] .is_wysiwyg = "true";
defparam \register_D_1|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N12
cycloneiv_lcell_comb \output_register_D_1[7] (
// Equation(s):
// output_register_D_1[7] = LCELL(\register_D_1|out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [7]),
	.cin(gnd),
	.combout(output_register_D_1[7]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[7] .lut_mask = 16'hFF00;
defparam \output_register_D_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N20
cycloneiv_lcell_comb \output_datamemory[6] (
// Equation(s):
// output_datamemory[6] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a6 ))) # (!\datamemory_MIPS|MemoryRam~0_q  & (!\datamemory_MIPS|MemoryRam~7_q )))

	.dataa(\datamemory_MIPS|MemoryRam~7_q ),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[6]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[6] .lut_mask = 16'hCC55;
defparam \output_datamemory[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N30
cycloneiv_lcell_comb \mux_out|X[6]~6 (
// Equation(s):
// \mux_out|X[6]~6_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[6]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [6]))

	.dataa(gnd),
	.datab(\register_D_2|out [6]),
	.datac(\register_CTRL_3|out [6]),
	.datad(output_datamemory[6]),
	.cin(gnd),
	.combout(\mux_out|X[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[6]~6 .lut_mask = 16'hFC0C;
defparam \mux_out|X[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N23
dffeas \registerfile_MIPS|register[27][6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[6]~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][6] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~7 (
// Equation(s):
// \registerfile_MIPS|Mux25~7_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[23][6]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[19][6]~q )))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[23][6]~q ),
	.datac(\registerfile_MIPS|register[19][6]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~7 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~8 (
// Equation(s):
// \registerfile_MIPS|Mux25~8_combout  = (instruction[24] & ((\registerfile_MIPS|Mux25~7_combout  & ((\registerfile_MIPS|register[31][6]~q ))) # (!\registerfile_MIPS|Mux25~7_combout  & (\registerfile_MIPS|register[27][6]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux25~7_combout ))))

	.dataa(\registerfile_MIPS|register[27][6]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[31][6]~q ),
	.datad(\registerfile_MIPS|Mux25~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~8 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~2 (
// Equation(s):
// \registerfile_MIPS|Mux25~2_combout  = (instruction[23] & ((\registerfile_MIPS|register[21][6]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[17][6]~q  & !instruction[24]))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[21][6]~q ),
	.datac(\registerfile_MIPS|register[17][6]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~2 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~3 (
// Equation(s):
// \registerfile_MIPS|Mux25~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux25~2_combout  & ((\registerfile_MIPS|register[29][6]~q ))) # (!\registerfile_MIPS|Mux25~2_combout  & (\registerfile_MIPS|register[25][6]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux25~2_combout ))))

	.dataa(\registerfile_MIPS|register[25][6]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[29][6]~q ),
	.datad(\registerfile_MIPS|Mux25~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~4 (
// Equation(s):
// \registerfile_MIPS|Mux25~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][6]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][6]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][6]~q ),
	.datad(\registerfile_MIPS|register[24][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~5 (
// Equation(s):
// \registerfile_MIPS|Mux25~5_combout  = (\registerfile_MIPS|Mux25~4_combout  & (((\registerfile_MIPS|register[28][6]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux25~4_combout  & (\registerfile_MIPS|register[20][6]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux25~4_combout ),
	.datab(\registerfile_MIPS|register[20][6]~q ),
	.datac(\registerfile_MIPS|register[28][6]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~5 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~6 (
// Equation(s):
// \registerfile_MIPS|Mux25~6_combout  = (instruction[21] & ((\registerfile_MIPS|Mux25~3_combout ) # ((instruction[22])))) # (!instruction[21] & (((!instruction[22] & \registerfile_MIPS|Mux25~5_combout ))))

	.dataa(\registerfile_MIPS|Mux25~3_combout ),
	.datab(instruction[21]),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux25~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~6 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~0 (
// Equation(s):
// \registerfile_MIPS|Mux25~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][6]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][6]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][6]~q ),
	.datad(\registerfile_MIPS|register[26][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~1 (
// Equation(s):
// \registerfile_MIPS|Mux25~1_combout  = (\registerfile_MIPS|Mux25~0_combout  & ((\registerfile_MIPS|register[30][6]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux25~0_combout  & (((\registerfile_MIPS|register[22][6]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|register[30][6]~q ),
	.datab(\registerfile_MIPS|Mux25~0_combout ),
	.datac(\registerfile_MIPS|register[22][6]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~1 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~9 (
// Equation(s):
// \registerfile_MIPS|Mux25~9_combout  = (\registerfile_MIPS|Mux25~6_combout  & ((\registerfile_MIPS|Mux25~8_combout ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux25~6_combout  & (((instruction[22] & \registerfile_MIPS|Mux25~1_combout ))))

	.dataa(\registerfile_MIPS|Mux25~8_combout ),
	.datab(\registerfile_MIPS|Mux25~6_combout ),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux25~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~9 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~14 (
// Equation(s):
// \registerfile_MIPS|Mux25~14_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[1][6]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[0][6]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[1][6]~q ),
	.datac(\registerfile_MIPS|register[0][6]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~14 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~15 (
// Equation(s):
// \registerfile_MIPS|Mux25~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux25~14_combout  & (\registerfile_MIPS|register[3][6]~q )) # (!\registerfile_MIPS|Mux25~14_combout  & ((\registerfile_MIPS|register[2][6]~q ))))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux25~14_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux25~14_combout ),
	.datac(\registerfile_MIPS|register[3][6]~q ),
	.datad(\registerfile_MIPS|register[2][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~12 (
// Equation(s):
// \registerfile_MIPS|Mux25~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[6][6]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[4][6]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[6][6]~q ),
	.datac(\registerfile_MIPS|register[4][6]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~13 (
// Equation(s):
// \registerfile_MIPS|Mux25~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux25~12_combout  & ((\registerfile_MIPS|register[7][6]~q ))) # (!\registerfile_MIPS|Mux25~12_combout  & (\registerfile_MIPS|register[5][6]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux25~12_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[5][6]~q ),
	.datac(\registerfile_MIPS|register[7][6]~q ),
	.datad(\registerfile_MIPS|Mux25~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~13 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~16 (
// Equation(s):
// \registerfile_MIPS|Mux25~16_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|Mux25~13_combout ))) # (!instruction[23] & (\registerfile_MIPS|Mux25~15_combout ))))

	.dataa(\registerfile_MIPS|Mux25~15_combout ),
	.datab(\registerfile_MIPS|Mux25~13_combout ),
	.datac(instruction[24]),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~16 .lut_mask = 16'hFC0A;
defparam \registerfile_MIPS|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~17 (
// Equation(s):
// \registerfile_MIPS|Mux25~17_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[14][6]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[12][6]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][6]~q ),
	.datad(\registerfile_MIPS|register[14][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~17 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~18 (
// Equation(s):
// \registerfile_MIPS|Mux25~18_combout  = (\registerfile_MIPS|Mux25~17_combout  & (((\registerfile_MIPS|register[15][6]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux25~17_combout  & (instruction[21] & (\registerfile_MIPS|register[13][6]~q )))

	.dataa(\registerfile_MIPS|Mux25~17_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[13][6]~q ),
	.datad(\registerfile_MIPS|register[15][6]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~18 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~10 (
// Equation(s):
// \registerfile_MIPS|Mux25~10_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[9][6]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[8][6]~q )))))

	.dataa(\registerfile_MIPS|register[9][6]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][6]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~10 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~11 (
// Equation(s):
// \registerfile_MIPS|Mux25~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux25~10_combout  & (\registerfile_MIPS|register[11][6]~q )) # (!\registerfile_MIPS|Mux25~10_combout  & ((\registerfile_MIPS|register[10][6]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux25~10_combout ))))

	.dataa(\registerfile_MIPS|register[11][6]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[10][6]~q ),
	.datad(\registerfile_MIPS|Mux25~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~11 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~19 (
// Equation(s):
// \registerfile_MIPS|Mux25~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux25~16_combout  & (\registerfile_MIPS|Mux25~18_combout )) # (!\registerfile_MIPS|Mux25~16_combout  & ((\registerfile_MIPS|Mux25~11_combout ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux25~16_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux25~16_combout ),
	.datac(\registerfile_MIPS|Mux25~18_combout ),
	.datad(\registerfile_MIPS|Mux25~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~19 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux25~20 (
// Equation(s):
// \registerfile_MIPS|Mux25~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux25~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux25~19_combout )))

	.dataa(\registerfile_MIPS|Mux25~9_combout ),
	.datab(instruction[25]),
	.datac(\registerfile_MIPS|Mux25~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux25~20 .lut_mask = 16'hB8B8;
defparam \registerfile_MIPS|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y62_N17
dffeas \register_A|out[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux25~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[6] .is_wysiwyg = "true";
defparam \register_A|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N16
cycloneiv_lcell_comb \output_register_A[6] (
// Equation(s):
// output_register_A[6] = LCELL(\register_A|out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[6]),
	.cout());
// synopsys translate_off
defparam \output_register_A[6] .lut_mask = 16'hF0F0;
defparam \output_register_A[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N0
cycloneiv_lcell_comb \mux_Execute_2|X[6]~25 (
// Equation(s):
// \mux_Execute_2|X[6]~25_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [6]))) # (!output_register_ctrl_1[10] & (output_register_B_1[6]))

	.dataa(output_register_B_1[6]),
	.datab(gnd),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [6]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[6]~25 .lut_mask = 16'hFA0A;
defparam \mux_Execute_2|X[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N18
cycloneiv_lcell_comb \mux_Execute_2|X[6]~26 (
// Equation(s):
// \mux_Execute_2|X[6]~26_combout  = (\register_D_1|out[8]~1_combout  & (\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[6]~25_combout ) # (output_register_A[6])))) # (!\register_D_1|out[8]~1_combout  & (((\mux_Execute_2|X[6]~25_combout  & 
// output_register_A[6])) # (!\register_D_1|out[8]~0_combout )))

	.dataa(\register_D_1|out[8]~1_combout ),
	.datab(\mux_Execute_2|X[6]~25_combout ),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(output_register_A[6]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[6]~26 .lut_mask = 16'hE585;
defparam \mux_Execute_2|X[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N14
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~15 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~15_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [7]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[6]))

	.dataa(output_register_B_1[6]),
	.datab(\multiplicador_MIPS|ACC0|Saidas [7]),
	.datac(gnd),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~15_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~15 .lut_mask = 16'hCCAA;
defparam \multiplicador_MIPS|ACC0|Saidas~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y62_N15
dffeas \multiplicador_MIPS|ACC0|Saidas[6] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[6] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N26
cycloneiv_lcell_comb \output_mult[6] (
// Equation(s):
// output_mult[6] = LCELL(\multiplicador_MIPS|ACC0|Saidas [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[6]),
	.cout());
// synopsys translate_off
defparam \output_mult[6] .lut_mask = 16'hF0F0;
defparam \output_mult[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N4
cycloneiv_lcell_comb \mux_Execute_2|X[6]~27 (
// Equation(s):
// \mux_Execute_2|X[6]~27_combout  = (\mux_Execute_2|X[6]~26_combout  & (((output_mult[6]) # (\register_D_1|out[8]~0_combout )))) # (!\mux_Execute_2|X[6]~26_combout  & (\alu_MIPS|Add0~26_combout  & ((!\register_D_1|out[8]~0_combout ))))

	.dataa(\alu_MIPS|Add0~26_combout ),
	.datab(\mux_Execute_2|X[6]~26_combout ),
	.datac(output_mult[6]),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[6]~27 .lut_mask = 16'hCCE2;
defparam \mux_Execute_2|X[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y65_N5
dffeas \register_D_1|out[6] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[6]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[6] .is_wysiwyg = "true";
defparam \register_D_1|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N18
cycloneiv_lcell_comb \output_register_D_1[6] (
// Equation(s):
// output_register_D_1[6] = LCELL(\register_D_1|out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[6]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[6] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y64_N15
dffeas \datamemory_MIPS|MemoryRam~6 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~6 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N14
cycloneiv_lcell_comb \output_datamemory[5] (
// Equation(s):
// output_datamemory[5] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a5 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~6_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\datamemory_MIPS|MemoryRam~6_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[5]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[5] .lut_mask = 16'hCCF0;
defparam \output_datamemory[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y64_N11
dffeas \register_D_2|out[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[5]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[5] .is_wysiwyg = "true";
defparam \register_D_2|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N16
cycloneiv_lcell_comb \mux_out|X[5]~5 (
// Equation(s):
// \mux_out|X[5]~5_combout  = (\register_CTRL_3|out [6] & (output_datamemory[5])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [5])))

	.dataa(gnd),
	.datab(output_datamemory[5]),
	.datac(\register_CTRL_3|out [6]),
	.datad(\register_D_2|out [5]),
	.cin(gnd),
	.combout(\mux_out|X[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[5]~5 .lut_mask = 16'hCFC0;
defparam \mux_out|X[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N21
dffeas \registerfile_MIPS|register[29][5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[5]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][5] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~0 (
// Equation(s):
// \registerfile_MIPS|Mux26~0_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[25][5]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[17][5]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][5]~q ),
	.datad(\registerfile_MIPS|register[25][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~1 (
// Equation(s):
// \registerfile_MIPS|Mux26~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux26~0_combout  & (\registerfile_MIPS|register[29][5]~q )) # (!\registerfile_MIPS|Mux26~0_combout  & ((\registerfile_MIPS|register[21][5]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux26~0_combout ))))

	.dataa(\registerfile_MIPS|register[29][5]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[21][5]~q ),
	.datad(\registerfile_MIPS|Mux26~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~7 (
// Equation(s):
// \registerfile_MIPS|Mux26~7_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[27][5]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[19][5]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[19][5]~q ),
	.datad(\registerfile_MIPS|register[27][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~8 (
// Equation(s):
// \registerfile_MIPS|Mux26~8_combout  = (instruction[23] & ((\registerfile_MIPS|Mux26~7_combout  & (\registerfile_MIPS|register[31][5]~q )) # (!\registerfile_MIPS|Mux26~7_combout  & ((\registerfile_MIPS|register[23][5]~q ))))) # (!instruction[23] & 
// (\registerfile_MIPS|Mux26~7_combout ))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux26~7_combout ),
	.datac(\registerfile_MIPS|register[31][5]~q ),
	.datad(\registerfile_MIPS|register[23][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~8 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~2 (
// Equation(s):
// \registerfile_MIPS|Mux26~2_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[22][5]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[18][5]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][5]~q ),
	.datad(\registerfile_MIPS|register[22][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~3 (
// Equation(s):
// \registerfile_MIPS|Mux26~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux26~2_combout  & (\registerfile_MIPS|register[30][5]~q )) # (!\registerfile_MIPS|Mux26~2_combout  & ((\registerfile_MIPS|register[26][5]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux26~2_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux26~2_combout ),
	.datac(\registerfile_MIPS|register[30][5]~q ),
	.datad(\registerfile_MIPS|register[26][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~4 (
// Equation(s):
// \registerfile_MIPS|Mux26~4_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[20][5]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[16][5]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[16][5]~q ),
	.datad(\registerfile_MIPS|register[20][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~5 (
// Equation(s):
// \registerfile_MIPS|Mux26~5_combout  = (instruction[24] & ((\registerfile_MIPS|Mux26~4_combout  & ((\registerfile_MIPS|register[28][5]~q ))) # (!\registerfile_MIPS|Mux26~4_combout  & (\registerfile_MIPS|register[24][5]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux26~4_combout ))))

	.dataa(\registerfile_MIPS|register[24][5]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][5]~q ),
	.datad(\registerfile_MIPS|Mux26~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~6 (
// Equation(s):
// \registerfile_MIPS|Mux26~6_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|Mux26~3_combout )) # (!instruction[22] & ((\registerfile_MIPS|Mux26~5_combout )))))

	.dataa(\registerfile_MIPS|Mux26~3_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|Mux26~5_combout ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~6 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~9 (
// Equation(s):
// \registerfile_MIPS|Mux26~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux26~6_combout  & ((\registerfile_MIPS|Mux26~8_combout ))) # (!\registerfile_MIPS|Mux26~6_combout  & (\registerfile_MIPS|Mux26~1_combout )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux26~6_combout ))))

	.dataa(\registerfile_MIPS|Mux26~1_combout ),
	.datab(\registerfile_MIPS|Mux26~8_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux26~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~10 (
// Equation(s):
// \registerfile_MIPS|Mux26~10_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[5][5]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[4][5]~q )))))

	.dataa(\registerfile_MIPS|register[5][5]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][5]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~10 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~11 (
// Equation(s):
// \registerfile_MIPS|Mux26~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux26~10_combout  & (\registerfile_MIPS|register[7][5]~q )) # (!\registerfile_MIPS|Mux26~10_combout  & ((\registerfile_MIPS|register[6][5]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux26~10_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[7][5]~q ),
	.datac(\registerfile_MIPS|register[6][5]~q ),
	.datad(\registerfile_MIPS|Mux26~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~11 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~12 (
// Equation(s):
// \registerfile_MIPS|Mux26~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[10][5]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[8][5]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[10][5]~q ),
	.datac(\registerfile_MIPS|register[8][5]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~13 (
// Equation(s):
// \registerfile_MIPS|Mux26~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux26~12_combout  & (\registerfile_MIPS|register[11][5]~q )) # (!\registerfile_MIPS|Mux26~12_combout  & ((\registerfile_MIPS|register[9][5]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux26~12_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux26~12_combout ),
	.datac(\registerfile_MIPS|register[11][5]~q ),
	.datad(\registerfile_MIPS|register[9][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~13 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~14 (
// Equation(s):
// \registerfile_MIPS|Mux26~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][5]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][5]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][5]~q ),
	.datad(\registerfile_MIPS|register[2][5]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~15 (
// Equation(s):
// \registerfile_MIPS|Mux26~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux26~14_combout  & ((\registerfile_MIPS|register[3][5]~q ))) # (!\registerfile_MIPS|Mux26~14_combout  & (\registerfile_MIPS|register[1][5]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux26~14_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[1][5]~q ),
	.datac(\registerfile_MIPS|register[3][5]~q ),
	.datad(\registerfile_MIPS|Mux26~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~15 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~16 (
// Equation(s):
// \registerfile_MIPS|Mux26~16_combout  = (instruction[24] & ((\registerfile_MIPS|Mux26~13_combout ) # ((instruction[23])))) # (!instruction[24] & (((!instruction[23] & \registerfile_MIPS|Mux26~15_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux26~13_combout ),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux26~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~16 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~17 (
// Equation(s):
// \registerfile_MIPS|Mux26~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][5]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][5]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][5]~q ),
	.datac(\registerfile_MIPS|register[12][5]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~18 (
// Equation(s):
// \registerfile_MIPS|Mux26~18_combout  = (\registerfile_MIPS|Mux26~17_combout  & ((\registerfile_MIPS|register[15][5]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux26~17_combout  & (((\registerfile_MIPS|register[14][5]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|Mux26~17_combout ),
	.datab(\registerfile_MIPS|register[15][5]~q ),
	.datac(\registerfile_MIPS|register[14][5]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~18 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~19 (
// Equation(s):
// \registerfile_MIPS|Mux26~19_combout  = (\registerfile_MIPS|Mux26~16_combout  & (((\registerfile_MIPS|Mux26~18_combout ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux26~16_combout  & (\registerfile_MIPS|Mux26~11_combout  & (instruction[23])))

	.dataa(\registerfile_MIPS|Mux26~11_combout ),
	.datab(\registerfile_MIPS|Mux26~16_combout ),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux26~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~19 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux26~20 (
// Equation(s):
// \registerfile_MIPS|Mux26~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux26~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux26~19_combout )))

	.dataa(\registerfile_MIPS|Mux26~9_combout ),
	.datab(instruction[25]),
	.datac(\registerfile_MIPS|Mux26~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux26~20 .lut_mask = 16'hB8B8;
defparam \registerfile_MIPS|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y64_N31
dffeas \register_A|out[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux26~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[5] .is_wysiwyg = "true";
defparam \register_A|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N30
cycloneiv_lcell_comb \output_register_A[5] (
// Equation(s):
// output_register_A[5] = LCELL(\register_A|out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[5]),
	.cout());
// synopsys translate_off
defparam \output_register_A[5] .lut_mask = 16'hF0F0;
defparam \output_register_A[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N12
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~14 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~14_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [6])) # (!\multiplicador_MIPS|CON0|state.S2~q  & ((output_register_B_1[5])))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(\multiplicador_MIPS|ACC0|Saidas [6]),
	.datac(output_register_B_1[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~14_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~14 .lut_mask = 16'hD8D8;
defparam \multiplicador_MIPS|ACC0|Saidas~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y62_N13
dffeas \multiplicador_MIPS|ACC0|Saidas[5] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[5] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N14
cycloneiv_lcell_comb \output_mult[5] (
// Equation(s):
// output_mult[5] = LCELL(\multiplicador_MIPS|ACC0|Saidas [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[5]),
	.cout());
// synopsys translate_off
defparam \output_mult[5] .lut_mask = 16'hF0F0;
defparam \output_mult[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N18
cycloneiv_lcell_comb \mux_Execute_2|X[5]~23 (
// Equation(s):
// \mux_Execute_2|X[5]~23_combout  = (\register_D_1|out[8]~1_combout  & (((\register_D_1|out[8]~0_combout ) # (\alu_MIPS|Add0~24_combout )))) # (!\register_D_1|out[8]~1_combout  & (output_mult[5] & (!\register_D_1|out[8]~0_combout )))

	.dataa(\register_D_1|out[8]~1_combout ),
	.datab(output_mult[5]),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\alu_MIPS|Add0~24_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[5]~23 .lut_mask = 16'hAEA4;
defparam \mux_Execute_2|X[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N24
cycloneiv_lcell_comb \mux_Execute_1|X[5]~4 (
// Equation(s):
// \mux_Execute_1|X[5]~4_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [5])) # (!output_register_ctrl_1[10] & ((output_register_B_1[5])))

	.dataa(gnd),
	.datab(output_register_ctrl_1[10]),
	.datac(\register_IMM|out [5]),
	.datad(output_register_B_1[5]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[5]~4 .lut_mask = 16'hF3C0;
defparam \mux_Execute_1|X[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N28
cycloneiv_lcell_comb \mux_Execute_2|X[5]~24 (
// Equation(s):
// \mux_Execute_2|X[5]~24_combout  = (output_register_A[5] & ((\mux_Execute_2|X[5]~23_combout ) # ((\register_D_1|out[8]~0_combout  & \mux_Execute_1|X[5]~4_combout )))) # (!output_register_A[5] & (\mux_Execute_2|X[5]~23_combout  & 
// ((\mux_Execute_1|X[5]~4_combout ) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(output_register_A[5]),
	.datab(\mux_Execute_2|X[5]~23_combout ),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\mux_Execute_1|X[5]~4_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[5]~24 .lut_mask = 16'hEC8C;
defparam \mux_Execute_2|X[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y64_N29
dffeas \register_D_1|out[5] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[5]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[5] .is_wysiwyg = "true";
defparam \register_D_1|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y64_N10
cycloneiv_lcell_comb \output_register_D_1[5] (
// Equation(s):
// output_register_D_1[5] = LCELL(\register_D_1|out [5])

	.dataa(gnd),
	.datab(\register_D_1|out [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[5]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[5] .lut_mask = 16'hCCCC;
defparam \output_register_D_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y63_N29
dffeas \datamemory_MIPS|MemoryRam~4 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~4 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N28
cycloneiv_lcell_comb \output_datamemory[3] (
// Equation(s):
// output_datamemory[3] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a3 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~4_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\datamemory_MIPS|MemoryRam~4_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[3]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[3] .lut_mask = 16'hCCF0;
defparam \output_datamemory[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N20
cycloneiv_lcell_comb \mux_out|X[3]~3 (
// Equation(s):
// \mux_out|X[3]~3_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[3]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [3]))

	.dataa(\register_CTRL_3|out [6]),
	.datab(\register_D_2|out [3]),
	.datac(gnd),
	.datad(output_datamemory[3]),
	.cin(gnd),
	.combout(\mux_out|X[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[3]~3 .lut_mask = 16'hEE44;
defparam \mux_out|X[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N11
dffeas \registerfile_MIPS|register[27][3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[3]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][3] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~7 (
// Equation(s):
// \registerfile_MIPS|Mux60~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][3]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][3]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][3]~q ),
	.datad(\registerfile_MIPS|register[19][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~8 (
// Equation(s):
// \registerfile_MIPS|Mux60~8_combout  = (\registerfile_MIPS|Mux60~7_combout  & ((\registerfile_MIPS|register[31][3]~q ) # ((!instruction[18])))) # (!\registerfile_MIPS|Mux60~7_combout  & (((\registerfile_MIPS|register[23][3]~q  & instruction[18]))))

	.dataa(\registerfile_MIPS|Mux60~7_combout ),
	.datab(\registerfile_MIPS|register[31][3]~q ),
	.datac(\registerfile_MIPS|register[23][3]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~8 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~0 (
// Equation(s):
// \registerfile_MIPS|Mux60~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[25][3]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[17][3]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[25][3]~q ),
	.datad(\registerfile_MIPS|register[17][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~1 (
// Equation(s):
// \registerfile_MIPS|Mux60~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux60~0_combout  & (\registerfile_MIPS|register[29][3]~q )) # (!\registerfile_MIPS|Mux60~0_combout  & ((\registerfile_MIPS|register[21][3]~q ))))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux60~0_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux60~0_combout ),
	.datac(\registerfile_MIPS|register[29][3]~q ),
	.datad(\registerfile_MIPS|register[21][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~4 (
// Equation(s):
// \registerfile_MIPS|Mux60~4_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[20][3]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[16][3]~q ))))

	.dataa(\registerfile_MIPS|register[16][3]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[20][3]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~5 (
// Equation(s):
// \registerfile_MIPS|Mux60~5_combout  = (\registerfile_MIPS|Mux60~4_combout  & (((\registerfile_MIPS|register[28][3]~q )) # (!instruction[19]))) # (!\registerfile_MIPS|Mux60~4_combout  & (instruction[19] & (\registerfile_MIPS|register[24][3]~q )))

	.dataa(\registerfile_MIPS|Mux60~4_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][3]~q ),
	.datad(\registerfile_MIPS|register[28][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~5 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~2 (
// Equation(s):
// \registerfile_MIPS|Mux60~2_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[22][3]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[18][3]~q ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[18][3]~q ),
	.datac(\registerfile_MIPS|register[22][3]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~2 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~3 (
// Equation(s):
// \registerfile_MIPS|Mux60~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux60~2_combout  & (\registerfile_MIPS|register[30][3]~q )) # (!\registerfile_MIPS|Mux60~2_combout  & ((\registerfile_MIPS|register[26][3]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux60~2_combout ))))

	.dataa(\registerfile_MIPS|register[30][3]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][3]~q ),
	.datad(\registerfile_MIPS|Mux60~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~6 (
// Equation(s):
// \registerfile_MIPS|Mux60~6_combout  = (instruction[16] & (instruction[17])) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|Mux60~3_combout ))) # (!instruction[17] & (\registerfile_MIPS|Mux60~5_combout ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux60~5_combout ),
	.datad(\registerfile_MIPS|Mux60~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~6 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~9 (
// Equation(s):
// \registerfile_MIPS|Mux60~9_combout  = (\registerfile_MIPS|Mux60~6_combout  & ((\registerfile_MIPS|Mux60~8_combout ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux60~6_combout  & (((\registerfile_MIPS|Mux60~1_combout  & instruction[16]))))

	.dataa(\registerfile_MIPS|Mux60~8_combout ),
	.datab(\registerfile_MIPS|Mux60~1_combout ),
	.datac(\registerfile_MIPS|Mux60~6_combout ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~9 .lut_mask = 16'hACF0;
defparam \registerfile_MIPS|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~10 (
// Equation(s):
// \registerfile_MIPS|Mux60~10_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[5][3]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[4][3]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][3]~q ),
	.datad(\registerfile_MIPS|register[4][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~10 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~11 (
// Equation(s):
// \registerfile_MIPS|Mux60~11_combout  = (\registerfile_MIPS|Mux60~10_combout  & (((\registerfile_MIPS|register[7][3]~q )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux60~10_combout  & (instruction[17] & ((\registerfile_MIPS|register[6][3]~q ))))

	.dataa(\registerfile_MIPS|Mux60~10_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[7][3]~q ),
	.datad(\registerfile_MIPS|register[6][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~11 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~17 (
// Equation(s):
// \registerfile_MIPS|Mux60~17_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[13][3]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[12][3]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[13][3]~q ),
	.datad(\registerfile_MIPS|register[12][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~18 (
// Equation(s):
// \registerfile_MIPS|Mux60~18_combout  = (\registerfile_MIPS|Mux60~17_combout  & ((\registerfile_MIPS|register[15][3]~q ) # ((!instruction[17])))) # (!\registerfile_MIPS|Mux60~17_combout  & (((instruction[17] & \registerfile_MIPS|register[14][3]~q ))))

	.dataa(\registerfile_MIPS|register[15][3]~q ),
	.datab(\registerfile_MIPS|Mux60~17_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|register[14][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~18 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~12 (
// Equation(s):
// \registerfile_MIPS|Mux60~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[10][3]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[8][3]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[8][3]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[10][3]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~12 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~13 (
// Equation(s):
// \registerfile_MIPS|Mux60~13_combout  = (\registerfile_MIPS|Mux60~12_combout  & ((\registerfile_MIPS|register[11][3]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux60~12_combout  & (((\registerfile_MIPS|register[9][3]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|register[11][3]~q ),
	.datab(\registerfile_MIPS|Mux60~12_combout ),
	.datac(\registerfile_MIPS|register[9][3]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~13 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~14 (
// Equation(s):
// \registerfile_MIPS|Mux60~14_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[2][3]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[0][3]~q ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[0][3]~q ),
	.datac(\registerfile_MIPS|register[2][3]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~14 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~15 (
// Equation(s):
// \registerfile_MIPS|Mux60~15_combout  = (\registerfile_MIPS|Mux60~14_combout  & (((\registerfile_MIPS|register[3][3]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux60~14_combout  & (instruction[16] & (\registerfile_MIPS|register[1][3]~q )))

	.dataa(\registerfile_MIPS|Mux60~14_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][3]~q ),
	.datad(\registerfile_MIPS|register[3][3]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~15 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~16 (
// Equation(s):
// \registerfile_MIPS|Mux60~16_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|Mux60~13_combout )) # (!instruction[19] & ((\registerfile_MIPS|Mux60~15_combout )))))

	.dataa(\registerfile_MIPS|Mux60~13_combout ),
	.datab(instruction[18]),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux60~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~16 .lut_mask = 16'hE3E0;
defparam \registerfile_MIPS|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~19 (
// Equation(s):
// \registerfile_MIPS|Mux60~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux60~16_combout  & ((\registerfile_MIPS|Mux60~18_combout ))) # (!\registerfile_MIPS|Mux60~16_combout  & (\registerfile_MIPS|Mux60~11_combout )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux60~16_combout ))))

	.dataa(\registerfile_MIPS|Mux60~11_combout ),
	.datab(\registerfile_MIPS|Mux60~18_combout ),
	.datac(instruction[18]),
	.datad(\registerfile_MIPS|Mux60~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~19 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux60~20 (
// Equation(s):
// \registerfile_MIPS|Mux60~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux60~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux60~19_combout )))

	.dataa(instruction[20]),
	.datab(\registerfile_MIPS|Mux60~9_combout ),
	.datac(gnd),
	.datad(\registerfile_MIPS|Mux60~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux60~20 .lut_mask = 16'hDD88;
defparam \registerfile_MIPS|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y63_N19
dffeas \register_B_1|out[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux60~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[3] .is_wysiwyg = "true";
defparam \register_B_1|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N12
cycloneiv_lcell_comb \output_register_B_1[3] (
// Equation(s):
// output_register_B_1[3] = LCELL(\register_B_1|out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [3]),
	.cin(gnd),
	.combout(output_register_B_1[3]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[3] .lut_mask = 16'hFF00;
defparam \output_register_B_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N6
cycloneiv_lcell_comb \mux_Execute_1|X[3]~3 (
// Equation(s):
// \mux_Execute_1|X[3]~3_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [3])) # (!output_register_ctrl_1[10] & ((output_register_B_1[3])))

	.dataa(gnd),
	.datab(\register_IMM|out [3]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[3]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[3]~3 .lut_mask = 16'hCFC0;
defparam \mux_Execute_1|X[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N10
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~13 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~13_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [5]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[4]))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(gnd),
	.datac(output_register_B_1[4]),
	.datad(\multiplicador_MIPS|ACC0|Saidas [5]),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~13_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~13 .lut_mask = 16'hFA50;
defparam \multiplicador_MIPS|ACC0|Saidas~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y62_N11
dffeas \multiplicador_MIPS|ACC0|Saidas[4] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[4] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N16
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~12 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~12_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & (\multiplicador_MIPS|ACC0|Saidas [4])) # (!\multiplicador_MIPS|CON0|state.S2~q  & ((output_register_B_1[3])))

	.dataa(\multiplicador_MIPS|CON0|state.S2~q ),
	.datab(\multiplicador_MIPS|ACC0|Saidas [4]),
	.datac(output_register_B_1[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~12_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~12 .lut_mask = 16'hD8D8;
defparam \multiplicador_MIPS|ACC0|Saidas~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y62_N17
dffeas \multiplicador_MIPS|ACC0|Saidas[3] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[3] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N22
cycloneiv_lcell_comb \output_mult[3] (
// Equation(s):
// output_mult[3] = LCELL(\multiplicador_MIPS|ACC0|Saidas [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [3]),
	.cin(gnd),
	.combout(output_mult[3]),
	.cout());
// synopsys translate_off
defparam \output_mult[3] .lut_mask = 16'hFF00;
defparam \output_mult[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N24
cycloneiv_lcell_comb \mux_Execute_2|X[3]~18 (
// Equation(s):
// \mux_Execute_2|X[3]~18_combout  = (\register_D_1|out[8]~1_combout  & (((\register_D_1|out[8]~0_combout ) # (\alu_MIPS|Add0~20_combout )))) # (!\register_D_1|out[8]~1_combout  & (output_mult[3] & (!\register_D_1|out[8]~0_combout )))

	.dataa(output_mult[3]),
	.datab(\register_D_1|out[8]~1_combout ),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\alu_MIPS|Add0~20_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[3]~18 .lut_mask = 16'hCEC2;
defparam \mux_Execute_2|X[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N10
cycloneiv_lcell_comb \mux_Execute_2|X[3]~19 (
// Equation(s):
// \mux_Execute_2|X[3]~19_combout  = (\mux_Execute_1|X[3]~3_combout  & ((\mux_Execute_2|X[3]~18_combout ) # ((\register_D_1|out[8]~0_combout  & output_register_A[3])))) # (!\mux_Execute_1|X[3]~3_combout  & (\mux_Execute_2|X[3]~18_combout  & 
// ((output_register_A[3]) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(\mux_Execute_1|X[3]~3_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(output_register_A[3]),
	.datad(\mux_Execute_2|X[3]~18_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[3]~19 .lut_mask = 16'hFB80;
defparam \mux_Execute_2|X[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y63_N11
dffeas \register_D_1|out[3] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[3] .is_wysiwyg = "true";
defparam \register_D_1|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y63_N16
cycloneiv_lcell_comb \output_register_D_1[3] (
// Equation(s):
// output_register_D_1[3] = LCELL(\register_D_1|out [3])

	.dataa(\register_D_1|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[3]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[3] .lut_mask = 16'hAAAA;
defparam \output_register_D_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y64_N21
dffeas \datamemory_MIPS|MemoryRam~3 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~3 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N20
cycloneiv_lcell_comb \output_datamemory[2] (
// Equation(s):
// output_datamemory[2] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a2 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~3_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\datamemory_MIPS|MemoryRam~3_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[2]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[2] .lut_mask = 16'hCCF0;
defparam \output_datamemory[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y66_N16
cycloneiv_lcell_comb \mux_out|X[2]~2 (
// Equation(s):
// \mux_out|X[2]~2_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[2]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [2]))

	.dataa(\register_D_2|out [2]),
	.datab(output_datamemory[2]),
	.datac(\register_CTRL_3|out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_out|X[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[2]~2 .lut_mask = 16'hCACA;
defparam \mux_out|X[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y68_N5
dffeas \registerfile_MIPS|register[10][2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[2]~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][2] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~10 (
// Equation(s):
// \registerfile_MIPS|Mux61~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][2]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][2]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][2]~q ),
	.datad(\registerfile_MIPS|register[8][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~11 (
// Equation(s):
// \registerfile_MIPS|Mux61~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux61~10_combout  & ((\registerfile_MIPS|register[11][2]~q ))) # (!\registerfile_MIPS|Mux61~10_combout  & (\registerfile_MIPS|register[10][2]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux61~10_combout ))))

	.dataa(\registerfile_MIPS|register[10][2]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[11][2]~q ),
	.datad(\registerfile_MIPS|Mux61~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~11 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~17 (
// Equation(s):
// \registerfile_MIPS|Mux61~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][2]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][2]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][2]~q ),
	.datad(\registerfile_MIPS|register[12][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~18 (
// Equation(s):
// \registerfile_MIPS|Mux61~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux61~17_combout  & (\registerfile_MIPS|register[15][2]~q )) # (!\registerfile_MIPS|Mux61~17_combout  & ((\registerfile_MIPS|register[13][2]~q ))))) # (!instruction[16] & 
// (\registerfile_MIPS|Mux61~17_combout ))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux61~17_combout ),
	.datac(\registerfile_MIPS|register[15][2]~q ),
	.datad(\registerfile_MIPS|register[13][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~18 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~12 (
// Equation(s):
// \registerfile_MIPS|Mux61~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[6][2]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[4][2]~q ))))

	.dataa(\registerfile_MIPS|register[4][2]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][2]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~13 (
// Equation(s):
// \registerfile_MIPS|Mux61~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux61~12_combout  & (\registerfile_MIPS|register[7][2]~q )) # (!\registerfile_MIPS|Mux61~12_combout  & ((\registerfile_MIPS|register[5][2]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux61~12_combout ))))

	.dataa(\registerfile_MIPS|register[7][2]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][2]~q ),
	.datad(\registerfile_MIPS|Mux61~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~14 (
// Equation(s):
// \registerfile_MIPS|Mux61~14_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[1][2]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[0][2]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][2]~q ),
	.datad(\registerfile_MIPS|register[0][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~14 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~15 (
// Equation(s):
// \registerfile_MIPS|Mux61~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux61~14_combout  & (\registerfile_MIPS|register[3][2]~q )) # (!\registerfile_MIPS|Mux61~14_combout  & ((\registerfile_MIPS|register[2][2]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux61~14_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[3][2]~q ),
	.datac(\registerfile_MIPS|register[2][2]~q ),
	.datad(\registerfile_MIPS|Mux61~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~16 (
// Equation(s):
// \registerfile_MIPS|Mux61~16_combout  = (instruction[18] & ((\registerfile_MIPS|Mux61~13_combout ) # ((instruction[19])))) # (!instruction[18] & (((!instruction[19] & \registerfile_MIPS|Mux61~15_combout ))))

	.dataa(\registerfile_MIPS|Mux61~13_combout ),
	.datab(instruction[18]),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux61~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~16 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~19 (
// Equation(s):
// \registerfile_MIPS|Mux61~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux61~16_combout  & ((\registerfile_MIPS|Mux61~18_combout ))) # (!\registerfile_MIPS|Mux61~16_combout  & (\registerfile_MIPS|Mux61~11_combout )))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux61~16_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux61~11_combout ),
	.datac(\registerfile_MIPS|Mux61~18_combout ),
	.datad(\registerfile_MIPS|Mux61~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~19 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~2 (
// Equation(s):
// \registerfile_MIPS|Mux61~2_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[21][2]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[17][2]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][2]~q ),
	.datad(\registerfile_MIPS|register[17][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~3 (
// Equation(s):
// \registerfile_MIPS|Mux61~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux61~2_combout  & (\registerfile_MIPS|register[29][2]~q )) # (!\registerfile_MIPS|Mux61~2_combout  & ((\registerfile_MIPS|register[25][2]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux61~2_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[29][2]~q ),
	.datac(\registerfile_MIPS|register[25][2]~q ),
	.datad(\registerfile_MIPS|Mux61~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~4 (
// Equation(s):
// \registerfile_MIPS|Mux61~4_combout  = (instruction[19] & (((\registerfile_MIPS|register[24][2]~q ) # (instruction[18])))) # (!instruction[19] & (\registerfile_MIPS|register[16][2]~q  & ((!instruction[18]))))

	.dataa(\registerfile_MIPS|register[16][2]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][2]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~4 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~5 (
// Equation(s):
// \registerfile_MIPS|Mux61~5_combout  = (\registerfile_MIPS|Mux61~4_combout  & ((\registerfile_MIPS|register[28][2]~q ) # ((!instruction[18])))) # (!\registerfile_MIPS|Mux61~4_combout  & (((\registerfile_MIPS|register[20][2]~q  & instruction[18]))))

	.dataa(\registerfile_MIPS|Mux61~4_combout ),
	.datab(\registerfile_MIPS|register[28][2]~q ),
	.datac(\registerfile_MIPS|register[20][2]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~5 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~6 (
// Equation(s):
// \registerfile_MIPS|Mux61~6_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|Mux61~3_combout )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|Mux61~5_combout ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux61~3_combout ),
	.datad(\registerfile_MIPS|Mux61~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~6 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~0 (
// Equation(s):
// \registerfile_MIPS|Mux61~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[26][2]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[18][2]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][2]~q ),
	.datad(\registerfile_MIPS|register[18][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~1 (
// Equation(s):
// \registerfile_MIPS|Mux61~1_combout  = (\registerfile_MIPS|Mux61~0_combout  & (((\registerfile_MIPS|register[30][2]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux61~0_combout  & (instruction[18] & ((\registerfile_MIPS|register[22][2]~q ))))

	.dataa(\registerfile_MIPS|Mux61~0_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][2]~q ),
	.datad(\registerfile_MIPS|register[22][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~7 (
// Equation(s):
// \registerfile_MIPS|Mux61~7_combout  = (instruction[18] & (((\registerfile_MIPS|register[23][2]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[19][2]~q  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[19][2]~q ),
	.datac(\registerfile_MIPS|register[23][2]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~8 (
// Equation(s):
// \registerfile_MIPS|Mux61~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux61~7_combout  & ((\registerfile_MIPS|register[31][2]~q ))) # (!\registerfile_MIPS|Mux61~7_combout  & (\registerfile_MIPS|register[27][2]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux61~7_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux61~7_combout ),
	.datac(\registerfile_MIPS|register[27][2]~q ),
	.datad(\registerfile_MIPS|register[31][2]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~9 (
// Equation(s):
// \registerfile_MIPS|Mux61~9_combout  = (\registerfile_MIPS|Mux61~6_combout  & (((\registerfile_MIPS|Mux61~8_combout )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux61~6_combout  & (instruction[17] & (\registerfile_MIPS|Mux61~1_combout )))

	.dataa(\registerfile_MIPS|Mux61~6_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux61~1_combout ),
	.datad(\registerfile_MIPS|Mux61~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~9 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux61~20 (
// Equation(s):
// \registerfile_MIPS|Mux61~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux61~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux61~19_combout ))

	.dataa(gnd),
	.datab(instruction[20]),
	.datac(\registerfile_MIPS|Mux61~19_combout ),
	.datad(\registerfile_MIPS|Mux61~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux61~20 .lut_mask = 16'hFC30;
defparam \registerfile_MIPS|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N27
dffeas \register_B_1|out[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux61~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[2] .is_wysiwyg = "true";
defparam \register_B_1|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N8
cycloneiv_lcell_comb \output_register_B_1[2] (
// Equation(s):
// output_register_B_1[2] = LCELL(\register_B_1|out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[2]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[2] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N22
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~11 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~11_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [3]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[2]))

	.dataa(gnd),
	.datab(output_register_B_1[2]),
	.datac(\multiplicador_MIPS|ACC0|Saidas [3]),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~11_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~11 .lut_mask = 16'hF0CC;
defparam \multiplicador_MIPS|ACC0|Saidas~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y62_N23
dffeas \multiplicador_MIPS|ACC0|Saidas[2] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[2] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N12
cycloneiv_lcell_comb \output_mult[2] (
// Equation(s):
// output_mult[2] = LCELL(\multiplicador_MIPS|ACC0|Saidas [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [2]),
	.cin(gnd),
	.combout(output_mult[2]),
	.cout());
// synopsys translate_off
defparam \output_mult[2] .lut_mask = 16'hFF00;
defparam \output_mult[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N8
cycloneiv_lcell_comb \mux_Execute_2|X[2]~15 (
// Equation(s):
// \mux_Execute_2|X[2]~15_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [2]))) # (!output_register_ctrl_1[10] & (output_register_B_1[2]))

	.dataa(output_register_ctrl_1[10]),
	.datab(output_register_B_1[2]),
	.datac(gnd),
	.datad(\register_IMM|out [2]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[2]~15 .lut_mask = 16'hEE44;
defparam \mux_Execute_2|X[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N6
cycloneiv_lcell_comb \mux_Execute_2|X[2]~16 (
// Equation(s):
// \mux_Execute_2|X[2]~16_combout  = (\register_D_1|out[8]~1_combout  & (((\mux_Execute_2|X[2]~15_combout ) # (output_register_A[2])) # (!\register_D_1|out[8]~0_combout ))) # (!\register_D_1|out[8]~1_combout  & (\register_D_1|out[8]~0_combout  & 
// (\mux_Execute_2|X[2]~15_combout  & output_register_A[2])))

	.dataa(\register_D_1|out[8]~1_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\mux_Execute_2|X[2]~15_combout ),
	.datad(output_register_A[2]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[2]~16 .lut_mask = 16'hEAA2;
defparam \mux_Execute_2|X[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N0
cycloneiv_lcell_comb \mux_Execute_2|X[2]~17 (
// Equation(s):
// \mux_Execute_2|X[2]~17_combout  = (\register_D_1|out[8]~0_combout  & (((\mux_Execute_2|X[2]~16_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[2]~16_combout  & ((\alu_MIPS|Add0~18_combout ))) # (!\mux_Execute_2|X[2]~16_combout  & 
// (output_mult[2]))))

	.dataa(output_mult[2]),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\alu_MIPS|Add0~18_combout ),
	.datad(\mux_Execute_2|X[2]~16_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[2]~17 .lut_mask = 16'hFC22;
defparam \mux_Execute_2|X[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y62_N1
dffeas \register_D_1|out[2] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[2] .is_wysiwyg = "true";
defparam \register_D_1|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N10
cycloneiv_lcell_comb \output_register_D_1[2] (
// Equation(s):
// output_register_D_1[2] = LCELL(\register_D_1|out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [2]),
	.cin(gnd),
	.combout(output_register_D_1[2]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[2] .lut_mask = 16'hFF00;
defparam \output_register_D_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y63_N5
dffeas \datamemory_MIPS|MemoryRam~2 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~2 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y63_N4
cycloneiv_lcell_comb \output_datamemory[1] (
// Equation(s):
// output_datamemory[1] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a1 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~2_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\datamemory_MIPS|MemoryRam~2_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[1]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[1] .lut_mask = 16'hCCF0;
defparam \output_datamemory[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N26
cycloneiv_lcell_comb \mux_out|X[1]~1 (
// Equation(s):
// \mux_out|X[1]~1_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[1]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [1]))

	.dataa(\register_D_2|out [1]),
	.datab(gnd),
	.datac(output_datamemory[1]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[1]~1 .lut_mask = 16'hF0AA;
defparam \mux_out|X[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N1
dffeas \registerfile_MIPS|register[22][1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[1]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][1] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~2 (
// Equation(s):
// \registerfile_MIPS|Mux62~2_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[22][1]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[18][1]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[22][1]~q ),
	.datad(\registerfile_MIPS|register[18][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~3 (
// Equation(s):
// \registerfile_MIPS|Mux62~3_combout  = (\registerfile_MIPS|Mux62~2_combout  & (((\registerfile_MIPS|register[30][1]~q )) # (!instruction[19]))) # (!\registerfile_MIPS|Mux62~2_combout  & (instruction[19] & (\registerfile_MIPS|register[26][1]~q )))

	.dataa(\registerfile_MIPS|Mux62~2_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][1]~q ),
	.datad(\registerfile_MIPS|register[30][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y64_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~4 (
// Equation(s):
// \registerfile_MIPS|Mux62~4_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[20][1]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[16][1]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][1]~q ),
	.datad(\registerfile_MIPS|register[16][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~5 (
// Equation(s):
// \registerfile_MIPS|Mux62~5_combout  = (\registerfile_MIPS|Mux62~4_combout  & ((\registerfile_MIPS|register[28][1]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux62~4_combout  & (((\registerfile_MIPS|register[24][1]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|register[28][1]~q ),
	.datab(\registerfile_MIPS|Mux62~4_combout ),
	.datac(\registerfile_MIPS|register[24][1]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~5 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~6 (
// Equation(s):
// \registerfile_MIPS|Mux62~6_combout  = (instruction[17] & ((\registerfile_MIPS|Mux62~3_combout ) # ((instruction[16])))) # (!instruction[17] & (((!instruction[16] & \registerfile_MIPS|Mux62~5_combout ))))

	.dataa(\registerfile_MIPS|Mux62~3_combout ),
	.datab(instruction[17]),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux62~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~6 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~0 (
// Equation(s):
// \registerfile_MIPS|Mux62~0_combout  = (instruction[19] & (((\registerfile_MIPS|register[25][1]~q ) # (instruction[18])))) # (!instruction[19] & (\registerfile_MIPS|register[17][1]~q  & ((!instruction[18]))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[17][1]~q ),
	.datac(\registerfile_MIPS|register[25][1]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~0 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~1 (
// Equation(s):
// \registerfile_MIPS|Mux62~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux62~0_combout  & (\registerfile_MIPS|register[29][1]~q )) # (!\registerfile_MIPS|Mux62~0_combout  & ((\registerfile_MIPS|register[21][1]~q ))))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux62~0_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux62~0_combout ),
	.datac(\registerfile_MIPS|register[29][1]~q ),
	.datad(\registerfile_MIPS|register[21][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~7 (
// Equation(s):
// \registerfile_MIPS|Mux62~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][1]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][1]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][1]~q ),
	.datad(\registerfile_MIPS|register[19][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~8 (
// Equation(s):
// \registerfile_MIPS|Mux62~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux62~7_combout  & ((\registerfile_MIPS|register[31][1]~q ))) # (!\registerfile_MIPS|Mux62~7_combout  & (\registerfile_MIPS|register[23][1]~q )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux62~7_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux62~7_combout ),
	.datac(\registerfile_MIPS|register[23][1]~q ),
	.datad(\registerfile_MIPS|register[31][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~9 (
// Equation(s):
// \registerfile_MIPS|Mux62~9_combout  = (\registerfile_MIPS|Mux62~6_combout  & (((\registerfile_MIPS|Mux62~8_combout ) # (!instruction[16])))) # (!\registerfile_MIPS|Mux62~6_combout  & (\registerfile_MIPS|Mux62~1_combout  & (instruction[16])))

	.dataa(\registerfile_MIPS|Mux62~6_combout ),
	.datab(\registerfile_MIPS|Mux62~1_combout ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux62~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~9 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~17 (
// Equation(s):
// \registerfile_MIPS|Mux62~17_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[13][1]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[12][1]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][1]~q ),
	.datad(\registerfile_MIPS|register[12][1]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~17 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~18 (
// Equation(s):
// \registerfile_MIPS|Mux62~18_combout  = (instruction[17] & ((\registerfile_MIPS|Mux62~17_combout  & (\registerfile_MIPS|register[15][1]~q )) # (!\registerfile_MIPS|Mux62~17_combout  & ((\registerfile_MIPS|register[14][1]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux62~17_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[15][1]~q ),
	.datac(\registerfile_MIPS|register[14][1]~q ),
	.datad(\registerfile_MIPS|Mux62~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~18 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~10 (
// Equation(s):
// \registerfile_MIPS|Mux62~10_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[5][1]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[4][1]~q ))))

	.dataa(\registerfile_MIPS|register[4][1]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][1]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~10 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~11 (
// Equation(s):
// \registerfile_MIPS|Mux62~11_combout  = (\registerfile_MIPS|Mux62~10_combout  & (((\registerfile_MIPS|register[7][1]~q ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux62~10_combout  & (\registerfile_MIPS|register[6][1]~q  & ((instruction[17]))))

	.dataa(\registerfile_MIPS|register[6][1]~q ),
	.datab(\registerfile_MIPS|Mux62~10_combout ),
	.datac(\registerfile_MIPS|register[7][1]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~11 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~12 (
// Equation(s):
// \registerfile_MIPS|Mux62~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[10][1]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[8][1]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[8][1]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[10][1]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~12 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~13 (
// Equation(s):
// \registerfile_MIPS|Mux62~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux62~12_combout  & (\registerfile_MIPS|register[11][1]~q )) # (!\registerfile_MIPS|Mux62~12_combout  & ((\registerfile_MIPS|register[9][1]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux62~12_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[11][1]~q ),
	.datac(\registerfile_MIPS|register[9][1]~q ),
	.datad(\registerfile_MIPS|Mux62~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~13 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~14 (
// Equation(s):
// \registerfile_MIPS|Mux62~14_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[2][1]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[0][1]~q ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[0][1]~q ),
	.datac(\registerfile_MIPS|register[2][1]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~14 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~15 (
// Equation(s):
// \registerfile_MIPS|Mux62~15_combout  = (instruction[16] & ((\registerfile_MIPS|Mux62~14_combout  & (\registerfile_MIPS|register[3][1]~q )) # (!\registerfile_MIPS|Mux62~14_combout  & ((\registerfile_MIPS|register[1][1]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux62~14_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[3][1]~q ),
	.datac(\registerfile_MIPS|register[1][1]~q ),
	.datad(\registerfile_MIPS|Mux62~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~16 (
// Equation(s):
// \registerfile_MIPS|Mux62~16_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|Mux62~13_combout )) # (!instruction[19] & ((\registerfile_MIPS|Mux62~15_combout )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|Mux62~13_combout ),
	.datad(\registerfile_MIPS|Mux62~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~16 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~19 (
// Equation(s):
// \registerfile_MIPS|Mux62~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux62~16_combout  & (\registerfile_MIPS|Mux62~18_combout )) # (!\registerfile_MIPS|Mux62~16_combout  & ((\registerfile_MIPS|Mux62~11_combout ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux62~16_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux62~18_combout ),
	.datac(\registerfile_MIPS|Mux62~11_combout ),
	.datad(\registerfile_MIPS|Mux62~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~19 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux62~20 (
// Equation(s):
// \registerfile_MIPS|Mux62~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux62~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux62~19_combout )))

	.dataa(gnd),
	.datab(instruction[20]),
	.datac(\registerfile_MIPS|Mux62~9_combout ),
	.datad(\registerfile_MIPS|Mux62~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux62~20 .lut_mask = 16'hF3C0;
defparam \registerfile_MIPS|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y67_N15
dffeas \register_B_1|out[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux62~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[1] .is_wysiwyg = "true";
defparam \register_B_1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N18
cycloneiv_lcell_comb \output_register_B_1[1] (
// Equation(s):
// output_register_B_1[1] = LCELL(\register_B_1|out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [1]),
	.cin(gnd),
	.combout(output_register_B_1[1]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[1] .lut_mask = 16'hFF00;
defparam \output_register_B_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N12
cycloneiv_lcell_comb \multiplicador_MIPS|ACC0|Saidas~10 (
// Equation(s):
// \multiplicador_MIPS|ACC0|Saidas~10_combout  = (\multiplicador_MIPS|CON0|state.S2~q  & ((\multiplicador_MIPS|ACC0|Saidas [2]))) # (!\multiplicador_MIPS|CON0|state.S2~q  & (output_register_B_1[1]))

	.dataa(output_register_B_1[1]),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [2]),
	.datad(\multiplicador_MIPS|CON0|state.S2~q ),
	.cin(gnd),
	.combout(\multiplicador_MIPS|ACC0|Saidas~10_combout ),
	.cout());
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas~10 .lut_mask = 16'hF0AA;
defparam \multiplicador_MIPS|ACC0|Saidas~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y62_N13
dffeas \multiplicador_MIPS|ACC0|Saidas[1] (
	.clk(\CLK_MUL~clkctrl_outclk ),
	.d(\multiplicador_MIPS|ACC0|Saidas~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplicador_MIPS|ACC0|Saidas[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplicador_MIPS|ACC0|Saidas [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multiplicador_MIPS|ACC0|Saidas[1] .is_wysiwyg = "true";
defparam \multiplicador_MIPS|ACC0|Saidas[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y62_N8
cycloneiv_lcell_comb \output_mult[1] (
// Equation(s):
// output_mult[1] = LCELL(\multiplicador_MIPS|ACC0|Saidas [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [1]),
	.cin(gnd),
	.combout(output_mult[1]),
	.cout());
// synopsys translate_off
defparam \output_mult[1] .lut_mask = 16'hFF00;
defparam \output_mult[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N6
cycloneiv_lcell_comb \mux_Execute_2|X[1]~13 (
// Equation(s):
// \mux_Execute_2|X[1]~13_combout  = (\register_D_1|out[8]~0_combout  & (\register_D_1|out[8]~1_combout )) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & ((\alu_MIPS|Add0~16_combout ))) # (!\register_D_1|out[8]~1_combout  & 
// (output_mult[1]))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\register_D_1|out[8]~1_combout ),
	.datac(output_mult[1]),
	.datad(\alu_MIPS|Add0~16_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[1]~13 .lut_mask = 16'hDC98;
defparam \mux_Execute_2|X[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N4
cycloneiv_lcell_comb \mux_Execute_1|X[1]~2 (
// Equation(s):
// \mux_Execute_1|X[1]~2_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [1]))) # (!output_register_ctrl_1[10] & (output_register_B_1[1]))

	.dataa(output_register_B_1[1]),
	.datab(\register_IMM|out [1]),
	.datac(gnd),
	.datad(output_register_ctrl_1[10]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[1]~2 .lut_mask = 16'hCCAA;
defparam \mux_Execute_1|X[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N28
cycloneiv_lcell_comb \mux_Execute_2|X[1]~14 (
// Equation(s):
// \mux_Execute_2|X[1]~14_combout  = (\mux_Execute_2|X[1]~13_combout  & (((output_register_A[1]) # (\mux_Execute_1|X[1]~2_combout )) # (!\register_D_1|out[8]~0_combout ))) # (!\mux_Execute_2|X[1]~13_combout  & (\register_D_1|out[8]~0_combout  & 
// (output_register_A[1] & \mux_Execute_1|X[1]~2_combout )))

	.dataa(\mux_Execute_2|X[1]~13_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(output_register_A[1]),
	.datad(\mux_Execute_1|X[1]~2_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[1]~14 .lut_mask = 16'hEAA2;
defparam \mux_Execute_2|X[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y63_N29
dffeas \register_D_1|out[1] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[1] .is_wysiwyg = "true";
defparam \register_D_1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N16
cycloneiv_lcell_comb \output_register_D_1[1] (
// Equation(s):
// output_register_D_1[1] = LCELL(\register_D_1|out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [1]),
	.cin(gnd),
	.combout(output_register_D_1[1]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[1] .lut_mask = 16'hFF00;
defparam \output_register_D_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N24
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~70 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~70_combout  = !\register_B_2|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_2|out [4]),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~70_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~70 .lut_mask = 16'h00FF;
defparam \datamemory_MIPS|MemoryRam~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y62_N25
dffeas \datamemory_MIPS|MemoryRam~5 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\datamemory_MIPS|MemoryRam~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~5 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N26
cycloneiv_lcell_comb \output_datamemory[4] (
// Equation(s):
// output_datamemory[4] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a4 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((!\datamemory_MIPS|MemoryRam~5_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\datamemory_MIPS|MemoryRam~5_q ),
	.datac(\datamemory_MIPS|MemoryRam~0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[4]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[4] .lut_mask = 16'hA3A3;
defparam \output_datamemory[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y63_N21
dffeas \register_D_2|out[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_D_1[4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[4] .is_wysiwyg = "true";
defparam \register_D_2|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y63_N18
cycloneiv_lcell_comb \mux_out|X[4]~4 (
// Equation(s):
// \mux_out|X[4]~4_combout  = (\register_CTRL_3|out [6] & (output_datamemory[4])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [4])))

	.dataa(gnd),
	.datab(output_datamemory[4]),
	.datac(\register_D_2|out [4]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[4]~4 .lut_mask = 16'hCCF0;
defparam \mux_out|X[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y67_N9
dffeas \registerfile_MIPS|register[21][4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[4]~4_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][4] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~2 (
// Equation(s):
// \registerfile_MIPS|Mux59~2_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[21][4]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[17][4]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][4]~q ),
	.datad(\registerfile_MIPS|register[17][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~3 (
// Equation(s):
// \registerfile_MIPS|Mux59~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux59~2_combout  & ((\registerfile_MIPS|register[29][4]~q ))) # (!\registerfile_MIPS|Mux59~2_combout  & (\registerfile_MIPS|register[25][4]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux59~2_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux59~2_combout ),
	.datac(\registerfile_MIPS|register[25][4]~q ),
	.datad(\registerfile_MIPS|register[29][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~4 (
// Equation(s):
// \registerfile_MIPS|Mux59~4_combout  = (instruction[19] & (((\registerfile_MIPS|register[24][4]~q ) # (instruction[18])))) # (!instruction[19] & (\registerfile_MIPS|register[16][4]~q  & ((!instruction[18]))))

	.dataa(\registerfile_MIPS|register[16][4]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[24][4]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~4 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~5 (
// Equation(s):
// \registerfile_MIPS|Mux59~5_combout  = (\registerfile_MIPS|Mux59~4_combout  & ((\registerfile_MIPS|register[28][4]~q ) # ((!instruction[18])))) # (!\registerfile_MIPS|Mux59~4_combout  & (((\registerfile_MIPS|register[20][4]~q  & instruction[18]))))

	.dataa(\registerfile_MIPS|Mux59~4_combout ),
	.datab(\registerfile_MIPS|register[28][4]~q ),
	.datac(\registerfile_MIPS|register[20][4]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~5 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~6 (
// Equation(s):
// \registerfile_MIPS|Mux59~6_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|Mux59~3_combout )) # (!instruction[16] & ((\registerfile_MIPS|Mux59~5_combout )))))

	.dataa(\registerfile_MIPS|Mux59~3_combout ),
	.datab(instruction[17]),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux59~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~6 .lut_mask = 16'hE3E0;
defparam \registerfile_MIPS|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~7 (
// Equation(s):
// \registerfile_MIPS|Mux59~7_combout  = (instruction[18] & (((\registerfile_MIPS|register[23][4]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[19][4]~q  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[19][4]~q ),
	.datac(\registerfile_MIPS|register[23][4]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~8 (
// Equation(s):
// \registerfile_MIPS|Mux59~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux59~7_combout  & (\registerfile_MIPS|register[31][4]~q )) # (!\registerfile_MIPS|Mux59~7_combout  & ((\registerfile_MIPS|register[27][4]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux59~7_combout ))))

	.dataa(\registerfile_MIPS|register[31][4]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][4]~q ),
	.datad(\registerfile_MIPS|Mux59~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~0 (
// Equation(s):
// \registerfile_MIPS|Mux59~0_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[26][4]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[18][4]~q ))))

	.dataa(\registerfile_MIPS|register[18][4]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][4]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~0 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y64_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~1 (
// Equation(s):
// \registerfile_MIPS|Mux59~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux59~0_combout  & ((\registerfile_MIPS|register[30][4]~q ))) # (!\registerfile_MIPS|Mux59~0_combout  & (\registerfile_MIPS|register[22][4]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux59~0_combout ))))

	.dataa(\registerfile_MIPS|register[22][4]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][4]~q ),
	.datad(\registerfile_MIPS|Mux59~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~9 (
// Equation(s):
// \registerfile_MIPS|Mux59~9_combout  = (\registerfile_MIPS|Mux59~6_combout  & (((\registerfile_MIPS|Mux59~8_combout )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux59~6_combout  & (instruction[17] & ((\registerfile_MIPS|Mux59~1_combout ))))

	.dataa(\registerfile_MIPS|Mux59~6_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux59~8_combout ),
	.datad(\registerfile_MIPS|Mux59~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~9 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~17 (
// Equation(s):
// \registerfile_MIPS|Mux59~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][4]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][4]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][4]~q ),
	.datad(\registerfile_MIPS|register[12][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~18 (
// Equation(s):
// \registerfile_MIPS|Mux59~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux59~17_combout  & (\registerfile_MIPS|register[15][4]~q )) # (!\registerfile_MIPS|Mux59~17_combout  & ((\registerfile_MIPS|register[13][4]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux59~17_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[15][4]~q ),
	.datac(\registerfile_MIPS|register[13][4]~q ),
	.datad(\registerfile_MIPS|Mux59~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~18 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~10 (
// Equation(s):
// \registerfile_MIPS|Mux59~10_combout  = (instruction[16] & (((\registerfile_MIPS|register[9][4]~q ) # (instruction[17])))) # (!instruction[16] & (\registerfile_MIPS|register[8][4]~q  & ((!instruction[17]))))

	.dataa(\registerfile_MIPS|register[8][4]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][4]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~10 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~11 (
// Equation(s):
// \registerfile_MIPS|Mux59~11_combout  = (\registerfile_MIPS|Mux59~10_combout  & (((\registerfile_MIPS|register[11][4]~q )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux59~10_combout  & (instruction[17] & ((\registerfile_MIPS|register[10][4]~q ))))

	.dataa(\registerfile_MIPS|Mux59~10_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[11][4]~q ),
	.datad(\registerfile_MIPS|register[10][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~11 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~12 (
// Equation(s):
// \registerfile_MIPS|Mux59~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[6][4]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[4][4]~q ))))

	.dataa(\registerfile_MIPS|register[4][4]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][4]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~13 (
// Equation(s):
// \registerfile_MIPS|Mux59~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux59~12_combout  & ((\registerfile_MIPS|register[7][4]~q ))) # (!\registerfile_MIPS|Mux59~12_combout  & (\registerfile_MIPS|register[5][4]~q )))) # (!instruction[16] & 
// (\registerfile_MIPS|Mux59~12_combout ))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux59~12_combout ),
	.datac(\registerfile_MIPS|register[5][4]~q ),
	.datad(\registerfile_MIPS|register[7][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~13 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~14 (
// Equation(s):
// \registerfile_MIPS|Mux59~14_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[1][4]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[0][4]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][4]~q ),
	.datad(\registerfile_MIPS|register[0][4]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~14 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~15 (
// Equation(s):
// \registerfile_MIPS|Mux59~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux59~14_combout  & (\registerfile_MIPS|register[3][4]~q )) # (!\registerfile_MIPS|Mux59~14_combout  & ((\registerfile_MIPS|register[2][4]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux59~14_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[3][4]~q ),
	.datac(\registerfile_MIPS|register[2][4]~q ),
	.datad(\registerfile_MIPS|Mux59~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~16 (
// Equation(s):
// \registerfile_MIPS|Mux59~16_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|Mux59~13_combout )) # (!instruction[18] & ((\registerfile_MIPS|Mux59~15_combout )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|Mux59~13_combout ),
	.datad(\registerfile_MIPS|Mux59~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~16 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~19 (
// Equation(s):
// \registerfile_MIPS|Mux59~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux59~16_combout  & (\registerfile_MIPS|Mux59~18_combout )) # (!\registerfile_MIPS|Mux59~16_combout  & ((\registerfile_MIPS|Mux59~11_combout ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux59~16_combout ))))

	.dataa(\registerfile_MIPS|Mux59~18_combout ),
	.datab(\registerfile_MIPS|Mux59~11_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux59~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~19 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux59~20 (
// Equation(s):
// \registerfile_MIPS|Mux59~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux59~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux59~19_combout )))

	.dataa(\registerfile_MIPS|Mux59~9_combout ),
	.datab(instruction[20]),
	.datac(gnd),
	.datad(\registerfile_MIPS|Mux59~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux59~20 .lut_mask = 16'hBB88;
defparam \registerfile_MIPS|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y64_N21
dffeas \register_B_1|out[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux59~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[4] .is_wysiwyg = "true";
defparam \register_B_1|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N16
cycloneiv_lcell_comb \output_register_B_1[4] (
// Equation(s):
// output_register_B_1[4] = LCELL(\register_B_1|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[4]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[4] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N0
cycloneiv_lcell_comb \alu_MIPS|Add0~7 (
// Equation(s):
// \alu_MIPS|Add0~7_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [4])) # (!output_register_ctrl_1[10] & ((output_register_B_1[4])))))

	.dataa(\register_IMM|out [4]),
	.datab(output_register_ctrl_1[8]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[4]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~7 .lut_mask = 16'h636C;
defparam \alu_MIPS|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N10
cycloneiv_lcell_comb \mux_Execute_2|X[4]~20 (
// Equation(s):
// \mux_Execute_2|X[4]~20_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [4])) # (!output_register_ctrl_1[10] & ((output_register_B_1[4])))

	.dataa(\register_IMM|out [4]),
	.datab(gnd),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[4]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[4]~20 .lut_mask = 16'hAFA0;
defparam \mux_Execute_2|X[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N8
cycloneiv_lcell_comb \mux_Execute_2|X[4]~21 (
// Equation(s):
// \mux_Execute_2|X[4]~21_combout  = (\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[4]~20_combout  & ((\register_D_1|out[8]~1_combout ) # (output_register_A[4]))) # (!\mux_Execute_2|X[4]~20_combout  & (\register_D_1|out[8]~1_combout  & 
// output_register_A[4])))) # (!\register_D_1|out[8]~0_combout  & (((!\register_D_1|out[8]~1_combout ))))

	.dataa(\mux_Execute_2|X[4]~20_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(output_register_A[4]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[4]~21 .lut_mask = 16'hCB83;
defparam \mux_Execute_2|X[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N24
cycloneiv_lcell_comb \output_mult[4] (
// Equation(s):
// output_mult[4] = LCELL(\multiplicador_MIPS|ACC0|Saidas [4])

	.dataa(gnd),
	.datab(\multiplicador_MIPS|ACC0|Saidas [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[4]),
	.cout());
// synopsys translate_off
defparam \output_mult[4] .lut_mask = 16'hCCCC;
defparam \output_mult[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N10
cycloneiv_lcell_comb \mux_Execute_2|X[4]~22 (
// Equation(s):
// \mux_Execute_2|X[4]~22_combout  = (\register_D_1|out[8]~0_combout  & (((\mux_Execute_2|X[4]~21_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[4]~21_combout  & ((output_mult[4]))) # (!\mux_Execute_2|X[4]~21_combout  & 
// (\alu_MIPS|Add0~22_combout ))))

	.dataa(\alu_MIPS|Add0~22_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\mux_Execute_2|X[4]~21_combout ),
	.datad(output_mult[4]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[4]~22 .lut_mask = 16'hF2C2;
defparam \mux_Execute_2|X[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y62_N11
dffeas \register_D_1|out[4] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[4]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[4] .is_wysiwyg = "true";
defparam \register_D_1|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N2
cycloneiv_lcell_comb \output_register_D_1[4] (
// Equation(s):
// output_register_D_1[4] = LCELL(\register_D_1|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [4]),
	.cin(gnd),
	.combout(output_register_D_1[4]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[4] .lut_mask = 16'hFF00;
defparam \output_register_D_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N26
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~66 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~66_combout  = (!output_register_D_1[4] & (!output_register_D_1[5] & (!output_register_D_1[6] & !output_register_D_1[7])))

	.dataa(output_register_D_1[4]),
	.datab(output_register_D_1[5]),
	.datac(output_register_D_1[6]),
	.datad(output_register_D_1[7]),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~66_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~66 .lut_mask = 16'h0001;
defparam \datamemory_MIPS|MemoryRam~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N4
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~67 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~67_combout  = (!output_register_D_1[2] & (!output_register_D_1[1] & (!output_register_D_1[3] & !output_register_D_1[0])))

	.dataa(output_register_D_1[2]),
	.datab(output_register_D_1[1]),
	.datac(output_register_D_1[3]),
	.datad(output_register_D_1[0]),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~67_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~67 .lut_mask = 16'h0001;
defparam \datamemory_MIPS|MemoryRam~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N24
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~65 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~65_combout  = (!output_register_D_1[8] & !output_register_D_1[9])

	.dataa(gnd),
	.datab(output_register_D_1[8]),
	.datac(gnd),
	.datad(output_register_D_1[9]),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~65_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~65 .lut_mask = 16'h0033;
defparam \datamemory_MIPS|MemoryRam~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y63_N6
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~68 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~68_combout  = (\datamemory_MIPS|MemoryRam~66_combout  & (\datamemory_MIPS|MemoryRam~67_combout  & (\datamemory_MIPS|comb~0_combout  & \datamemory_MIPS|MemoryRam~65_combout )))

	.dataa(\datamemory_MIPS|MemoryRam~66_combout ),
	.datab(\datamemory_MIPS|MemoryRam~67_combout ),
	.datac(\datamemory_MIPS|comb~0_combout ),
	.datad(\datamemory_MIPS|MemoryRam~65_combout ),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~68_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~68 .lut_mask = 16'h8000;
defparam \datamemory_MIPS|MemoryRam~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y64_N9
dffeas \datamemory_MIPS|MemoryRam~1 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\datamemory_MIPS|MemoryRam~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~1 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N24
cycloneiv_lcell_comb \output_datamemory[0] (
// Equation(s):
// output_datamemory[0] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\datamemory_MIPS|MemoryRam~0_q  & (!\datamemory_MIPS|MemoryRam~1_q )))

	.dataa(\datamemory_MIPS|MemoryRam~1_q ),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(gnd),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[0]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[0] .lut_mask = 16'hCC55;
defparam \output_datamemory[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N2
cycloneiv_lcell_comb \mux_out|X[0]~0 (
// Equation(s):
// \mux_out|X[0]~0_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[0]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [0]))

	.dataa(\register_D_2|out [0]),
	.datab(gnd),
	.datac(\register_CTRL_3|out [6]),
	.datad(output_datamemory[0]),
	.cin(gnd),
	.combout(\mux_out|X[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[0]~0 .lut_mask = 16'hFA0A;
defparam \mux_out|X[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y63_N11
dffeas \registerfile_MIPS|register[23][0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[0]~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][0] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~7 (
// Equation(s):
// \registerfile_MIPS|Mux31~7_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[23][0]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[19][0]~q )))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[23][0]~q ),
	.datac(\registerfile_MIPS|register[19][0]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~7 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~8 (
// Equation(s):
// \registerfile_MIPS|Mux31~8_combout  = (instruction[24] & ((\registerfile_MIPS|Mux31~7_combout  & (\registerfile_MIPS|register[31][0]~q )) # (!\registerfile_MIPS|Mux31~7_combout  & ((\registerfile_MIPS|register[27][0]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux31~7_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux31~7_combout ),
	.datac(\registerfile_MIPS|register[31][0]~q ),
	.datad(\registerfile_MIPS|register[27][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~8 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~0 (
// Equation(s):
// \registerfile_MIPS|Mux31~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][0]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][0]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][0]~q ),
	.datad(\registerfile_MIPS|register[26][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~1 (
// Equation(s):
// \registerfile_MIPS|Mux31~1_combout  = (\registerfile_MIPS|Mux31~0_combout  & (((\registerfile_MIPS|register[30][0]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux31~0_combout  & (instruction[23] & (\registerfile_MIPS|register[22][0]~q )))

	.dataa(\registerfile_MIPS|Mux31~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[22][0]~q ),
	.datad(\registerfile_MIPS|register[30][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~4 (
// Equation(s):
// \registerfile_MIPS|Mux31~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][0]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][0]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][0]~q ),
	.datad(\registerfile_MIPS|register[24][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~5 (
// Equation(s):
// \registerfile_MIPS|Mux31~5_combout  = (instruction[23] & ((\registerfile_MIPS|Mux31~4_combout  & (\registerfile_MIPS|register[28][0]~q )) # (!\registerfile_MIPS|Mux31~4_combout  & ((\registerfile_MIPS|register[20][0]~q ))))) # (!instruction[23] & 
// (\registerfile_MIPS|Mux31~4_combout ))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux31~4_combout ),
	.datac(\registerfile_MIPS|register[28][0]~q ),
	.datad(\registerfile_MIPS|register[20][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~5 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~2 (
// Equation(s):
// \registerfile_MIPS|Mux31~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][0]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][0]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][0]~q ),
	.datad(\registerfile_MIPS|register[21][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~3 (
// Equation(s):
// \registerfile_MIPS|Mux31~3_combout  = (\registerfile_MIPS|Mux31~2_combout  & (((\registerfile_MIPS|register[29][0]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux31~2_combout  & (\registerfile_MIPS|register[25][0]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|register[25][0]~q ),
	.datab(\registerfile_MIPS|Mux31~2_combout ),
	.datac(\registerfile_MIPS|register[29][0]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~3 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~6 (
// Equation(s):
// \registerfile_MIPS|Mux31~6_combout  = (instruction[21] & (((instruction[22]) # (\registerfile_MIPS|Mux31~3_combout )))) # (!instruction[21] & (\registerfile_MIPS|Mux31~5_combout  & (!instruction[22])))

	.dataa(\registerfile_MIPS|Mux31~5_combout ),
	.datab(instruction[21]),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux31~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~9 (
// Equation(s):
// \registerfile_MIPS|Mux31~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux31~6_combout  & (\registerfile_MIPS|Mux31~8_combout )) # (!\registerfile_MIPS|Mux31~6_combout  & ((\registerfile_MIPS|Mux31~1_combout ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux31~6_combout ))))

	.dataa(\registerfile_MIPS|Mux31~8_combout ),
	.datab(\registerfile_MIPS|Mux31~1_combout ),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux31~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~17 (
// Equation(s):
// \registerfile_MIPS|Mux31~17_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[14][0]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[12][0]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[14][0]~q ),
	.datac(\registerfile_MIPS|register[12][0]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~18 (
// Equation(s):
// \registerfile_MIPS|Mux31~18_combout  = (instruction[21] & ((\registerfile_MIPS|Mux31~17_combout  & (\registerfile_MIPS|register[15][0]~q )) # (!\registerfile_MIPS|Mux31~17_combout  & ((\registerfile_MIPS|register[13][0]~q ))))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux31~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][0]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[13][0]~q ),
	.datad(\registerfile_MIPS|Mux31~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~18 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~10 (
// Equation(s):
// \registerfile_MIPS|Mux31~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[9][0]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[8][0]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][0]~q ),
	.datad(\registerfile_MIPS|register[9][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~11 (
// Equation(s):
// \registerfile_MIPS|Mux31~11_combout  = (\registerfile_MIPS|Mux31~10_combout  & ((\registerfile_MIPS|register[11][0]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux31~10_combout  & (((\registerfile_MIPS|register[10][0]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|Mux31~10_combout ),
	.datab(\registerfile_MIPS|register[11][0]~q ),
	.datac(\registerfile_MIPS|register[10][0]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~11 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~14 (
// Equation(s):
// \registerfile_MIPS|Mux31~14_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[1][0]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[0][0]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][0]~q ),
	.datad(\registerfile_MIPS|register[1][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~14 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~15 (
// Equation(s):
// \registerfile_MIPS|Mux31~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux31~14_combout  & ((\registerfile_MIPS|register[3][0]~q ))) # (!\registerfile_MIPS|Mux31~14_combout  & (\registerfile_MIPS|register[2][0]~q )))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux31~14_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[2][0]~q ),
	.datac(\registerfile_MIPS|register[3][0]~q ),
	.datad(\registerfile_MIPS|Mux31~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~15 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~12 (
// Equation(s):
// \registerfile_MIPS|Mux31~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][0]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][0]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][0]~q ),
	.datad(\registerfile_MIPS|register[6][0]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~13 (
// Equation(s):
// \registerfile_MIPS|Mux31~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux31~12_combout  & ((\registerfile_MIPS|register[7][0]~q ))) # (!\registerfile_MIPS|Mux31~12_combout  & (\registerfile_MIPS|register[5][0]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux31~12_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[5][0]~q ),
	.datac(\registerfile_MIPS|register[7][0]~q ),
	.datad(\registerfile_MIPS|Mux31~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~13 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~16 (
// Equation(s):
// \registerfile_MIPS|Mux31~16_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|Mux31~13_combout ))) # (!instruction[23] & (\registerfile_MIPS|Mux31~15_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux31~15_combout ),
	.datac(\registerfile_MIPS|Mux31~13_combout ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~16 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~19 (
// Equation(s):
// \registerfile_MIPS|Mux31~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux31~16_combout  & (\registerfile_MIPS|Mux31~18_combout )) # (!\registerfile_MIPS|Mux31~16_combout  & ((\registerfile_MIPS|Mux31~11_combout ))))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux31~16_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux31~18_combout ),
	.datac(\registerfile_MIPS|Mux31~11_combout ),
	.datad(\registerfile_MIPS|Mux31~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~19 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux31~20 (
// Equation(s):
// \registerfile_MIPS|Mux31~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux31~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux31~19_combout )))

	.dataa(instruction[25]),
	.datab(gnd),
	.datac(\registerfile_MIPS|Mux31~9_combout ),
	.datad(\registerfile_MIPS|Mux31~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux31~20 .lut_mask = 16'hF5A0;
defparam \registerfile_MIPS|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y63_N19
dffeas \register_A|out[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\registerfile_MIPS|Mux31~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[0] .is_wysiwyg = "true";
defparam \register_A|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y63_N18
cycloneiv_lcell_comb \output_register_A[0] (
// Equation(s):
// output_register_A[0] = LCELL(\register_A|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[0]),
	.cout());
// synopsys translate_off
defparam \output_register_A[0] .lut_mask = 16'hF0F0;
defparam \output_register_A[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y62_N18
cycloneiv_lcell_comb \mux_Execute_2|X[0]~10 (
// Equation(s):
// \mux_Execute_2|X[0]~10_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [0]))) # (!output_register_ctrl_1[10] & (output_register_B_1[0]))

	.dataa(output_register_B_1[0]),
	.datab(\register_IMM|out [0]),
	.datac(gnd),
	.datad(output_register_ctrl_1[10]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[0]~10 .lut_mask = 16'hCCAA;
defparam \mux_Execute_2|X[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N4
cycloneiv_lcell_comb \mux_Execute_2|X[0]~11 (
// Equation(s):
// \mux_Execute_2|X[0]~11_combout  = (\register_D_1|out[8]~1_combout  & (((output_register_A[0]) # (\mux_Execute_2|X[0]~10_combout )) # (!\register_D_1|out[8]~0_combout ))) # (!\register_D_1|out[8]~1_combout  & (\register_D_1|out[8]~0_combout  & 
// (output_register_A[0] & \mux_Execute_2|X[0]~10_combout )))

	.dataa(\register_D_1|out[8]~1_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(output_register_A[0]),
	.datad(\mux_Execute_2|X[0]~10_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[0]~11 .lut_mask = 16'hEAA2;
defparam \mux_Execute_2|X[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N28
cycloneiv_lcell_comb \output_mult[0] (
// Equation(s):
// output_mult[0] = LCELL(\multiplicador_MIPS|ACC0|Saidas [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [0]),
	.cin(gnd),
	.combout(output_mult[0]),
	.cout());
// synopsys translate_off
defparam \output_mult[0] .lut_mask = 16'hFF00;
defparam \output_mult[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N26
cycloneiv_lcell_comb \mux_Execute_2|X[0]~12 (
// Equation(s):
// \mux_Execute_2|X[0]~12_combout  = (\register_D_1|out[8]~0_combout  & (((\mux_Execute_2|X[0]~11_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[0]~11_combout  & (\alu_MIPS|Add0~14_combout )) # (!\mux_Execute_2|X[0]~11_combout  & 
// ((output_mult[0])))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\alu_MIPS|Add0~14_combout ),
	.datac(\mux_Execute_2|X[0]~11_combout ),
	.datad(output_mult[0]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[0]~12 .lut_mask = 16'hE5E0;
defparam \mux_Execute_2|X[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y65_N27
dffeas \register_D_1|out[0] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[0] .is_wysiwyg = "true";
defparam \register_D_1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N8
cycloneiv_lcell_comb \output_register_D_1[0] (
// Equation(s):
// output_register_D_1[0] = LCELL(\register_D_1|out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[0]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[0] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N24
cycloneiv_lcell_comb \datamemory_MIPS|MemoryRam~74 (
// Equation(s):
// \datamemory_MIPS|MemoryRam~74_combout  = !\register_B_2|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_2|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory_MIPS|MemoryRam~74_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~74 .lut_mask = 16'h0F0F;
defparam \datamemory_MIPS|MemoryRam~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y64_N25
dffeas \datamemory_MIPS|MemoryRam~10 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\datamemory_MIPS|MemoryRam~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~10 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N18
cycloneiv_lcell_comb \output_datamemory[9] (
// Equation(s):
// output_datamemory[9] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9~portadataout )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((!\datamemory_MIPS|MemoryRam~10_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(\datamemory_MIPS|MemoryRam~10_q ),
	.datac(gnd),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[9]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[9] .lut_mask = 16'hAA33;
defparam \output_datamemory[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y63_N19
dffeas \register_D_2|out[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[9]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[9] .is_wysiwyg = "true";
defparam \register_D_2|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N28
cycloneiv_lcell_comb \mux_out|X[9]~9 (
// Equation(s):
// \mux_out|X[9]~9_combout  = (\register_CTRL_3|out [6] & (output_datamemory[9])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [9])))

	.dataa(output_datamemory[9]),
	.datab(\register_D_2|out [9]),
	.datac(\register_CTRL_3|out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_out|X[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[9]~9 .lut_mask = 16'hACAC;
defparam \mux_out|X[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N19
dffeas \registerfile_MIPS|register[27][9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[9]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][9] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~7 (
// Equation(s):
// \registerfile_MIPS|Mux54~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][9]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][9]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][9]~q ),
	.datad(\registerfile_MIPS|register[19][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~8 (
// Equation(s):
// \registerfile_MIPS|Mux54~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux54~7_combout  & ((\registerfile_MIPS|register[31][9]~q ))) # (!\registerfile_MIPS|Mux54~7_combout  & (\registerfile_MIPS|register[23][9]~q )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux54~7_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux54~7_combout ),
	.datac(\registerfile_MIPS|register[23][9]~q ),
	.datad(\registerfile_MIPS|register[31][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~4 (
// Equation(s):
// \registerfile_MIPS|Mux54~4_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[20][9]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[16][9]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[20][9]~q ),
	.datad(\registerfile_MIPS|register[16][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~5 (
// Equation(s):
// \registerfile_MIPS|Mux54~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux54~4_combout  & ((\registerfile_MIPS|register[28][9]~q ))) # (!\registerfile_MIPS|Mux54~4_combout  & (\registerfile_MIPS|register[24][9]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux54~4_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux54~4_combout ),
	.datac(\registerfile_MIPS|register[24][9]~q ),
	.datad(\registerfile_MIPS|register[28][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~2 (
// Equation(s):
// \registerfile_MIPS|Mux54~2_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[22][9]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[18][9]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[22][9]~q ),
	.datad(\registerfile_MIPS|register[18][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~2 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~3 (
// Equation(s):
// \registerfile_MIPS|Mux54~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux54~2_combout  & (\registerfile_MIPS|register[30][9]~q )) # (!\registerfile_MIPS|Mux54~2_combout  & ((\registerfile_MIPS|register[26][9]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux54~2_combout ))))

	.dataa(\registerfile_MIPS|register[30][9]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][9]~q ),
	.datad(\registerfile_MIPS|Mux54~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~6 (
// Equation(s):
// \registerfile_MIPS|Mux54~6_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|Mux54~3_combout ))) # (!instruction[17] & (\registerfile_MIPS|Mux54~5_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux54~5_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux54~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~6 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~0 (
// Equation(s):
// \registerfile_MIPS|Mux54~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[25][9]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[17][9]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[25][9]~q ),
	.datad(\registerfile_MIPS|register[17][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~1 (
// Equation(s):
// \registerfile_MIPS|Mux54~1_combout  = (\registerfile_MIPS|Mux54~0_combout  & (((\registerfile_MIPS|register[29][9]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux54~0_combout  & (instruction[18] & ((\registerfile_MIPS|register[21][9]~q ))))

	.dataa(\registerfile_MIPS|Mux54~0_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][9]~q ),
	.datad(\registerfile_MIPS|register[21][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~9 (
// Equation(s):
// \registerfile_MIPS|Mux54~9_combout  = (\registerfile_MIPS|Mux54~6_combout  & ((\registerfile_MIPS|Mux54~8_combout ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux54~6_combout  & (((instruction[16] & \registerfile_MIPS|Mux54~1_combout ))))

	.dataa(\registerfile_MIPS|Mux54~8_combout ),
	.datab(\registerfile_MIPS|Mux54~6_combout ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux54~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~9 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~10 (
// Equation(s):
// \registerfile_MIPS|Mux54~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[5][9]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[4][9]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][9]~q ),
	.datad(\registerfile_MIPS|register[4][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~11 (
// Equation(s):
// \registerfile_MIPS|Mux54~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux54~10_combout  & (\registerfile_MIPS|register[7][9]~q )) # (!\registerfile_MIPS|Mux54~10_combout  & ((\registerfile_MIPS|register[6][9]~q ))))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux54~10_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux54~10_combout ),
	.datac(\registerfile_MIPS|register[7][9]~q ),
	.datad(\registerfile_MIPS|register[6][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~11 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~17 (
// Equation(s):
// \registerfile_MIPS|Mux54~17_combout  = (instruction[16] & (((\registerfile_MIPS|register[13][9]~q ) # (instruction[17])))) # (!instruction[16] & (\registerfile_MIPS|register[12][9]~q  & ((!instruction[17]))))

	.dataa(\registerfile_MIPS|register[12][9]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][9]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~17 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~18 (
// Equation(s):
// \registerfile_MIPS|Mux54~18_combout  = (\registerfile_MIPS|Mux54~17_combout  & ((\registerfile_MIPS|register[15][9]~q ) # ((!instruction[17])))) # (!\registerfile_MIPS|Mux54~17_combout  & (((\registerfile_MIPS|register[14][9]~q  & instruction[17]))))

	.dataa(\registerfile_MIPS|Mux54~17_combout ),
	.datab(\registerfile_MIPS|register[15][9]~q ),
	.datac(\registerfile_MIPS|register[14][9]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~18 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~14 (
// Equation(s):
// \registerfile_MIPS|Mux54~14_combout  = (instruction[16] & (instruction[17])) # (!instruction[16] & ((instruction[17] & (\registerfile_MIPS|register[2][9]~q )) # (!instruction[17] & ((\registerfile_MIPS|register[0][9]~q )))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][9]~q ),
	.datad(\registerfile_MIPS|register[0][9]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~14 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~15 (
// Equation(s):
// \registerfile_MIPS|Mux54~15_combout  = (instruction[16] & ((\registerfile_MIPS|Mux54~14_combout  & (\registerfile_MIPS|register[3][9]~q )) # (!\registerfile_MIPS|Mux54~14_combout  & ((\registerfile_MIPS|register[1][9]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux54~14_combout ))))

	.dataa(\registerfile_MIPS|register[3][9]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][9]~q ),
	.datad(\registerfile_MIPS|Mux54~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~15 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~12 (
// Equation(s):
// \registerfile_MIPS|Mux54~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[10][9]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[8][9]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[8][9]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[10][9]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~12 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~13 (
// Equation(s):
// \registerfile_MIPS|Mux54~13_combout  = (\registerfile_MIPS|Mux54~12_combout  & ((\registerfile_MIPS|register[11][9]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux54~12_combout  & (((\registerfile_MIPS|register[9][9]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|Mux54~12_combout ),
	.datab(\registerfile_MIPS|register[11][9]~q ),
	.datac(\registerfile_MIPS|register[9][9]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~13 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~16 (
// Equation(s):
// \registerfile_MIPS|Mux54~16_combout  = (instruction[19] & (((instruction[18]) # (\registerfile_MIPS|Mux54~13_combout )))) # (!instruction[19] & (\registerfile_MIPS|Mux54~15_combout  & (!instruction[18])))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux54~15_combout ),
	.datac(instruction[18]),
	.datad(\registerfile_MIPS|Mux54~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~16 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~19 (
// Equation(s):
// \registerfile_MIPS|Mux54~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux54~16_combout  & ((\registerfile_MIPS|Mux54~18_combout ))) # (!\registerfile_MIPS|Mux54~16_combout  & (\registerfile_MIPS|Mux54~11_combout )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux54~16_combout ))))

	.dataa(\registerfile_MIPS|Mux54~11_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|Mux54~18_combout ),
	.datad(\registerfile_MIPS|Mux54~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~19 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux54~20 (
// Equation(s):
// \registerfile_MIPS|Mux54~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux54~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux54~19_combout )))

	.dataa(\registerfile_MIPS|Mux54~9_combout ),
	.datab(\registerfile_MIPS|Mux54~19_combout ),
	.datac(instruction[20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux54~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux54~20 .lut_mask = 16'hACAC;
defparam \registerfile_MIPS|Mux54~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y67_N5
dffeas \register_B_1|out[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux54~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[9] .is_wysiwyg = "true";
defparam \register_B_1|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y67_N20
cycloneiv_lcell_comb \output_register_B_1[9] (
// Equation(s):
// output_register_B_1[9] = LCELL(\register_B_1|out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[9]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[9] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y64_N27
dffeas \register_B_2|out[9] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[9]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[9] .is_wysiwyg = "true";
defparam \register_B_2|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N29
dffeas \datamemory_MIPS|MemoryRam~12 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~12 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N28
cycloneiv_lcell_comb \output_datamemory[11] (
// Equation(s):
// output_datamemory[11] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a11 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~12_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a11 ),
	.datab(gnd),
	.datac(\datamemory_MIPS|MemoryRam~12_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[11]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[11] .lut_mask = 16'hAAF0;
defparam \output_datamemory[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y66_N15
dffeas \register_D_2|out[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_D_1[11]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[11] .is_wysiwyg = "true";
defparam \register_D_2|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N14
cycloneiv_lcell_comb \mux_out|X[11]~11 (
// Equation(s):
// \mux_out|X[11]~11_combout  = (\register_CTRL_3|out [6] & (output_datamemory[11])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [11])))

	.dataa(gnd),
	.datab(output_datamemory[11]),
	.datac(\register_D_2|out [11]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[11]~11 .lut_mask = 16'hCCF0;
defparam \mux_out|X[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y67_N31
dffeas \registerfile_MIPS|register[12][11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[11]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][11] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~17 (
// Equation(s):
// \registerfile_MIPS|Mux52~17_combout  = (instruction[16] & (((\registerfile_MIPS|register[13][11]~q ) # (instruction[17])))) # (!instruction[16] & (\registerfile_MIPS|register[12][11]~q  & ((!instruction[17]))))

	.dataa(\registerfile_MIPS|register[12][11]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][11]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~17 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~18 (
// Equation(s):
// \registerfile_MIPS|Mux52~18_combout  = (instruction[17] & ((\registerfile_MIPS|Mux52~17_combout  & (\registerfile_MIPS|register[15][11]~q )) # (!\registerfile_MIPS|Mux52~17_combout  & ((\registerfile_MIPS|register[14][11]~q ))))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux52~17_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux52~17_combout ),
	.datac(\registerfile_MIPS|register[15][11]~q ),
	.datad(\registerfile_MIPS|register[14][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~18 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~10 (
// Equation(s):
// \registerfile_MIPS|Mux52~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[5][11]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[4][11]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][11]~q ),
	.datad(\registerfile_MIPS|register[4][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~11 (
// Equation(s):
// \registerfile_MIPS|Mux52~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux52~10_combout  & ((\registerfile_MIPS|register[7][11]~q ))) # (!\registerfile_MIPS|Mux52~10_combout  & (\registerfile_MIPS|register[6][11]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux52~10_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[6][11]~q ),
	.datac(\registerfile_MIPS|register[7][11]~q ),
	.datad(\registerfile_MIPS|Mux52~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~11 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~12 (
// Equation(s):
// \registerfile_MIPS|Mux52~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[10][11]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[8][11]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[8][11]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[10][11]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~12 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~13 (
// Equation(s):
// \registerfile_MIPS|Mux52~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux52~12_combout  & (\registerfile_MIPS|register[11][11]~q )) # (!\registerfile_MIPS|Mux52~12_combout  & ((\registerfile_MIPS|register[9][11]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux52~12_combout ))))

	.dataa(\registerfile_MIPS|register[11][11]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][11]~q ),
	.datad(\registerfile_MIPS|Mux52~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~14 (
// Equation(s):
// \registerfile_MIPS|Mux52~14_combout  = (instruction[17] & (((\registerfile_MIPS|register[2][11]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[0][11]~q  & ((!instruction[16]))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[0][11]~q ),
	.datac(\registerfile_MIPS|register[2][11]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~14 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~15 (
// Equation(s):
// \registerfile_MIPS|Mux52~15_combout  = (instruction[16] & ((\registerfile_MIPS|Mux52~14_combout  & (\registerfile_MIPS|register[3][11]~q )) # (!\registerfile_MIPS|Mux52~14_combout  & ((\registerfile_MIPS|register[1][11]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux52~14_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[3][11]~q ),
	.datac(\registerfile_MIPS|register[1][11]~q ),
	.datad(\registerfile_MIPS|Mux52~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~16 (
// Equation(s):
// \registerfile_MIPS|Mux52~16_combout  = (instruction[19] & ((\registerfile_MIPS|Mux52~13_combout ) # ((instruction[18])))) # (!instruction[19] & (((!instruction[18] & \registerfile_MIPS|Mux52~15_combout ))))

	.dataa(\registerfile_MIPS|Mux52~13_combout ),
	.datab(instruction[19]),
	.datac(instruction[18]),
	.datad(\registerfile_MIPS|Mux52~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~16 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~19 (
// Equation(s):
// \registerfile_MIPS|Mux52~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux52~16_combout  & (\registerfile_MIPS|Mux52~18_combout )) # (!\registerfile_MIPS|Mux52~16_combout  & ((\registerfile_MIPS|Mux52~11_combout ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux52~16_combout ))))

	.dataa(\registerfile_MIPS|Mux52~18_combout ),
	.datab(\registerfile_MIPS|Mux52~11_combout ),
	.datac(instruction[18]),
	.datad(\registerfile_MIPS|Mux52~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~19 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~7 (
// Equation(s):
// \registerfile_MIPS|Mux52~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][11]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][11]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][11]~q ),
	.datad(\registerfile_MIPS|register[19][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~8 (
// Equation(s):
// \registerfile_MIPS|Mux52~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux52~7_combout  & (\registerfile_MIPS|register[31][11]~q )) # (!\registerfile_MIPS|Mux52~7_combout  & ((\registerfile_MIPS|register[23][11]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux52~7_combout ))))

	.dataa(\registerfile_MIPS|register[31][11]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][11]~q ),
	.datad(\registerfile_MIPS|Mux52~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~0 (
// Equation(s):
// \registerfile_MIPS|Mux52~0_combout  = (instruction[19] & (((\registerfile_MIPS|register[25][11]~q ) # (instruction[18])))) # (!instruction[19] & (\registerfile_MIPS|register[17][11]~q  & ((!instruction[18]))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[17][11]~q ),
	.datac(\registerfile_MIPS|register[25][11]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~0 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~1 (
// Equation(s):
// \registerfile_MIPS|Mux52~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux52~0_combout  & (\registerfile_MIPS|register[29][11]~q )) # (!\registerfile_MIPS|Mux52~0_combout  & ((\registerfile_MIPS|register[21][11]~q ))))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux52~0_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux52~0_combout ),
	.datac(\registerfile_MIPS|register[29][11]~q ),
	.datad(\registerfile_MIPS|register[21][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~1 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~4 (
// Equation(s):
// \registerfile_MIPS|Mux52~4_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[20][11]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[16][11]~q ))))

	.dataa(\registerfile_MIPS|register[16][11]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[20][11]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~5 (
// Equation(s):
// \registerfile_MIPS|Mux52~5_combout  = (\registerfile_MIPS|Mux52~4_combout  & ((\registerfile_MIPS|register[28][11]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux52~4_combout  & (((\registerfile_MIPS|register[24][11]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|Mux52~4_combout ),
	.datab(\registerfile_MIPS|register[28][11]~q ),
	.datac(\registerfile_MIPS|register[24][11]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~5 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~2 (
// Equation(s):
// \registerfile_MIPS|Mux52~2_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[22][11]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[18][11]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[22][11]~q ),
	.datad(\registerfile_MIPS|register[18][11]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~2 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~3 (
// Equation(s):
// \registerfile_MIPS|Mux52~3_combout  = (\registerfile_MIPS|Mux52~2_combout  & ((\registerfile_MIPS|register[30][11]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux52~2_combout  & (((\registerfile_MIPS|register[26][11]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|register[30][11]~q ),
	.datab(\registerfile_MIPS|Mux52~2_combout ),
	.datac(\registerfile_MIPS|register[26][11]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~6 (
// Equation(s):
// \registerfile_MIPS|Mux52~6_combout  = (instruction[17] & (((\registerfile_MIPS|Mux52~3_combout ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|Mux52~5_combout  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|Mux52~5_combout ),
	.datab(\registerfile_MIPS|Mux52~3_combout ),
	.datac(instruction[17]),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~6 .lut_mask = 16'hF0CA;
defparam \registerfile_MIPS|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~9 (
// Equation(s):
// \registerfile_MIPS|Mux52~9_combout  = (instruction[16] & ((\registerfile_MIPS|Mux52~6_combout  & (\registerfile_MIPS|Mux52~8_combout )) # (!\registerfile_MIPS|Mux52~6_combout  & ((\registerfile_MIPS|Mux52~1_combout ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux52~6_combout ))))

	.dataa(\registerfile_MIPS|Mux52~8_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|Mux52~1_combout ),
	.datad(\registerfile_MIPS|Mux52~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~9 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux52~20 (
// Equation(s):
// \registerfile_MIPS|Mux52~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux52~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux52~19_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux52~19_combout ),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux52~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux52~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux52~20 .lut_mask = 16'hFC0C;
defparam \registerfile_MIPS|Mux52~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y66_N5
dffeas \register_B_1|out[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux52~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[11] .is_wysiwyg = "true";
defparam \register_B_1|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N26
cycloneiv_lcell_comb \output_register_B_1[11] (
// Equation(s):
// output_register_B_1[11] = LCELL(\register_B_1|out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[11]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[11] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N26
cycloneiv_lcell_comb \mux_Execute_1|X[11]~0 (
// Equation(s):
// \mux_Execute_1|X[11]~0_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [11])) # (!output_register_ctrl_1[10] & ((output_register_B_1[11])))

	.dataa(gnd),
	.datab(\register_IMM|out [11]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[11]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[11]~0 .lut_mask = 16'hCFC0;
defparam \mux_Execute_1|X[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N0
cycloneiv_lcell_comb \output_mult[11] (
// Equation(s):
// output_mult[11] = LCELL(\multiplicador_MIPS|ACC0|Saidas [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[11]),
	.cout());
// synopsys translate_off
defparam \output_mult[11] .lut_mask = 16'hF0F0;
defparam \output_mult[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N24
cycloneiv_lcell_comb \mux_Execute_2|X[11]~0 (
// Equation(s):
// \mux_Execute_2|X[11]~0_combout  = (\register_D_1|out[8]~0_combout  & (((\register_D_1|out[8]~1_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & ((\alu_MIPS|Add0~36_combout ))) # (!\register_D_1|out[8]~1_combout  & 
// (output_mult[11]))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(output_mult[11]),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(\alu_MIPS|Add0~36_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[11]~0 .lut_mask = 16'hF4A4;
defparam \mux_Execute_2|X[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N24
cycloneiv_lcell_comb \mux_Execute_2|X[11]~1 (
// Equation(s):
// \mux_Execute_2|X[11]~1_combout  = (\mux_Execute_1|X[11]~0_combout  & ((\mux_Execute_2|X[11]~0_combout ) # ((\register_D_1|out[8]~0_combout  & output_register_A[11])))) # (!\mux_Execute_1|X[11]~0_combout  & (\mux_Execute_2|X[11]~0_combout  & 
// ((output_register_A[11]) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(\mux_Execute_1|X[11]~0_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(output_register_A[11]),
	.datad(\mux_Execute_2|X[11]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[11]~1 .lut_mask = 16'hFB80;
defparam \mux_Execute_2|X[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y66_N25
dffeas \register_D_1|out[11] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[11]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[11] .is_wysiwyg = "true";
defparam \register_D_1|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N2
cycloneiv_lcell_comb \output_register_D_1[11] (
// Equation(s):
// output_register_D_1[11] = LCELL(\register_D_1|out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [11]),
	.cin(gnd),
	.combout(output_register_D_1[11]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[11] .lut_mask = 16'hFF00;
defparam \output_register_D_1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y66_N16
cycloneiv_lcell_comb \ADDRDecoding_MIPS|CS~0 (
// Equation(s):
// \ADDRDecoding_MIPS|CS~0_combout  = (output_register_D_1[11] & ((output_register_D_1[8]) # ((output_register_D_1[10]) # (output_register_D_1[9])))) # (!output_register_D_1[11] & (((!output_register_D_1[8] & !output_register_D_1[9])) # 
// (!output_register_D_1[10])))

	.dataa(output_register_D_1[11]),
	.datab(output_register_D_1[8]),
	.datac(output_register_D_1[10]),
	.datad(output_register_D_1[9]),
	.cin(gnd),
	.combout(\ADDRDecoding_MIPS|CS~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDRDecoding_MIPS|CS~0 .lut_mask = 16'hAFBD;
defparam \ADDRDecoding_MIPS|CS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y68_N13
dffeas \registerfile_MIPS|register[6][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N7
dffeas \registerfile_MIPS|register[4][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~12 (
// Equation(s):
// \registerfile_MIPS|Mux45~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[6][18]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[4][18]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][18]~q ),
	.datad(\registerfile_MIPS|register[4][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N17
dffeas \registerfile_MIPS|register[5][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y68_N11
dffeas \registerfile_MIPS|register[7][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~13 (
// Equation(s):
// \registerfile_MIPS|Mux45~13_combout  = (\registerfile_MIPS|Mux45~12_combout  & (((\registerfile_MIPS|register[7][18]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux45~12_combout  & (instruction[16] & (\registerfile_MIPS|register[5][18]~q )))

	.dataa(\registerfile_MIPS|Mux45~12_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][18]~q ),
	.datad(\registerfile_MIPS|register[7][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~13 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N21
dffeas \registerfile_MIPS|register[3][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N19
dffeas \registerfile_MIPS|register[2][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N7
dffeas \registerfile_MIPS|register[1][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N1
dffeas \registerfile_MIPS|register[0][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~14 (
// Equation(s):
// \registerfile_MIPS|Mux45~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][18]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][18]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][18]~q ),
	.datad(\registerfile_MIPS|register[0][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~15 (
// Equation(s):
// \registerfile_MIPS|Mux45~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux45~14_combout  & (\registerfile_MIPS|register[3][18]~q )) # (!\registerfile_MIPS|Mux45~14_combout  & ((\registerfile_MIPS|register[2][18]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux45~14_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[3][18]~q ),
	.datac(\registerfile_MIPS|register[2][18]~q ),
	.datad(\registerfile_MIPS|Mux45~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~16 (
// Equation(s):
// \registerfile_MIPS|Mux45~16_combout  = (instruction[18] & ((\registerfile_MIPS|Mux45~13_combout ) # ((instruction[19])))) # (!instruction[18] & (((\registerfile_MIPS|Mux45~15_combout  & !instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux45~13_combout ),
	.datac(\registerfile_MIPS|Mux45~15_combout ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~16 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y63_N11
dffeas \registerfile_MIPS|register[15][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y66_N7
dffeas \registerfile_MIPS|register[13][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y66_N23
dffeas \registerfile_MIPS|register[14][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y66_N9
dffeas \registerfile_MIPS|register[12][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~17 (
// Equation(s):
// \registerfile_MIPS|Mux45~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][18]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][18]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][18]~q ),
	.datad(\registerfile_MIPS|register[12][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~18 (
// Equation(s):
// \registerfile_MIPS|Mux45~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux45~17_combout  & (\registerfile_MIPS|register[15][18]~q )) # (!\registerfile_MIPS|Mux45~17_combout  & ((\registerfile_MIPS|register[13][18]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux45~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][18]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][18]~q ),
	.datad(\registerfile_MIPS|Mux45~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~18 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N31
dffeas \registerfile_MIPS|register[10][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y68_N11
dffeas \registerfile_MIPS|register[11][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y68_N17
dffeas \registerfile_MIPS|register[9][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N5
dffeas \registerfile_MIPS|register[8][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~10 (
// Equation(s):
// \registerfile_MIPS|Mux45~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][18]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][18]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][18]~q ),
	.datad(\registerfile_MIPS|register[8][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~11 (
// Equation(s):
// \registerfile_MIPS|Mux45~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux45~10_combout  & ((\registerfile_MIPS|register[11][18]~q ))) # (!\registerfile_MIPS|Mux45~10_combout  & (\registerfile_MIPS|register[10][18]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux45~10_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[10][18]~q ),
	.datac(\registerfile_MIPS|register[11][18]~q ),
	.datad(\registerfile_MIPS|Mux45~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~11 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~19 (
// Equation(s):
// \registerfile_MIPS|Mux45~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux45~16_combout  & (\registerfile_MIPS|Mux45~18_combout )) # (!\registerfile_MIPS|Mux45~16_combout  & ((\registerfile_MIPS|Mux45~11_combout ))))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux45~16_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux45~16_combout ),
	.datac(\registerfile_MIPS|Mux45~18_combout ),
	.datad(\registerfile_MIPS|Mux45~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~19 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N23
dffeas \registerfile_MIPS|register[23][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N17
dffeas \registerfile_MIPS|register[19][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~7 (
// Equation(s):
// \registerfile_MIPS|Mux45~7_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[23][18]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[19][18]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][18]~q ),
	.datad(\registerfile_MIPS|register[19][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N19
dffeas \registerfile_MIPS|register[31][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N5
dffeas \registerfile_MIPS|register[27][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~8 (
// Equation(s):
// \registerfile_MIPS|Mux45~8_combout  = (\registerfile_MIPS|Mux45~7_combout  & ((\registerfile_MIPS|register[31][18]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux45~7_combout  & (((\registerfile_MIPS|register[27][18]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|Mux45~7_combout ),
	.datab(\registerfile_MIPS|register[31][18]~q ),
	.datac(\registerfile_MIPS|register[27][18]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~8 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y67_N1
dffeas \registerfile_MIPS|register[17][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y68_N21
dffeas \registerfile_MIPS|register[21][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~2 (
// Equation(s):
// \registerfile_MIPS|Mux45~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[21][18]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[17][18]~q  & ((!instruction[19]))))

	.dataa(\registerfile_MIPS|register[17][18]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][18]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y66_N3
dffeas \registerfile_MIPS|register[29][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y66_N25
dffeas \registerfile_MIPS|register[25][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~3 (
// Equation(s):
// \registerfile_MIPS|Mux45~3_combout  = (\registerfile_MIPS|Mux45~2_combout  & ((\registerfile_MIPS|register[29][18]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux45~2_combout  & (((\registerfile_MIPS|register[25][18]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|Mux45~2_combout ),
	.datab(\registerfile_MIPS|register[29][18]~q ),
	.datac(\registerfile_MIPS|register[25][18]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~3 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N5
dffeas \registerfile_MIPS|register[28][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N23
dffeas \registerfile_MIPS|register[16][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N13
dffeas \registerfile_MIPS|register[24][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~4 (
// Equation(s):
// \registerfile_MIPS|Mux45~4_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[24][18]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[16][18]~q ))))

	.dataa(\registerfile_MIPS|register[16][18]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[24][18]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~5 (
// Equation(s):
// \registerfile_MIPS|Mux45~5_combout  = (instruction[18] & ((\registerfile_MIPS|Mux45~4_combout  & (\registerfile_MIPS|register[28][18]~q )) # (!\registerfile_MIPS|Mux45~4_combout  & ((\registerfile_MIPS|register[20][18]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux45~4_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[28][18]~q ),
	.datac(\registerfile_MIPS|register[20][18]~q ),
	.datad(\registerfile_MIPS|Mux45~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~6 (
// Equation(s):
// \registerfile_MIPS|Mux45~6_combout  = (instruction[16] & ((\registerfile_MIPS|Mux45~3_combout ) # ((instruction[17])))) # (!instruction[16] & (((!instruction[17] & \registerfile_MIPS|Mux45~5_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux45~3_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux45~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~6 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N1
dffeas \registerfile_MIPS|register[26][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y67_N27
dffeas \registerfile_MIPS|register[18][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~0 (
// Equation(s):
// \registerfile_MIPS|Mux45~0_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[26][18]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[18][18]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][18]~q ),
	.datad(\registerfile_MIPS|register[18][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y67_N1
dffeas \registerfile_MIPS|register[30][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y67_N17
dffeas \registerfile_MIPS|register[22][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~1 (
// Equation(s):
// \registerfile_MIPS|Mux45~1_combout  = (\registerfile_MIPS|Mux45~0_combout  & (((\registerfile_MIPS|register[30][18]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux45~0_combout  & (instruction[18] & ((\registerfile_MIPS|register[22][18]~q ))))

	.dataa(\registerfile_MIPS|Mux45~0_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][18]~q ),
	.datad(\registerfile_MIPS|register[22][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~9 (
// Equation(s):
// \registerfile_MIPS|Mux45~9_combout  = (instruction[17] & ((\registerfile_MIPS|Mux45~6_combout  & (\registerfile_MIPS|Mux45~8_combout )) # (!\registerfile_MIPS|Mux45~6_combout  & ((\registerfile_MIPS|Mux45~1_combout ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux45~6_combout ))))

	.dataa(\registerfile_MIPS|Mux45~8_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux45~6_combout ),
	.datad(\registerfile_MIPS|Mux45~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~9 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux45~20 (
// Equation(s):
// \registerfile_MIPS|Mux45~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux45~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux45~19_combout ))

	.dataa(\registerfile_MIPS|Mux45~19_combout ),
	.datab(gnd),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux45~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux45~20 .lut_mask = 16'hFA0A;
defparam \registerfile_MIPS|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y68_N27
dffeas \register_B_1|out[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux45~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[18] .is_wysiwyg = "true";
defparam \register_B_1|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N18
cycloneiv_lcell_comb \output_register_B_1[18] (
// Equation(s):
// output_register_B_1[18] = LCELL(\register_B_1|out [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [18]),
	.cin(gnd),
	.combout(output_register_B_1[18]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[18] .lut_mask = 16'hFF00;
defparam \output_register_B_1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y62_N19
dffeas \register_B_2|out[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[18]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[18] .is_wysiwyg = "true";
defparam \register_B_2|out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y65_N15
dffeas \registerfile_MIPS|register[4][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N9
dffeas \registerfile_MIPS|register[5][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~10 (
// Equation(s):
// \registerfile_MIPS|Mux12~10_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[5][19]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[4][19]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][19]~q ),
	.datad(\registerfile_MIPS|register[5][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~10 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y65_N5
dffeas \registerfile_MIPS|register[6][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N27
dffeas \registerfile_MIPS|register[7][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~11 (
// Equation(s):
// \registerfile_MIPS|Mux12~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux12~10_combout  & ((\registerfile_MIPS|register[7][19]~q ))) # (!\registerfile_MIPS|Mux12~10_combout  & (\registerfile_MIPS|register[6][19]~q )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux12~10_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux12~10_combout ),
	.datac(\registerfile_MIPS|register[6][19]~q ),
	.datad(\registerfile_MIPS|register[7][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~11 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y61_N29
dffeas \registerfile_MIPS|register[14][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N1
dffeas \registerfile_MIPS|register[13][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N27
dffeas \registerfile_MIPS|register[12][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~17 (
// Equation(s):
// \registerfile_MIPS|Mux12~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][19]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][19]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][19]~q ),
	.datac(\registerfile_MIPS|register[12][19]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~18 (
// Equation(s):
// \registerfile_MIPS|Mux12~18_combout  = (instruction[22] & ((\registerfile_MIPS|Mux12~17_combout  & (\registerfile_MIPS|register[15][19]~q )) # (!\registerfile_MIPS|Mux12~17_combout  & ((\registerfile_MIPS|register[14][19]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux12~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][19]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[14][19]~q ),
	.datad(\registerfile_MIPS|Mux12~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~18 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y70_N29
dffeas \registerfile_MIPS|register[9][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y70_N7
dffeas \registerfile_MIPS|register[11][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N11
dffeas \registerfile_MIPS|register[8][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N1
dffeas \registerfile_MIPS|register[10][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~12 (
// Equation(s):
// \registerfile_MIPS|Mux12~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[10][19]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[8][19]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][19]~q ),
	.datad(\registerfile_MIPS|register[10][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~13 (
// Equation(s):
// \registerfile_MIPS|Mux12~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux12~12_combout  & ((\registerfile_MIPS|register[11][19]~q ))) # (!\registerfile_MIPS|Mux12~12_combout  & (\registerfile_MIPS|register[9][19]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux12~12_combout ))))

	.dataa(\registerfile_MIPS|register[9][19]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[11][19]~q ),
	.datad(\registerfile_MIPS|Mux12~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~13 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y63_N21
dffeas \registerfile_MIPS|register[2][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N15
dffeas \registerfile_MIPS|register[0][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~14 (
// Equation(s):
// \registerfile_MIPS|Mux12~14_combout  = (instruction[22] & ((\registerfile_MIPS|register[2][19]~q ) # ((instruction[21])))) # (!instruction[22] & (((\registerfile_MIPS|register[0][19]~q  & !instruction[21]))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[2][19]~q ),
	.datac(\registerfile_MIPS|register[0][19]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~14 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y63_N25
dffeas \registerfile_MIPS|register[3][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y63_N15
dffeas \registerfile_MIPS|register[1][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~15 (
// Equation(s):
// \registerfile_MIPS|Mux12~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux12~14_combout  & (\registerfile_MIPS|register[3][19]~q )) # (!\registerfile_MIPS|Mux12~14_combout  & ((\registerfile_MIPS|register[1][19]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux12~14_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux12~14_combout ),
	.datac(\registerfile_MIPS|register[3][19]~q ),
	.datad(\registerfile_MIPS|register[1][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~16 (
// Equation(s):
// \registerfile_MIPS|Mux12~16_combout  = (instruction[24] & ((\registerfile_MIPS|Mux12~13_combout ) # ((instruction[23])))) # (!instruction[24] & (((!instruction[23] & \registerfile_MIPS|Mux12~15_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux12~13_combout ),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux12~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~16 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~19 (
// Equation(s):
// \registerfile_MIPS|Mux12~19_combout  = (instruction[23] & ((\registerfile_MIPS|Mux12~16_combout  & ((\registerfile_MIPS|Mux12~18_combout ))) # (!\registerfile_MIPS|Mux12~16_combout  & (\registerfile_MIPS|Mux12~11_combout )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux12~16_combout ))))

	.dataa(\registerfile_MIPS|Mux12~11_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|Mux12~18_combout ),
	.datad(\registerfile_MIPS|Mux12~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~19 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N31
dffeas \registerfile_MIPS|register[24][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N25
dffeas \registerfile_MIPS|register[28][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y67_N13
dffeas \registerfile_MIPS|register[16][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y66_N7
dffeas \registerfile_MIPS|register[20][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~4 (
// Equation(s):
// \registerfile_MIPS|Mux12~4_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[20][19]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[16][19]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[16][19]~q ),
	.datad(\registerfile_MIPS|register[20][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~5 (
// Equation(s):
// \registerfile_MIPS|Mux12~5_combout  = (instruction[24] & ((\registerfile_MIPS|Mux12~4_combout  & ((\registerfile_MIPS|register[28][19]~q ))) # (!\registerfile_MIPS|Mux12~4_combout  & (\registerfile_MIPS|register[24][19]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux12~4_combout ))))

	.dataa(\registerfile_MIPS|register[24][19]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][19]~q ),
	.datad(\registerfile_MIPS|Mux12~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N19
dffeas \registerfile_MIPS|register[18][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y61_N25
dffeas \registerfile_MIPS|register[22][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~2 (
// Equation(s):
// \registerfile_MIPS|Mux12~2_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[22][19]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[18][19]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][19]~q ),
	.datad(\registerfile_MIPS|register[22][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N11
dffeas \registerfile_MIPS|register[30][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N17
dffeas \registerfile_MIPS|register[26][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~3 (
// Equation(s):
// \registerfile_MIPS|Mux12~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux12~2_combout  & (\registerfile_MIPS|register[30][19]~q )) # (!\registerfile_MIPS|Mux12~2_combout  & ((\registerfile_MIPS|register[26][19]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux12~2_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux12~2_combout ),
	.datac(\registerfile_MIPS|register[30][19]~q ),
	.datad(\registerfile_MIPS|register[26][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~6 (
// Equation(s):
// \registerfile_MIPS|Mux12~6_combout  = (instruction[22] & (((instruction[21]) # (\registerfile_MIPS|Mux12~3_combout )))) # (!instruction[22] & (\registerfile_MIPS|Mux12~5_combout  & (!instruction[21])))

	.dataa(\registerfile_MIPS|Mux12~5_combout ),
	.datab(instruction[22]),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux12~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N29
dffeas \registerfile_MIPS|register[23][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N21
dffeas \registerfile_MIPS|register[31][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N21
dffeas \registerfile_MIPS|register[27][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N23
dffeas \registerfile_MIPS|register[19][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~7 (
// Equation(s):
// \registerfile_MIPS|Mux12~7_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|register[27][19]~q )) # (!instruction[24] & ((\registerfile_MIPS|register[19][19]~q )))))

	.dataa(\registerfile_MIPS|register[27][19]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][19]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~7 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~8 (
// Equation(s):
// \registerfile_MIPS|Mux12~8_combout  = (instruction[23] & ((\registerfile_MIPS|Mux12~7_combout  & ((\registerfile_MIPS|register[31][19]~q ))) # (!\registerfile_MIPS|Mux12~7_combout  & (\registerfile_MIPS|register[23][19]~q )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux12~7_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[23][19]~q ),
	.datac(\registerfile_MIPS|register[31][19]~q ),
	.datad(\registerfile_MIPS|Mux12~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~8 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N5
dffeas \registerfile_MIPS|register[29][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N27
dffeas \registerfile_MIPS|register[21][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N27
dffeas \registerfile_MIPS|register[25][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y67_N19
dffeas \registerfile_MIPS|register[17][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[19]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~0 (
// Equation(s):
// \registerfile_MIPS|Mux12~0_combout  = (instruction[24] & ((\registerfile_MIPS|register[25][19]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[17][19]~q  & !instruction[23]))))

	.dataa(\registerfile_MIPS|register[25][19]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][19]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~0 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~1 (
// Equation(s):
// \registerfile_MIPS|Mux12~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux12~0_combout  & (\registerfile_MIPS|register[29][19]~q )) # (!\registerfile_MIPS|Mux12~0_combout  & ((\registerfile_MIPS|register[21][19]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux12~0_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[29][19]~q ),
	.datac(\registerfile_MIPS|register[21][19]~q ),
	.datad(\registerfile_MIPS|Mux12~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~9 (
// Equation(s):
// \registerfile_MIPS|Mux12~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux12~6_combout  & (\registerfile_MIPS|Mux12~8_combout )) # (!\registerfile_MIPS|Mux12~6_combout  & ((\registerfile_MIPS|Mux12~1_combout ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux12~6_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux12~6_combout ),
	.datac(\registerfile_MIPS|Mux12~8_combout ),
	.datad(\registerfile_MIPS|Mux12~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~9 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux12~20 (
// Equation(s):
// \registerfile_MIPS|Mux12~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux12~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux12~19_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux12~19_combout ),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux12~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux12~20 .lut_mask = 16'hFC0C;
defparam \registerfile_MIPS|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y61_N19
dffeas \register_A|out[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux12~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[19] .is_wysiwyg = "true";
defparam \register_A|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N26
cycloneiv_lcell_comb \output_register_A[19] (
// Equation(s):
// output_register_A[19] = LCELL(\register_A|out [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [19]),
	.cin(gnd),
	.combout(output_register_A[19]),
	.cout());
// synopsys translate_off
defparam \output_register_A[19] .lut_mask = 16'hFF00;
defparam \output_register_A[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N20
cycloneiv_lcell_comb \mux_Execute_1|X[19]~9 (
// Equation(s):
// \mux_Execute_1|X[19]~9_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[19])))

	.dataa(gnd),
	.datab(\register_IMM|out [31]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[19]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[19]~9 .lut_mask = 16'hCFC0;
defparam \mux_Execute_1|X[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N14
cycloneiv_lcell_comb \alu_MIPS|Add0~59 (
// Equation(s):
// \alu_MIPS|Add0~59_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[19]))))

	.dataa(output_register_B_1[19]),
	.datab(output_register_ctrl_1[8]),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [31]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~59 .lut_mask = 16'h36C6;
defparam \alu_MIPS|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~56 (
// Equation(s):
// \alu_MIPS|Add0~56_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[18])))))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_ctrl_1[8]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[18]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~56 .lut_mask = 16'h636C;
defparam \alu_MIPS|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N22
cycloneiv_lcell_comb \alu_MIPS|Add0~57 (
// Equation(s):
// \alu_MIPS|Add0~57_combout  = (\alu_MIPS|Add0~56_combout  & ((output_register_A[18] & (\alu_MIPS|Add0~55  & VCC)) # (!output_register_A[18] & (!\alu_MIPS|Add0~55 )))) # (!\alu_MIPS|Add0~56_combout  & ((output_register_A[18] & (!\alu_MIPS|Add0~55 )) # 
// (!output_register_A[18] & ((\alu_MIPS|Add0~55 ) # (GND)))))
// \alu_MIPS|Add0~58  = CARRY((\alu_MIPS|Add0~56_combout  & (!output_register_A[18] & !\alu_MIPS|Add0~55 )) # (!\alu_MIPS|Add0~56_combout  & ((!\alu_MIPS|Add0~55 ) # (!output_register_A[18]))))

	.dataa(\alu_MIPS|Add0~56_combout ),
	.datab(output_register_A[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~55 ),
	.combout(\alu_MIPS|Add0~57_combout ),
	.cout(\alu_MIPS|Add0~58 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~57 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N24
cycloneiv_lcell_comb \alu_MIPS|Add0~60 (
// Equation(s):
// \alu_MIPS|Add0~60_combout  = ((output_register_A[19] $ (\alu_MIPS|Add0~59_combout  $ (!\alu_MIPS|Add0~58 )))) # (GND)
// \alu_MIPS|Add0~61  = CARRY((output_register_A[19] & ((\alu_MIPS|Add0~59_combout ) # (!\alu_MIPS|Add0~58 ))) # (!output_register_A[19] & (\alu_MIPS|Add0~59_combout  & !\alu_MIPS|Add0~58 )))

	.dataa(output_register_A[19]),
	.datab(\alu_MIPS|Add0~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~58 ),
	.combout(\alu_MIPS|Add0~60_combout ),
	.cout(\alu_MIPS|Add0~61 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~60 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N4
cycloneiv_lcell_comb \output_mult[19] (
// Equation(s):
// output_mult[19] = LCELL(\multiplicador_MIPS|ACC0|Saidas [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[19]),
	.cout());
// synopsys translate_off
defparam \output_mult[19] .lut_mask = 16'hF0F0;
defparam \output_mult[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N0
cycloneiv_lcell_comb \mux_Execute_2|X[19]~48 (
// Equation(s):
// \mux_Execute_2|X[19]~48_combout  = (\register_D_1|out[8]~0_combout  & (((\register_D_1|out[8]~1_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & (\alu_MIPS|Add0~60_combout )) # (!\register_D_1|out[8]~1_combout  & 
// ((output_mult[19])))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\alu_MIPS|Add0~60_combout ),
	.datac(output_mult[19]),
	.datad(\register_D_1|out[8]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[19]~48 .lut_mask = 16'hEE50;
defparam \mux_Execute_2|X[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N10
cycloneiv_lcell_comb \mux_Execute_2|X[19]~49 (
// Equation(s):
// \mux_Execute_2|X[19]~49_combout  = (output_register_A[19] & ((\mux_Execute_2|X[19]~48_combout ) # ((\mux_Execute_1|X[19]~9_combout  & \register_D_1|out[8]~0_combout )))) # (!output_register_A[19] & (\mux_Execute_2|X[19]~48_combout  & 
// ((\mux_Execute_1|X[19]~9_combout ) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(output_register_A[19]),
	.datab(\mux_Execute_1|X[19]~9_combout ),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\mux_Execute_2|X[19]~48_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[19]~49 .lut_mask = 16'hEF80;
defparam \mux_Execute_2|X[19]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y61_N11
dffeas \register_D_1|out[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[19]~49_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[19] .is_wysiwyg = "true";
defparam \register_D_1|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y57_N16
cycloneiv_lcell_comb \output_register_D_1[19] (
// Equation(s):
// output_register_D_1[19] = LCELL(\register_D_1|out [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[19]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[19] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y57_N17
dffeas \register_D_2|out[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[19]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[19] .is_wysiwyg = "true";
defparam \register_D_2|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N12
cycloneiv_lcell_comb \output_mult[20] (
// Equation(s):
// output_mult[20] = LCELL(\multiplicador_MIPS|ACC0|Saidas [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [20]),
	.cin(gnd),
	.combout(output_mult[20]),
	.cout());
// synopsys translate_off
defparam \output_mult[20] .lut_mask = 16'hFF00;
defparam \output_mult[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N30
cycloneiv_lcell_comb \alu_MIPS|Add0~62 (
// Equation(s):
// \alu_MIPS|Add0~62_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[20])))))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_ctrl_1[10]),
	.datac(output_register_B_1[20]),
	.datad(output_register_ctrl_1[8]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~62 .lut_mask = 16'h47B8;
defparam \alu_MIPS|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y67_N11
dffeas \registerfile_MIPS|register[30][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y62_N19
dffeas \registerfile_MIPS|register[22][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N19
dffeas \registerfile_MIPS|register[18][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N21
dffeas \registerfile_MIPS|register[26][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~0 (
// Equation(s):
// \registerfile_MIPS|Mux11~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][20]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][20]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][20]~q ),
	.datad(\registerfile_MIPS|register[26][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~1 (
// Equation(s):
// \registerfile_MIPS|Mux11~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux11~0_combout  & (\registerfile_MIPS|register[30][20]~q )) # (!\registerfile_MIPS|Mux11~0_combout  & ((\registerfile_MIPS|register[22][20]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux11~0_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[30][20]~q ),
	.datac(\registerfile_MIPS|register[22][20]~q ),
	.datad(\registerfile_MIPS|Mux11~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N15
dffeas \registerfile_MIPS|register[20][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y65_N1
dffeas \registerfile_MIPS|register[28][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N3
dffeas \registerfile_MIPS|register[16][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N25
dffeas \registerfile_MIPS|register[24][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~4 (
// Equation(s):
// \registerfile_MIPS|Mux11~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][20]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][20]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][20]~q ),
	.datad(\registerfile_MIPS|register[24][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~5 (
// Equation(s):
// \registerfile_MIPS|Mux11~5_combout  = (instruction[23] & ((\registerfile_MIPS|Mux11~4_combout  & ((\registerfile_MIPS|register[28][20]~q ))) # (!\registerfile_MIPS|Mux11~4_combout  & (\registerfile_MIPS|register[20][20]~q )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux11~4_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[20][20]~q ),
	.datac(\registerfile_MIPS|register[28][20]~q ),
	.datad(\registerfile_MIPS|Mux11~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~5 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y66_N11
dffeas \registerfile_MIPS|register[21][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N21
dffeas \registerfile_MIPS|register[17][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~2 (
// Equation(s):
// \registerfile_MIPS|Mux11~2_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[21][20]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[17][20]~q )))))

	.dataa(\registerfile_MIPS|register[21][20]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][20]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~2 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y66_N5
dffeas \registerfile_MIPS|register[25][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y66_N31
dffeas \registerfile_MIPS|register[29][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~3 (
// Equation(s):
// \registerfile_MIPS|Mux11~3_combout  = (\registerfile_MIPS|Mux11~2_combout  & (((\registerfile_MIPS|register[29][20]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux11~2_combout  & (\registerfile_MIPS|register[25][20]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux11~2_combout ),
	.datab(\registerfile_MIPS|register[25][20]~q ),
	.datac(\registerfile_MIPS|register[29][20]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~6 (
// Equation(s):
// \registerfile_MIPS|Mux11~6_combout  = (instruction[21] & (((\registerfile_MIPS|Mux11~3_combout ) # (instruction[22])))) # (!instruction[21] & (\registerfile_MIPS|Mux11~5_combout  & ((!instruction[22]))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux11~5_combout ),
	.datac(\registerfile_MIPS|Mux11~3_combout ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~6 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N9
dffeas \registerfile_MIPS|register[27][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N29
dffeas \registerfile_MIPS|register[31][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N5
dffeas \registerfile_MIPS|register[19][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N11
dffeas \registerfile_MIPS|register[23][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~7 (
// Equation(s):
// \registerfile_MIPS|Mux11~7_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[23][20]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[19][20]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][20]~q ),
	.datad(\registerfile_MIPS|register[23][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~8 (
// Equation(s):
// \registerfile_MIPS|Mux11~8_combout  = (instruction[24] & ((\registerfile_MIPS|Mux11~7_combout  & ((\registerfile_MIPS|register[31][20]~q ))) # (!\registerfile_MIPS|Mux11~7_combout  & (\registerfile_MIPS|register[27][20]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux11~7_combout ))))

	.dataa(\registerfile_MIPS|register[27][20]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[31][20]~q ),
	.datad(\registerfile_MIPS|Mux11~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~8 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~9 (
// Equation(s):
// \registerfile_MIPS|Mux11~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux11~6_combout  & ((\registerfile_MIPS|Mux11~8_combout ))) # (!\registerfile_MIPS|Mux11~6_combout  & (\registerfile_MIPS|Mux11~1_combout )))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux11~6_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux11~1_combout ),
	.datac(\registerfile_MIPS|Mux11~6_combout ),
	.datad(\registerfile_MIPS|Mux11~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~9 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y68_N19
dffeas \registerfile_MIPS|register[4][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N25
dffeas \registerfile_MIPS|register[6][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~12 (
// Equation(s):
// \registerfile_MIPS|Mux11~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][20]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][20]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][20]~q ),
	.datad(\registerfile_MIPS|register[6][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y68_N5
dffeas \registerfile_MIPS|register[5][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y68_N7
dffeas \registerfile_MIPS|register[7][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~13 (
// Equation(s):
// \registerfile_MIPS|Mux11~13_combout  = (\registerfile_MIPS|Mux11~12_combout  & (((\registerfile_MIPS|register[7][20]~q ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux11~12_combout  & (\registerfile_MIPS|register[5][20]~q  & ((instruction[21]))))

	.dataa(\registerfile_MIPS|Mux11~12_combout ),
	.datab(\registerfile_MIPS|register[5][20]~q ),
	.datac(\registerfile_MIPS|register[7][20]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~13 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N23
dffeas \registerfile_MIPS|register[2][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y69_N23
dffeas \registerfile_MIPS|register[3][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N29
dffeas \registerfile_MIPS|register[0][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N3
dffeas \registerfile_MIPS|register[1][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~14 (
// Equation(s):
// \registerfile_MIPS|Mux11~14_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[1][20]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[0][20]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[0][20]~q ),
	.datad(\registerfile_MIPS|register[1][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~15 (
// Equation(s):
// \registerfile_MIPS|Mux11~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux11~14_combout  & ((\registerfile_MIPS|register[3][20]~q ))) # (!\registerfile_MIPS|Mux11~14_combout  & (\registerfile_MIPS|register[2][20]~q )))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux11~14_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[2][20]~q ),
	.datac(\registerfile_MIPS|register[3][20]~q ),
	.datad(\registerfile_MIPS|Mux11~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~15 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~16 (
// Equation(s):
// \registerfile_MIPS|Mux11~16_combout  = (instruction[23] & ((\registerfile_MIPS|Mux11~13_combout ) # ((instruction[24])))) # (!instruction[23] & (((!instruction[24] & \registerfile_MIPS|Mux11~15_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux11~13_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux11~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~16 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y66_N23
dffeas \registerfile_MIPS|register[12][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y66_N23
dffeas \registerfile_MIPS|register[14][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~17 (
// Equation(s):
// \registerfile_MIPS|Mux11~17_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[14][20]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[12][20]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][20]~q ),
	.datad(\registerfile_MIPS|register[14][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~17 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y63_N15
dffeas \registerfile_MIPS|register[15][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~18 (
// Equation(s):
// \registerfile_MIPS|Mux11~18_combout  = (\registerfile_MIPS|Mux11~17_combout  & (((\registerfile_MIPS|register[15][20]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux11~17_combout  & (instruction[21] & (\registerfile_MIPS|register[13][20]~q )))

	.dataa(\registerfile_MIPS|Mux11~17_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[13][20]~q ),
	.datad(\registerfile_MIPS|register[15][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~18 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y68_N15
dffeas \registerfile_MIPS|register[8][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y68_N19
dffeas \registerfile_MIPS|register[9][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~10 (
// Equation(s):
// \registerfile_MIPS|Mux11~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[9][20]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[8][20]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][20]~q ),
	.datad(\registerfile_MIPS|register[9][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N9
dffeas \registerfile_MIPS|register[10][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y68_N21
dffeas \registerfile_MIPS|register[11][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~11 (
// Equation(s):
// \registerfile_MIPS|Mux11~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux11~10_combout  & ((\registerfile_MIPS|register[11][20]~q ))) # (!\registerfile_MIPS|Mux11~10_combout  & (\registerfile_MIPS|register[10][20]~q )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux11~10_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux11~10_combout ),
	.datac(\registerfile_MIPS|register[10][20]~q ),
	.datad(\registerfile_MIPS|register[11][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~11 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~19 (
// Equation(s):
// \registerfile_MIPS|Mux11~19_combout  = (\registerfile_MIPS|Mux11~16_combout  & ((\registerfile_MIPS|Mux11~18_combout ) # ((!instruction[24])))) # (!\registerfile_MIPS|Mux11~16_combout  & (((instruction[24] & \registerfile_MIPS|Mux11~11_combout ))))

	.dataa(\registerfile_MIPS|Mux11~16_combout ),
	.datab(\registerfile_MIPS|Mux11~18_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux11~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~19 .lut_mask = 16'hDA8A;
defparam \registerfile_MIPS|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux11~20 (
// Equation(s):
// \registerfile_MIPS|Mux11~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux11~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux11~19_combout )))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux11~9_combout ),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux11~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux11~20 .lut_mask = 16'hCFC0;
defparam \registerfile_MIPS|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N13
dffeas \register_A|out[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux11~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[20] .is_wysiwyg = "true";
defparam \register_A|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N14
cycloneiv_lcell_comb \output_register_A[20] (
// Equation(s):
// output_register_A[20] = LCELL(\register_A|out [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [20]),
	.cin(gnd),
	.combout(output_register_A[20]),
	.cout());
// synopsys translate_off
defparam \output_register_A[20] .lut_mask = 16'hFF00;
defparam \output_register_A[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N26
cycloneiv_lcell_comb \alu_MIPS|Add0~63 (
// Equation(s):
// \alu_MIPS|Add0~63_combout  = (\alu_MIPS|Add0~62_combout  & ((output_register_A[20] & (\alu_MIPS|Add0~61  & VCC)) # (!output_register_A[20] & (!\alu_MIPS|Add0~61 )))) # (!\alu_MIPS|Add0~62_combout  & ((output_register_A[20] & (!\alu_MIPS|Add0~61 )) # 
// (!output_register_A[20] & ((\alu_MIPS|Add0~61 ) # (GND)))))
// \alu_MIPS|Add0~64  = CARRY((\alu_MIPS|Add0~62_combout  & (!output_register_A[20] & !\alu_MIPS|Add0~61 )) # (!\alu_MIPS|Add0~62_combout  & ((!\alu_MIPS|Add0~61 ) # (!output_register_A[20]))))

	.dataa(\alu_MIPS|Add0~62_combout ),
	.datab(output_register_A[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~61 ),
	.combout(\alu_MIPS|Add0~63_combout ),
	.cout(\alu_MIPS|Add0~64 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~63 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N30
cycloneiv_lcell_comb \mux_Execute_2|X[20]~50 (
// Equation(s):
// \mux_Execute_2|X[20]~50_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[20])))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_B_1[20]),
	.datac(gnd),
	.datad(output_register_ctrl_1[10]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[20]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[20]~50 .lut_mask = 16'hAACC;
defparam \mux_Execute_2|X[20]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N22
cycloneiv_lcell_comb \mux_Execute_2|X[20]~51 (
// Equation(s):
// \mux_Execute_2|X[20]~51_combout  = (\register_D_1|out[8]~0_combout  & ((output_register_A[20] & ((\register_D_1|out[8]~1_combout ) # (\mux_Execute_2|X[20]~50_combout ))) # (!output_register_A[20] & (\register_D_1|out[8]~1_combout  & 
// \mux_Execute_2|X[20]~50_combout )))) # (!\register_D_1|out[8]~0_combout  & (((!\register_D_1|out[8]~1_combout ))))

	.dataa(output_register_A[20]),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(\mux_Execute_2|X[20]~50_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[20]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[20]~51 .lut_mask = 16'hCB83;
defparam \mux_Execute_2|X[20]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N4
cycloneiv_lcell_comb \mux_Execute_2|X[20]~52 (
// Equation(s):
// \mux_Execute_2|X[20]~52_combout  = (\register_D_1|out[8]~0_combout  & (((\mux_Execute_2|X[20]~51_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[20]~51_combout  & (output_mult[20])) # (!\mux_Execute_2|X[20]~51_combout  & 
// ((\alu_MIPS|Add0~63_combout )))))

	.dataa(output_mult[20]),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\alu_MIPS|Add0~63_combout ),
	.datad(\mux_Execute_2|X[20]~51_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[20]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[20]~52 .lut_mask = 16'hEE30;
defparam \mux_Execute_2|X[20]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y63_N5
dffeas \register_D_1|out[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[20]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[20] .is_wysiwyg = "true";
defparam \register_D_1|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N20
cycloneiv_lcell_comb \output_register_D_1[20] (
// Equation(s):
// output_register_D_1[20] = LCELL(\register_D_1|out [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[20]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[20] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y63_N21
dffeas \register_D_2|out[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[20]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[20] .is_wysiwyg = "true";
defparam \register_D_2|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N6
cycloneiv_lcell_comb \mux_Execute_1|X[21]~10 (
// Equation(s):
// \mux_Execute_1|X[21]~10_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[21])))

	.dataa(\register_IMM|out [31]),
	.datab(gnd),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[21]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[21]~10 .lut_mask = 16'hAFA0;
defparam \mux_Execute_1|X[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N22
cycloneiv_lcell_comb \output_mult[21] (
// Equation(s):
// output_mult[21] = LCELL(\multiplicador_MIPS|ACC0|Saidas [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[21]),
	.cout());
// synopsys translate_off
defparam \output_mult[21] .lut_mask = 16'hF0F0;
defparam \output_mult[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N8
cycloneiv_lcell_comb \alu_MIPS|Add0~65 (
// Equation(s):
// \alu_MIPS|Add0~65_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[21])))))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_ctrl_1[10]),
	.datac(output_register_ctrl_1[8]),
	.datad(output_register_B_1[21]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~65 .lut_mask = 16'h4B78;
defparam \alu_MIPS|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N1
dffeas \registerfile_MIPS|register[29][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N31
dffeas \registerfile_MIPS|register[21][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N23
dffeas \registerfile_MIPS|register[25][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y67_N7
dffeas \registerfile_MIPS|register[17][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~0 (
// Equation(s):
// \registerfile_MIPS|Mux10~0_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|register[25][21]~q )) # (!instruction[24] & ((\registerfile_MIPS|register[17][21]~q )))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[25][21]~q ),
	.datac(\registerfile_MIPS|register[17][21]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~0 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~1 (
// Equation(s):
// \registerfile_MIPS|Mux10~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux10~0_combout  & (\registerfile_MIPS|register[29][21]~q )) # (!\registerfile_MIPS|Mux10~0_combout  & ((\registerfile_MIPS|register[21][21]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux10~0_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[29][21]~q ),
	.datac(\registerfile_MIPS|register[21][21]~q ),
	.datad(\registerfile_MIPS|Mux10~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y60_N9
dffeas \registerfile_MIPS|register[19][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N7
dffeas \registerfile_MIPS|register[27][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~7 (
// Equation(s):
// \registerfile_MIPS|Mux10~7_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[27][21]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[19][21]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][21]~q ),
	.datad(\registerfile_MIPS|register[27][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y63_N25
dffeas \registerfile_MIPS|register[31][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N9
dffeas \registerfile_MIPS|register[23][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~8 (
// Equation(s):
// \registerfile_MIPS|Mux10~8_combout  = (instruction[23] & ((\registerfile_MIPS|Mux10~7_combout  & (\registerfile_MIPS|register[31][21]~q )) # (!\registerfile_MIPS|Mux10~7_combout  & ((\registerfile_MIPS|register[23][21]~q ))))) # (!instruction[23] & 
// (\registerfile_MIPS|Mux10~7_combout ))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux10~7_combout ),
	.datac(\registerfile_MIPS|register[31][21]~q ),
	.datad(\registerfile_MIPS|register[23][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~8 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y65_N23
dffeas \registerfile_MIPS|register[20][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y65_N17
dffeas \registerfile_MIPS|register[16][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~4 (
// Equation(s):
// \registerfile_MIPS|Mux10~4_combout  = (instruction[23] & ((\registerfile_MIPS|register[20][21]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[16][21]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[20][21]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][21]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~4 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N13
dffeas \registerfile_MIPS|register[28][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N19
dffeas \registerfile_MIPS|register[24][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~5 (
// Equation(s):
// \registerfile_MIPS|Mux10~5_combout  = (\registerfile_MIPS|Mux10~4_combout  & (((\registerfile_MIPS|register[28][21]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux10~4_combout  & (instruction[24] & ((\registerfile_MIPS|register[24][21]~q ))))

	.dataa(\registerfile_MIPS|Mux10~4_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][21]~q ),
	.datad(\registerfile_MIPS|register[24][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N13
dffeas \registerfile_MIPS|register[22][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N31
dffeas \registerfile_MIPS|register[18][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~2 (
// Equation(s):
// \registerfile_MIPS|Mux10~2_combout  = (instruction[23] & ((\registerfile_MIPS|register[22][21]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[18][21]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[22][21]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][21]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~2 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N15
dffeas \registerfile_MIPS|register[30][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N13
dffeas \registerfile_MIPS|register[26][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~3 (
// Equation(s):
// \registerfile_MIPS|Mux10~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux10~2_combout  & (\registerfile_MIPS|register[30][21]~q )) # (!\registerfile_MIPS|Mux10~2_combout  & ((\registerfile_MIPS|register[26][21]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux10~2_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux10~2_combout ),
	.datac(\registerfile_MIPS|register[30][21]~q ),
	.datad(\registerfile_MIPS|register[26][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~6 (
// Equation(s):
// \registerfile_MIPS|Mux10~6_combout  = (instruction[22] & (((instruction[21]) # (\registerfile_MIPS|Mux10~3_combout )))) # (!instruction[22] & (\registerfile_MIPS|Mux10~5_combout  & (!instruction[21])))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux10~5_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux10~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~6 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~9 (
// Equation(s):
// \registerfile_MIPS|Mux10~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux10~6_combout  & ((\registerfile_MIPS|Mux10~8_combout ))) # (!\registerfile_MIPS|Mux10~6_combout  & (\registerfile_MIPS|Mux10~1_combout )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux10~6_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux10~1_combout ),
	.datac(\registerfile_MIPS|Mux10~8_combout ),
	.datad(\registerfile_MIPS|Mux10~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~9 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y64_N5
dffeas \registerfile_MIPS|register[13][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N7
dffeas \registerfile_MIPS|register[12][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~17 (
// Equation(s):
// \registerfile_MIPS|Mux10~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][21]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][21]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][21]~q ),
	.datac(\registerfile_MIPS|register[12][21]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y64_N27
dffeas \registerfile_MIPS|register[15][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~18 (
// Equation(s):
// \registerfile_MIPS|Mux10~18_combout  = (instruction[22] & ((\registerfile_MIPS|Mux10~17_combout  & ((\registerfile_MIPS|register[15][21]~q ))) # (!\registerfile_MIPS|Mux10~17_combout  & (\registerfile_MIPS|register[14][21]~q )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux10~17_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux10~17_combout ),
	.datac(\registerfile_MIPS|register[14][21]~q ),
	.datad(\registerfile_MIPS|register[15][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~18 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y65_N19
dffeas \registerfile_MIPS|register[4][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y66_N1
dffeas \registerfile_MIPS|register[5][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~10 (
// Equation(s):
// \registerfile_MIPS|Mux10~10_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[5][21]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[4][21]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][21]~q ),
	.datad(\registerfile_MIPS|register[5][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~10 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y65_N9
dffeas \registerfile_MIPS|register[6][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y62_N3
dffeas \registerfile_MIPS|register[7][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~11 (
// Equation(s):
// \registerfile_MIPS|Mux10~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux10~10_combout  & ((\registerfile_MIPS|register[7][21]~q ))) # (!\registerfile_MIPS|Mux10~10_combout  & (\registerfile_MIPS|register[6][21]~q )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux10~10_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux10~10_combout ),
	.datac(\registerfile_MIPS|register[6][21]~q ),
	.datad(\registerfile_MIPS|register[7][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~11 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N7
dffeas \registerfile_MIPS|register[8][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N29
dffeas \registerfile_MIPS|register[10][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~12 (
// Equation(s):
// \registerfile_MIPS|Mux10~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[10][21]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[8][21]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][21]~q ),
	.datad(\registerfile_MIPS|register[10][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N11
dffeas \registerfile_MIPS|register[11][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y70_N1
dffeas \registerfile_MIPS|register[9][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~13 (
// Equation(s):
// \registerfile_MIPS|Mux10~13_combout  = (\registerfile_MIPS|Mux10~12_combout  & (((\registerfile_MIPS|register[11][21]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux10~12_combout  & (instruction[21] & ((\registerfile_MIPS|register[9][21]~q ))))

	.dataa(\registerfile_MIPS|Mux10~12_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[11][21]~q ),
	.datad(\registerfile_MIPS|register[9][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~13 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y63_N21
dffeas \registerfile_MIPS|register[1][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y63_N23
dffeas \registerfile_MIPS|register[3][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N3
dffeas \registerfile_MIPS|register[0][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N1
dffeas \registerfile_MIPS|register[2][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~14 (
// Equation(s):
// \registerfile_MIPS|Mux10~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][21]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][21]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][21]~q ),
	.datad(\registerfile_MIPS|register[2][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~15 (
// Equation(s):
// \registerfile_MIPS|Mux10~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux10~14_combout  & ((\registerfile_MIPS|register[3][21]~q ))) # (!\registerfile_MIPS|Mux10~14_combout  & (\registerfile_MIPS|register[1][21]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux10~14_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[1][21]~q ),
	.datac(\registerfile_MIPS|register[3][21]~q ),
	.datad(\registerfile_MIPS|Mux10~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~15 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~16 (
// Equation(s):
// \registerfile_MIPS|Mux10~16_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|Mux10~13_combout )) # (!instruction[24] & ((\registerfile_MIPS|Mux10~15_combout )))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux10~13_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux10~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~16 .lut_mask = 16'hE5E0;
defparam \registerfile_MIPS|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~19 (
// Equation(s):
// \registerfile_MIPS|Mux10~19_combout  = (instruction[23] & ((\registerfile_MIPS|Mux10~16_combout  & (\registerfile_MIPS|Mux10~18_combout )) # (!\registerfile_MIPS|Mux10~16_combout  & ((\registerfile_MIPS|Mux10~11_combout ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux10~16_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux10~18_combout ),
	.datac(\registerfile_MIPS|Mux10~11_combout ),
	.datad(\registerfile_MIPS|Mux10~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~19 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y62_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux10~20 (
// Equation(s):
// \registerfile_MIPS|Mux10~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux10~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux10~19_combout )))

	.dataa(\registerfile_MIPS|Mux10~9_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux10~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux10~20 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y62_N23
dffeas \register_A|out[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux10~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[21] .is_wysiwyg = "true";
defparam \register_A|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N12
cycloneiv_lcell_comb \output_register_A[21] (
// Equation(s):
// output_register_A[21] = LCELL(\register_A|out [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [21]),
	.cin(gnd),
	.combout(output_register_A[21]),
	.cout());
// synopsys translate_off
defparam \output_register_A[21] .lut_mask = 16'hFF00;
defparam \output_register_A[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N28
cycloneiv_lcell_comb \alu_MIPS|Add0~66 (
// Equation(s):
// \alu_MIPS|Add0~66_combout  = ((\alu_MIPS|Add0~65_combout  $ (output_register_A[21] $ (!\alu_MIPS|Add0~64 )))) # (GND)
// \alu_MIPS|Add0~67  = CARRY((\alu_MIPS|Add0~65_combout  & ((output_register_A[21]) # (!\alu_MIPS|Add0~64 ))) # (!\alu_MIPS|Add0~65_combout  & (output_register_A[21] & !\alu_MIPS|Add0~64 )))

	.dataa(\alu_MIPS|Add0~65_combout ),
	.datab(output_register_A[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~64 ),
	.combout(\alu_MIPS|Add0~66_combout ),
	.cout(\alu_MIPS|Add0~67 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~66 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N26
cycloneiv_lcell_comb \mux_Execute_2|X[21]~53 (
// Equation(s):
// \mux_Execute_2|X[21]~53_combout  = (\register_D_1|out[8]~0_combout  & (((\register_D_1|out[8]~1_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & ((\alu_MIPS|Add0~66_combout ))) # (!\register_D_1|out[8]~1_combout  & 
// (output_mult[21]))))

	.dataa(output_mult[21]),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\alu_MIPS|Add0~66_combout ),
	.datad(\register_D_1|out[8]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[21]~53 .lut_mask = 16'hFC22;
defparam \mux_Execute_2|X[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N20
cycloneiv_lcell_comb \mux_Execute_2|X[21]~54 (
// Equation(s):
// \mux_Execute_2|X[21]~54_combout  = (\mux_Execute_1|X[21]~10_combout  & ((\mux_Execute_2|X[21]~53_combout ) # ((\register_D_1|out[8]~0_combout  & output_register_A[21])))) # (!\mux_Execute_1|X[21]~10_combout  & (\mux_Execute_2|X[21]~53_combout  & 
// ((output_register_A[21]) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(\mux_Execute_1|X[21]~10_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(\mux_Execute_2|X[21]~53_combout ),
	.datad(output_register_A[21]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[21]~54 .lut_mask = 16'hF8B0;
defparam \mux_Execute_2|X[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y62_N21
dffeas \register_D_1|out[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[21]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[21] .is_wysiwyg = "true";
defparam \register_D_1|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N10
cycloneiv_lcell_comb \output_register_D_1[21] (
// Equation(s):
// output_register_D_1[21] = LCELL(\register_D_1|out [21])

	.dataa(gnd),
	.datab(\register_D_1|out [21]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[21]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[21] .lut_mask = 16'hCCCC;
defparam \output_register_D_1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y62_N11
dffeas \register_D_2|out[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[21]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[21] .is_wysiwyg = "true";
defparam \register_D_2|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N28
cycloneiv_lcell_comb \output_mult[24] (
// Equation(s):
// output_mult[24] = LCELL(\multiplicador_MIPS|ACC0|Saidas [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [24]),
	.cin(gnd),
	.combout(output_mult[24]),
	.cout());
// synopsys translate_off
defparam \output_mult[24] .lut_mask = 16'hFF00;
defparam \output_mult[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N25
dffeas \registerfile_MIPS|register[27][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N11
dffeas \registerfile_MIPS|register[19][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N3
dffeas \registerfile_MIPS|register[23][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~7 (
// Equation(s):
// \registerfile_MIPS|Mux7~7_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[23][24]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[19][24]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][24]~q ),
	.datad(\registerfile_MIPS|register[23][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N7
dffeas \registerfile_MIPS|register[31][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~8 (
// Equation(s):
// \registerfile_MIPS|Mux7~8_combout  = (\registerfile_MIPS|Mux7~7_combout  & (((\registerfile_MIPS|register[31][24]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux7~7_combout  & (\registerfile_MIPS|register[27][24]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|register[27][24]~q ),
	.datab(\registerfile_MIPS|Mux7~7_combout ),
	.datac(\registerfile_MIPS|register[31][24]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~8 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y67_N17
dffeas \registerfile_MIPS|register[30][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y67_N3
dffeas \registerfile_MIPS|register[18][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N11
dffeas \registerfile_MIPS|register[26][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~0 (
// Equation(s):
// \registerfile_MIPS|Mux7~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][24]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][24]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][24]~q ),
	.datad(\registerfile_MIPS|register[26][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~1 (
// Equation(s):
// \registerfile_MIPS|Mux7~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux7~0_combout  & (\registerfile_MIPS|register[30][24]~q )) # (!\registerfile_MIPS|Mux7~0_combout  & ((\registerfile_MIPS|register[22][24]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux7~0_combout ))))

	.dataa(\registerfile_MIPS|register[30][24]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[22][24]~q ),
	.datad(\registerfile_MIPS|Mux7~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~1 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N31
dffeas \registerfile_MIPS|register[20][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N9
dffeas \registerfile_MIPS|register[24][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N19
dffeas \registerfile_MIPS|register[16][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~4 (
// Equation(s):
// \registerfile_MIPS|Mux7~4_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|register[24][24]~q )) # (!instruction[24] & ((\registerfile_MIPS|register[16][24]~q )))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[24][24]~q ),
	.datac(\registerfile_MIPS|register[16][24]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~4 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N25
dffeas \registerfile_MIPS|register[28][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~5 (
// Equation(s):
// \registerfile_MIPS|Mux7~5_combout  = (\registerfile_MIPS|Mux7~4_combout  & (((\registerfile_MIPS|register[28][24]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux7~4_combout  & (\registerfile_MIPS|register[20][24]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|register[20][24]~q ),
	.datab(\registerfile_MIPS|Mux7~4_combout ),
	.datac(\registerfile_MIPS|register[28][24]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y68_N25
dffeas \registerfile_MIPS|register[25][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y68_N13
dffeas \registerfile_MIPS|register[29][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y67_N25
dffeas \registerfile_MIPS|register[17][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y68_N3
dffeas \registerfile_MIPS|register[21][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~2 (
// Equation(s):
// \registerfile_MIPS|Mux7~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][24]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][24]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][24]~q ),
	.datad(\registerfile_MIPS|register[21][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~3 (
// Equation(s):
// \registerfile_MIPS|Mux7~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux7~2_combout  & ((\registerfile_MIPS|register[29][24]~q ))) # (!\registerfile_MIPS|Mux7~2_combout  & (\registerfile_MIPS|register[25][24]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux7~2_combout ))))

	.dataa(\registerfile_MIPS|register[25][24]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[29][24]~q ),
	.datad(\registerfile_MIPS|Mux7~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~3 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~6 (
// Equation(s):
// \registerfile_MIPS|Mux7~6_combout  = (instruction[21] & (((instruction[22]) # (\registerfile_MIPS|Mux7~3_combout )))) # (!instruction[21] & (\registerfile_MIPS|Mux7~5_combout  & (!instruction[22])))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux7~5_combout ),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux7~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~6 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~9 (
// Equation(s):
// \registerfile_MIPS|Mux7~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux7~6_combout  & (\registerfile_MIPS|Mux7~8_combout )) # (!\registerfile_MIPS|Mux7~6_combout  & ((\registerfile_MIPS|Mux7~1_combout ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux7~6_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux7~8_combout ),
	.datac(\registerfile_MIPS|Mux7~1_combout ),
	.datad(\registerfile_MIPS|Mux7~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~9 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y64_N23
dffeas \registerfile_MIPS|register[15][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y66_N15
dffeas \registerfile_MIPS|register[13][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y66_N17
dffeas \registerfile_MIPS|register[12][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y66_N7
dffeas \registerfile_MIPS|register[14][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~17 (
// Equation(s):
// \registerfile_MIPS|Mux7~17_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[14][24]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[12][24]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][24]~q ),
	.datad(\registerfile_MIPS|register[14][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~17 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~18 (
// Equation(s):
// \registerfile_MIPS|Mux7~18_combout  = (instruction[21] & ((\registerfile_MIPS|Mux7~17_combout  & (\registerfile_MIPS|register[15][24]~q )) # (!\registerfile_MIPS|Mux7~17_combout  & ((\registerfile_MIPS|register[13][24]~q ))))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux7~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][24]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[13][24]~q ),
	.datad(\registerfile_MIPS|Mux7~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~18 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y68_N3
dffeas \registerfile_MIPS|register[4][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N17
dffeas \registerfile_MIPS|register[6][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~12 (
// Equation(s):
// \registerfile_MIPS|Mux7~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][24]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][24]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][24]~q ),
	.datad(\registerfile_MIPS|register[6][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N9
dffeas \registerfile_MIPS|register[5][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y68_N19
dffeas \registerfile_MIPS|register[7][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~13 (
// Equation(s):
// \registerfile_MIPS|Mux7~13_combout  = (\registerfile_MIPS|Mux7~12_combout  & (((\registerfile_MIPS|register[7][24]~q ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux7~12_combout  & (\registerfile_MIPS|register[5][24]~q  & ((instruction[21]))))

	.dataa(\registerfile_MIPS|Mux7~12_combout ),
	.datab(\registerfile_MIPS|register[5][24]~q ),
	.datac(\registerfile_MIPS|register[7][24]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~13 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N5
dffeas \registerfile_MIPS|register[0][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N27
dffeas \registerfile_MIPS|register[1][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~14 (
// Equation(s):
// \registerfile_MIPS|Mux7~14_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[1][24]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[0][24]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[0][24]~q ),
	.datad(\registerfile_MIPS|register[1][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N25
dffeas \registerfile_MIPS|register[3][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N13
dffeas \registerfile_MIPS|register[2][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~15 (
// Equation(s):
// \registerfile_MIPS|Mux7~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux7~14_combout  & (\registerfile_MIPS|register[3][24]~q )) # (!\registerfile_MIPS|Mux7~14_combout  & ((\registerfile_MIPS|register[2][24]~q ))))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux7~14_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux7~14_combout ),
	.datac(\registerfile_MIPS|register[3][24]~q ),
	.datad(\registerfile_MIPS|register[2][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~16 (
// Equation(s):
// \registerfile_MIPS|Mux7~16_combout  = (instruction[23] & ((\registerfile_MIPS|Mux7~13_combout ) # ((instruction[24])))) # (!instruction[23] & (((!instruction[24] & \registerfile_MIPS|Mux7~15_combout ))))

	.dataa(\registerfile_MIPS|Mux7~13_combout ),
	.datab(instruction[23]),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux7~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~16 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y68_N27
dffeas \registerfile_MIPS|register[11][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y68_N1
dffeas \registerfile_MIPS|register[9][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N29
dffeas \registerfile_MIPS|register[8][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~10 (
// Equation(s):
// \registerfile_MIPS|Mux7~10_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[9][24]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[8][24]~q )))))

	.dataa(\registerfile_MIPS|register[9][24]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][24]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~10 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y68_N3
dffeas \registerfile_MIPS|register[10][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~11 (
// Equation(s):
// \registerfile_MIPS|Mux7~11_combout  = (\registerfile_MIPS|Mux7~10_combout  & ((\registerfile_MIPS|register[11][24]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux7~10_combout  & (((\registerfile_MIPS|register[10][24]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|register[11][24]~q ),
	.datab(\registerfile_MIPS|Mux7~10_combout ),
	.datac(\registerfile_MIPS|register[10][24]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~11 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~19 (
// Equation(s):
// \registerfile_MIPS|Mux7~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux7~16_combout  & (\registerfile_MIPS|Mux7~18_combout )) # (!\registerfile_MIPS|Mux7~16_combout  & ((\registerfile_MIPS|Mux7~11_combout ))))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux7~16_combout ))))

	.dataa(\registerfile_MIPS|Mux7~18_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|Mux7~16_combout ),
	.datad(\registerfile_MIPS|Mux7~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~19 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux7~20 (
// Equation(s):
// \registerfile_MIPS|Mux7~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux7~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux7~19_combout )))

	.dataa(gnd),
	.datab(instruction[25]),
	.datac(\registerfile_MIPS|Mux7~9_combout ),
	.datad(\registerfile_MIPS|Mux7~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux7~20 .lut_mask = 16'hF3C0;
defparam \registerfile_MIPS|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N11
dffeas \register_A|out[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux7~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[24] .is_wysiwyg = "true";
defparam \register_A|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N26
cycloneiv_lcell_comb \output_register_A[24] (
// Equation(s):
// output_register_A[24] = LCELL(\register_A|out [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [24]),
	.cin(gnd),
	.combout(output_register_A[24]),
	.cout());
// synopsys translate_off
defparam \output_register_A[24] .lut_mask = 16'hFF00;
defparam \output_register_A[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N4
cycloneiv_lcell_comb \mux_Execute_2|X[24]~60 (
// Equation(s):
// \mux_Execute_2|X[24]~60_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[24])))

	.dataa(gnd),
	.datab(\register_IMM|out [31]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[24]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[24]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[24]~60 .lut_mask = 16'hCFC0;
defparam \mux_Execute_2|X[24]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N30
cycloneiv_lcell_comb \mux_Execute_2|X[24]~61 (
// Equation(s):
// \mux_Execute_2|X[24]~61_combout  = (\register_D_1|out[8]~1_combout  & (\register_D_1|out[8]~0_combout  & ((output_register_A[24]) # (\mux_Execute_2|X[24]~60_combout )))) # (!\register_D_1|out[8]~1_combout  & (((output_register_A[24] & 
// \mux_Execute_2|X[24]~60_combout )) # (!\register_D_1|out[8]~0_combout )))

	.dataa(output_register_A[24]),
	.datab(\mux_Execute_2|X[24]~60_combout ),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[24]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[24]~61 .lut_mask = 16'hE80F;
defparam \mux_Execute_2|X[24]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N2
cycloneiv_lcell_comb \alu_MIPS|Add0~74 (
// Equation(s):
// \alu_MIPS|Add0~74_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[24])))))

	.dataa(output_register_ctrl_1[10]),
	.datab(\register_IMM|out [31]),
	.datac(output_register_ctrl_1[8]),
	.datad(output_register_B_1[24]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~74 .lut_mask = 16'h2D78;
defparam \alu_MIPS|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y65_N13
dffeas \registerfile_MIPS|register[5][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y65_N31
dffeas \registerfile_MIPS|register[4][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~10 (
// Equation(s):
// \registerfile_MIPS|Mux8~10_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[5][23]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[4][23]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[5][23]~q ),
	.datac(\registerfile_MIPS|register[4][23]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~10 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y65_N13
dffeas \registerfile_MIPS|register[6][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N23
dffeas \registerfile_MIPS|register[7][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~11 (
// Equation(s):
// \registerfile_MIPS|Mux8~11_combout  = (\registerfile_MIPS|Mux8~10_combout  & (((\registerfile_MIPS|register[7][23]~q )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux8~10_combout  & (instruction[22] & (\registerfile_MIPS|register[6][23]~q )))

	.dataa(\registerfile_MIPS|Mux8~10_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[6][23]~q ),
	.datad(\registerfile_MIPS|register[7][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~11 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N5
dffeas \registerfile_MIPS|register[9][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y70_N23
dffeas \registerfile_MIPS|register[11][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N3
dffeas \registerfile_MIPS|register[8][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N17
dffeas \registerfile_MIPS|register[10][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~12 (
// Equation(s):
// \registerfile_MIPS|Mux8~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[10][23]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[8][23]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][23]~q ),
	.datad(\registerfile_MIPS|register[10][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~13 (
// Equation(s):
// \registerfile_MIPS|Mux8~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux8~12_combout  & ((\registerfile_MIPS|register[11][23]~q ))) # (!\registerfile_MIPS|Mux8~12_combout  & (\registerfile_MIPS|register[9][23]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux8~12_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[9][23]~q ),
	.datac(\registerfile_MIPS|register[11][23]~q ),
	.datad(\registerfile_MIPS|Mux8~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~13 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y63_N5
dffeas \registerfile_MIPS|register[2][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N23
dffeas \registerfile_MIPS|register[0][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~14 (
// Equation(s):
// \registerfile_MIPS|Mux8~14_combout  = (instruction[22] & ((\registerfile_MIPS|register[2][23]~q ) # ((instruction[21])))) # (!instruction[22] & (((\registerfile_MIPS|register[0][23]~q  & !instruction[21]))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[2][23]~q ),
	.datac(\registerfile_MIPS|register[0][23]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~14 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y62_N27
dffeas \registerfile_MIPS|register[3][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y62_N17
dffeas \registerfile_MIPS|register[1][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~15 (
// Equation(s):
// \registerfile_MIPS|Mux8~15_combout  = (\registerfile_MIPS|Mux8~14_combout  & (((\registerfile_MIPS|register[3][23]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux8~14_combout  & (instruction[21] & ((\registerfile_MIPS|register[1][23]~q ))))

	.dataa(\registerfile_MIPS|Mux8~14_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[3][23]~q ),
	.datad(\registerfile_MIPS|register[1][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~15 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~16 (
// Equation(s):
// \registerfile_MIPS|Mux8~16_combout  = (instruction[24] & ((\registerfile_MIPS|Mux8~13_combout ) # ((instruction[23])))) # (!instruction[24] & (((!instruction[23] & \registerfile_MIPS|Mux8~15_combout ))))

	.dataa(\registerfile_MIPS|Mux8~13_combout ),
	.datab(instruction[24]),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux8~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~16 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y64_N11
dffeas \registerfile_MIPS|register[15][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y64_N25
dffeas \registerfile_MIPS|register[14][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N9
dffeas \registerfile_MIPS|register[13][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N19
dffeas \registerfile_MIPS|register[12][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~17 (
// Equation(s):
// \registerfile_MIPS|Mux8~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][23]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][23]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][23]~q ),
	.datac(\registerfile_MIPS|register[12][23]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~18 (
// Equation(s):
// \registerfile_MIPS|Mux8~18_combout  = (instruction[22] & ((\registerfile_MIPS|Mux8~17_combout  & (\registerfile_MIPS|register[15][23]~q )) # (!\registerfile_MIPS|Mux8~17_combout  & ((\registerfile_MIPS|register[14][23]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux8~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][23]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[14][23]~q ),
	.datad(\registerfile_MIPS|Mux8~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~18 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~19 (
// Equation(s):
// \registerfile_MIPS|Mux8~19_combout  = (\registerfile_MIPS|Mux8~16_combout  & (((\registerfile_MIPS|Mux8~18_combout ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux8~16_combout  & (\registerfile_MIPS|Mux8~11_combout  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux8~11_combout ),
	.datab(\registerfile_MIPS|Mux8~16_combout ),
	.datac(\registerfile_MIPS|Mux8~18_combout ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~19 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N3
dffeas \registerfile_MIPS|register[19][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~7 (
// Equation(s):
// \registerfile_MIPS|Mux8~7_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[27][23]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[19][23]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[19][23]~q ),
	.datad(\registerfile_MIPS|register[27][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N11
dffeas \registerfile_MIPS|register[31][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N25
dffeas \registerfile_MIPS|register[23][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~8 (
// Equation(s):
// \registerfile_MIPS|Mux8~8_combout  = (\registerfile_MIPS|Mux8~7_combout  & (((\registerfile_MIPS|register[31][23]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux8~7_combout  & (instruction[23] & ((\registerfile_MIPS|register[23][23]~q ))))

	.dataa(\registerfile_MIPS|Mux8~7_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[31][23]~q ),
	.datad(\registerfile_MIPS|register[23][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~8 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y68_N9
dffeas \registerfile_MIPS|register[29][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y68_N15
dffeas \registerfile_MIPS|register[21][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y67_N15
dffeas \registerfile_MIPS|register[17][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N11
dffeas \registerfile_MIPS|register[25][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~0 (
// Equation(s):
// \registerfile_MIPS|Mux8~0_combout  = (instruction[23] & (instruction[24])) # (!instruction[23] & ((instruction[24] & ((\registerfile_MIPS|register[25][23]~q ))) # (!instruction[24] & (\registerfile_MIPS|register[17][23]~q ))))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][23]~q ),
	.datad(\registerfile_MIPS|register[25][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~0 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~1 (
// Equation(s):
// \registerfile_MIPS|Mux8~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux8~0_combout  & (\registerfile_MIPS|register[29][23]~q )) # (!\registerfile_MIPS|Mux8~0_combout  & ((\registerfile_MIPS|register[21][23]~q ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux8~0_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[29][23]~q ),
	.datac(\registerfile_MIPS|register[21][23]~q ),
	.datad(\registerfile_MIPS|Mux8~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~1 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N23
dffeas \registerfile_MIPS|register[22][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N25
dffeas \registerfile_MIPS|register[18][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~2 (
// Equation(s):
// \registerfile_MIPS|Mux8~2_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[22][23]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[18][23]~q )))))

	.dataa(\registerfile_MIPS|register[22][23]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[18][23]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~2 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N9
dffeas \registerfile_MIPS|register[26][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N19
dffeas \registerfile_MIPS|register[30][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~3 (
// Equation(s):
// \registerfile_MIPS|Mux8~3_combout  = (\registerfile_MIPS|Mux8~2_combout  & (((\registerfile_MIPS|register[30][23]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux8~2_combout  & (\registerfile_MIPS|register[26][23]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux8~2_combout ),
	.datab(\registerfile_MIPS|register[26][23]~q ),
	.datac(\registerfile_MIPS|register[30][23]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N23
dffeas \registerfile_MIPS|register[24][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N9
dffeas \registerfile_MIPS|register[28][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y65_N29
dffeas \registerfile_MIPS|register[16][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y65_N3
dffeas \registerfile_MIPS|register[20][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~4 (
// Equation(s):
// \registerfile_MIPS|Mux8~4_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[20][23]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[16][23]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][23]~q ),
	.datad(\registerfile_MIPS|register[20][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~5 (
// Equation(s):
// \registerfile_MIPS|Mux8~5_combout  = (instruction[24] & ((\registerfile_MIPS|Mux8~4_combout  & ((\registerfile_MIPS|register[28][23]~q ))) # (!\registerfile_MIPS|Mux8~4_combout  & (\registerfile_MIPS|register[24][23]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux8~4_combout ))))

	.dataa(\registerfile_MIPS|register[24][23]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][23]~q ),
	.datad(\registerfile_MIPS|Mux8~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~6 (
// Equation(s):
// \registerfile_MIPS|Mux8~6_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|Mux8~3_combout )) # (!instruction[22] & ((\registerfile_MIPS|Mux8~5_combout )))))

	.dataa(\registerfile_MIPS|Mux8~3_combout ),
	.datab(\registerfile_MIPS|Mux8~5_combout ),
	.datac(instruction[21]),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~6 .lut_mask = 16'hFA0C;
defparam \registerfile_MIPS|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~9 (
// Equation(s):
// \registerfile_MIPS|Mux8~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux8~6_combout  & (\registerfile_MIPS|Mux8~8_combout )) # (!\registerfile_MIPS|Mux8~6_combout  & ((\registerfile_MIPS|Mux8~1_combout ))))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux8~6_combout ))))

	.dataa(\registerfile_MIPS|Mux8~8_combout ),
	.datab(\registerfile_MIPS|Mux8~1_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux8~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~9 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux8~20 (
// Equation(s):
// \registerfile_MIPS|Mux8~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux8~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux8~19_combout ))

	.dataa(gnd),
	.datab(\registerfile_MIPS|Mux8~19_combout ),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux8~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux8~20 .lut_mask = 16'hFC0C;
defparam \registerfile_MIPS|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y64_N23
dffeas \register_A|out[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux8~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[23] .is_wysiwyg = "true";
defparam \register_A|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N2
cycloneiv_lcell_comb \output_register_A[23] (
// Equation(s):
// output_register_A[23] = LCELL(\register_A|out [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_A|out [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_A[23]),
	.cout());
// synopsys translate_off
defparam \output_register_A[23] .lut_mask = 16'hF0F0;
defparam \output_register_A[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N18
cycloneiv_lcell_comb \alu_MIPS|Add0~71 (
// Equation(s):
// \alu_MIPS|Add0~71_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[23]))))

	.dataa(output_register_B_1[23]),
	.datab(\register_IMM|out [31]),
	.datac(output_register_ctrl_1[8]),
	.datad(output_register_ctrl_1[10]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~71 .lut_mask = 16'h3C5A;
defparam \alu_MIPS|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N3
dffeas \registerfile_MIPS|register[20][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y65_N29
dffeas \registerfile_MIPS|register[28][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N29
dffeas \registerfile_MIPS|register[24][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N7
dffeas \registerfile_MIPS|register[16][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~4 (
// Equation(s):
// \registerfile_MIPS|Mux9~4_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|register[24][22]~q )) # (!instruction[24] & ((\registerfile_MIPS|register[16][22]~q )))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[24][22]~q ),
	.datac(\registerfile_MIPS|register[16][22]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~4 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~5 (
// Equation(s):
// \registerfile_MIPS|Mux9~5_combout  = (instruction[23] & ((\registerfile_MIPS|Mux9~4_combout  & ((\registerfile_MIPS|register[28][22]~q ))) # (!\registerfile_MIPS|Mux9~4_combout  & (\registerfile_MIPS|register[20][22]~q )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux9~4_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[20][22]~q ),
	.datac(\registerfile_MIPS|register[28][22]~q ),
	.datad(\registerfile_MIPS|Mux9~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~5 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y66_N23
dffeas \registerfile_MIPS|register[21][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N1
dffeas \registerfile_MIPS|register[17][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~2 (
// Equation(s):
// \registerfile_MIPS|Mux9~2_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[21][22]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[17][22]~q )))))

	.dataa(\registerfile_MIPS|register[21][22]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][22]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~2 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y66_N9
dffeas \registerfile_MIPS|register[25][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y66_N27
dffeas \registerfile_MIPS|register[29][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~3 (
// Equation(s):
// \registerfile_MIPS|Mux9~3_combout  = (\registerfile_MIPS|Mux9~2_combout  & (((\registerfile_MIPS|register[29][22]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux9~2_combout  & (\registerfile_MIPS|register[25][22]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux9~2_combout ),
	.datab(\registerfile_MIPS|register[25][22]~q ),
	.datac(\registerfile_MIPS|register[29][22]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~6 (
// Equation(s):
// \registerfile_MIPS|Mux9~6_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|Mux9~3_combout ))) # (!instruction[21] & (\registerfile_MIPS|Mux9~5_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux9~5_combout ),
	.datac(\registerfile_MIPS|Mux9~3_combout ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~6 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N29
dffeas \registerfile_MIPS|register[27][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y62_N23
dffeas \registerfile_MIPS|register[31][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y59_N25
dffeas \registerfile_MIPS|register[19][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y59_N15
dffeas \registerfile_MIPS|register[23][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~7 (
// Equation(s):
// \registerfile_MIPS|Mux9~7_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[23][22]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[19][22]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][22]~q ),
	.datad(\registerfile_MIPS|register[23][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~8 (
// Equation(s):
// \registerfile_MIPS|Mux9~8_combout  = (instruction[24] & ((\registerfile_MIPS|Mux9~7_combout  & ((\registerfile_MIPS|register[31][22]~q ))) # (!\registerfile_MIPS|Mux9~7_combout  & (\registerfile_MIPS|register[27][22]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux9~7_combout ))))

	.dataa(\registerfile_MIPS|register[27][22]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[31][22]~q ),
	.datad(\registerfile_MIPS|Mux9~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~8 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y67_N7
dffeas \registerfile_MIPS|register[30][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y67_N15
dffeas \registerfile_MIPS|register[18][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y67_N21
dffeas \registerfile_MIPS|register[26][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~0 (
// Equation(s):
// \registerfile_MIPS|Mux9~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][22]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][22]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][22]~q ),
	.datad(\registerfile_MIPS|register[26][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y67_N5
dffeas \registerfile_MIPS|register[22][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~1 (
// Equation(s):
// \registerfile_MIPS|Mux9~1_combout  = (\registerfile_MIPS|Mux9~0_combout  & ((\registerfile_MIPS|register[30][22]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux9~0_combout  & (((\registerfile_MIPS|register[22][22]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|register[30][22]~q ),
	.datab(\registerfile_MIPS|Mux9~0_combout ),
	.datac(\registerfile_MIPS|register[22][22]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~1 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~9 (
// Equation(s):
// \registerfile_MIPS|Mux9~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux9~6_combout  & (\registerfile_MIPS|Mux9~8_combout )) # (!\registerfile_MIPS|Mux9~6_combout  & ((\registerfile_MIPS|Mux9~1_combout ))))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux9~6_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux9~6_combout ),
	.datac(\registerfile_MIPS|Mux9~8_combout ),
	.datad(\registerfile_MIPS|Mux9~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~9 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y66_N3
dffeas \registerfile_MIPS|register[12][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~17 (
// Equation(s):
// \registerfile_MIPS|Mux9~17_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[14][22]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[12][22]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][22]~q ),
	.datad(\registerfile_MIPS|register[14][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~17 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y66_N1
dffeas \registerfile_MIPS|register[13][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y65_N1
dffeas \registerfile_MIPS|register[15][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~18 (
// Equation(s):
// \registerfile_MIPS|Mux9~18_combout  = (instruction[21] & ((\registerfile_MIPS|Mux9~17_combout  & ((\registerfile_MIPS|register[15][22]~q ))) # (!\registerfile_MIPS|Mux9~17_combout  & (\registerfile_MIPS|register[13][22]~q )))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux9~17_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux9~17_combout ),
	.datac(\registerfile_MIPS|register[13][22]~q ),
	.datad(\registerfile_MIPS|register[15][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~18 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y68_N13
dffeas \registerfile_MIPS|register[11][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N7
dffeas \registerfile_MIPS|register[10][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y68_N15
dffeas \registerfile_MIPS|register[9][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N25
dffeas \registerfile_MIPS|register[8][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~10 (
// Equation(s):
// \registerfile_MIPS|Mux9~10_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[9][22]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[8][22]~q )))))

	.dataa(\registerfile_MIPS|register[9][22]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][22]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~10 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~11 (
// Equation(s):
// \registerfile_MIPS|Mux9~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux9~10_combout  & (\registerfile_MIPS|register[11][22]~q )) # (!\registerfile_MIPS|Mux9~10_combout  & ((\registerfile_MIPS|register[10][22]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux9~10_combout ))))

	.dataa(\registerfile_MIPS|register[11][22]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[10][22]~q ),
	.datad(\registerfile_MIPS|Mux9~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~11 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N31
dffeas \registerfile_MIPS|register[1][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N25
dffeas \registerfile_MIPS|register[0][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~14 (
// Equation(s):
// \registerfile_MIPS|Mux9~14_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[1][22]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[0][22]~q )))))

	.dataa(\registerfile_MIPS|register[1][22]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[0][22]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~14 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N31
dffeas \registerfile_MIPS|register[3][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N9
dffeas \registerfile_MIPS|register[2][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~15 (
// Equation(s):
// \registerfile_MIPS|Mux9~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux9~14_combout  & (\registerfile_MIPS|register[3][22]~q )) # (!\registerfile_MIPS|Mux9~14_combout  & ((\registerfile_MIPS|register[2][22]~q ))))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux9~14_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux9~14_combout ),
	.datac(\registerfile_MIPS|register[3][22]~q ),
	.datad(\registerfile_MIPS|register[2][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N21
dffeas \registerfile_MIPS|register[5][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N5
dffeas \registerfile_MIPS|register[6][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N31
dffeas \registerfile_MIPS|register[4][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~12 (
// Equation(s):
// \registerfile_MIPS|Mux9~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[6][22]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[4][22]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[6][22]~q ),
	.datac(\registerfile_MIPS|register[4][22]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N7
dffeas \registerfile_MIPS|register[7][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~13 (
// Equation(s):
// \registerfile_MIPS|Mux9~13_combout  = (\registerfile_MIPS|Mux9~12_combout  & (((\registerfile_MIPS|register[7][22]~q ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux9~12_combout  & (\registerfile_MIPS|register[5][22]~q  & ((instruction[21]))))

	.dataa(\registerfile_MIPS|register[5][22]~q ),
	.datab(\registerfile_MIPS|Mux9~12_combout ),
	.datac(\registerfile_MIPS|register[7][22]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~13 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~16 (
// Equation(s):
// \registerfile_MIPS|Mux9~16_combout  = (instruction[23] & (((instruction[24]) # (\registerfile_MIPS|Mux9~13_combout )))) # (!instruction[23] & (\registerfile_MIPS|Mux9~15_combout  & (!instruction[24])))

	.dataa(\registerfile_MIPS|Mux9~15_combout ),
	.datab(instruction[23]),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux9~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~16 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~19 (
// Equation(s):
// \registerfile_MIPS|Mux9~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux9~16_combout  & (\registerfile_MIPS|Mux9~18_combout )) # (!\registerfile_MIPS|Mux9~16_combout  & ((\registerfile_MIPS|Mux9~11_combout ))))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux9~16_combout ))))

	.dataa(\registerfile_MIPS|Mux9~18_combout ),
	.datab(\registerfile_MIPS|Mux9~11_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux9~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~19 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux9~20 (
// Equation(s):
// \registerfile_MIPS|Mux9~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux9~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux9~19_combout )))

	.dataa(\registerfile_MIPS|Mux9~9_combout ),
	.datab(instruction[25]),
	.datac(\registerfile_MIPS|Mux9~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux9~20 .lut_mask = 16'hB8B8;
defparam \registerfile_MIPS|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N1
dffeas \register_A|out[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux9~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[22] .is_wysiwyg = "true";
defparam \register_A|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N8
cycloneiv_lcell_comb \output_register_A[22] (
// Equation(s):
// output_register_A[22] = LCELL(\register_A|out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [22]),
	.cin(gnd),
	.combout(output_register_A[22]),
	.cout());
// synopsys translate_off
defparam \output_register_A[22] .lut_mask = 16'hFF00;
defparam \output_register_A[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~68 (
// Equation(s):
// \alu_MIPS|Add0~68_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[22]))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_B_1[22]),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [31]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~68 .lut_mask = 16'h56A6;
defparam \alu_MIPS|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y61_N30
cycloneiv_lcell_comb \alu_MIPS|Add0~69 (
// Equation(s):
// \alu_MIPS|Add0~69_combout  = (output_register_A[22] & ((\alu_MIPS|Add0~68_combout  & (\alu_MIPS|Add0~67  & VCC)) # (!\alu_MIPS|Add0~68_combout  & (!\alu_MIPS|Add0~67 )))) # (!output_register_A[22] & ((\alu_MIPS|Add0~68_combout  & (!\alu_MIPS|Add0~67 )) # 
// (!\alu_MIPS|Add0~68_combout  & ((\alu_MIPS|Add0~67 ) # (GND)))))
// \alu_MIPS|Add0~70  = CARRY((output_register_A[22] & (!\alu_MIPS|Add0~68_combout  & !\alu_MIPS|Add0~67 )) # (!output_register_A[22] & ((!\alu_MIPS|Add0~67 ) # (!\alu_MIPS|Add0~68_combout ))))

	.dataa(output_register_A[22]),
	.datab(\alu_MIPS|Add0~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~67 ),
	.combout(\alu_MIPS|Add0~69_combout ),
	.cout(\alu_MIPS|Add0~70 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~69 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N0
cycloneiv_lcell_comb \alu_MIPS|Add0~72 (
// Equation(s):
// \alu_MIPS|Add0~72_combout  = ((output_register_A[23] $ (\alu_MIPS|Add0~71_combout  $ (!\alu_MIPS|Add0~70 )))) # (GND)
// \alu_MIPS|Add0~73  = CARRY((output_register_A[23] & ((\alu_MIPS|Add0~71_combout ) # (!\alu_MIPS|Add0~70 ))) # (!output_register_A[23] & (\alu_MIPS|Add0~71_combout  & !\alu_MIPS|Add0~70 )))

	.dataa(output_register_A[23]),
	.datab(\alu_MIPS|Add0~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~70 ),
	.combout(\alu_MIPS|Add0~72_combout ),
	.cout(\alu_MIPS|Add0~73 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~72 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N2
cycloneiv_lcell_comb \alu_MIPS|Add0~75 (
// Equation(s):
// \alu_MIPS|Add0~75_combout  = (output_register_A[24] & ((\alu_MIPS|Add0~74_combout  & (\alu_MIPS|Add0~73  & VCC)) # (!\alu_MIPS|Add0~74_combout  & (!\alu_MIPS|Add0~73 )))) # (!output_register_A[24] & ((\alu_MIPS|Add0~74_combout  & (!\alu_MIPS|Add0~73 )) # 
// (!\alu_MIPS|Add0~74_combout  & ((\alu_MIPS|Add0~73 ) # (GND)))))
// \alu_MIPS|Add0~76  = CARRY((output_register_A[24] & (!\alu_MIPS|Add0~74_combout  & !\alu_MIPS|Add0~73 )) # (!output_register_A[24] & ((!\alu_MIPS|Add0~73 ) # (!\alu_MIPS|Add0~74_combout ))))

	.dataa(output_register_A[24]),
	.datab(\alu_MIPS|Add0~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~73 ),
	.combout(\alu_MIPS|Add0~75_combout ),
	.cout(\alu_MIPS|Add0~76 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~75 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N26
cycloneiv_lcell_comb \mux_Execute_2|X[24]~62 (
// Equation(s):
// \mux_Execute_2|X[24]~62_combout  = (\register_D_1|out[8]~0_combout  & (((\mux_Execute_2|X[24]~61_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[24]~61_combout  & (output_mult[24])) # (!\mux_Execute_2|X[24]~61_combout  & 
// ((\alu_MIPS|Add0~75_combout )))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(output_mult[24]),
	.datac(\mux_Execute_2|X[24]~61_combout ),
	.datad(\alu_MIPS|Add0~75_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[24]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[24]~62 .lut_mask = 16'hE5E0;
defparam \mux_Execute_2|X[24]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y60_N27
dffeas \register_D_1|out[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[24]~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[24] .is_wysiwyg = "true";
defparam \register_D_1|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y60_N16
cycloneiv_lcell_comb \output_register_D_1[24] (
// Equation(s):
// output_register_D_1[24] = LCELL(\register_D_1|out [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [24]),
	.cin(gnd),
	.combout(output_register_D_1[24]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[24] .lut_mask = 16'hFF00;
defparam \output_register_D_1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y60_N17
dffeas \register_D_2|out[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[24]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[24] .is_wysiwyg = "true";
defparam \register_D_2|out[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X94_Y65_N0
cycloneiv_ram_block \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\datamemory_MIPS|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\register_B_2|out [26],\register_B_2|out [25],\register_B_2|out [24],\register_B_2|out [23],\register_B_2|out [22],\register_B_2|out [21],\register_B_2|out [20],\register_B_2|out [19],\register_B_2|out [18]}),
	.portaaddr({output_register_D_1[9],output_register_D_1[8],output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0|altsyncram_e591:auto_generated|ALTSYNCRAM";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X92_Y64_N19
dffeas \datamemory_MIPS|MemoryRam~27 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~27 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N18
cycloneiv_lcell_comb \output_datamemory[26] (
// Equation(s):
// output_datamemory[26] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a26 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~27_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a26 ),
	.datab(gnd),
	.datac(\datamemory_MIPS|MemoryRam~27_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[26]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[26] .lut_mask = 16'hAAF0;
defparam \output_datamemory[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N30
cycloneiv_lcell_comb \mux_Execute_2|X[26]~65 (
// Equation(s):
// \mux_Execute_2|X[26]~65_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[26])))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_B_1[26]),
	.datac(output_register_ctrl_1[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_2|X[26]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[26]~65 .lut_mask = 16'hACAC;
defparam \mux_Execute_2|X[26]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y66_N31
dffeas \registerfile_MIPS|register[14][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y66_N1
dffeas \registerfile_MIPS|register[12][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~17 (
// Equation(s):
// \registerfile_MIPS|Mux5~17_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[14][26]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[12][26]~q )))))

	.dataa(\registerfile_MIPS|register[14][26]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][26]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~17 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y64_N1
dffeas \registerfile_MIPS|register[15][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~18 (
// Equation(s):
// \registerfile_MIPS|Mux5~18_combout  = (instruction[21] & ((\registerfile_MIPS|Mux5~17_combout  & ((\registerfile_MIPS|register[15][26]~q ))) # (!\registerfile_MIPS|Mux5~17_combout  & (\registerfile_MIPS|register[13][26]~q )))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux5~17_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux5~17_combout ),
	.datac(\registerfile_MIPS|register[13][26]~q ),
	.datad(\registerfile_MIPS|register[15][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~18 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y68_N31
dffeas \registerfile_MIPS|register[11][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N9
dffeas \registerfile_MIPS|register[8][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y68_N29
dffeas \registerfile_MIPS|register[9][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~10 (
// Equation(s):
// \registerfile_MIPS|Mux5~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[9][26]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[8][26]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][26]~q ),
	.datad(\registerfile_MIPS|register[9][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y68_N23
dffeas \registerfile_MIPS|register[10][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~11 (
// Equation(s):
// \registerfile_MIPS|Mux5~11_combout  = (\registerfile_MIPS|Mux5~10_combout  & ((\registerfile_MIPS|register[11][26]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux5~10_combout  & (((\registerfile_MIPS|register[10][26]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|register[11][26]~q ),
	.datab(\registerfile_MIPS|Mux5~10_combout ),
	.datac(\registerfile_MIPS|register[10][26]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~11 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N13
dffeas \registerfile_MIPS|register[5][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N23
dffeas \registerfile_MIPS|register[4][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N21
dffeas \registerfile_MIPS|register[6][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~12 (
// Equation(s):
// \registerfile_MIPS|Mux5~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][26]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][26]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][26]~q ),
	.datad(\registerfile_MIPS|register[6][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y68_N23
dffeas \registerfile_MIPS|register[7][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~13 (
// Equation(s):
// \registerfile_MIPS|Mux5~13_combout  = (\registerfile_MIPS|Mux5~12_combout  & (((\registerfile_MIPS|register[7][26]~q ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux5~12_combout  & (\registerfile_MIPS|register[5][26]~q  & ((instruction[21]))))

	.dataa(\registerfile_MIPS|register[5][26]~q ),
	.datab(\registerfile_MIPS|Mux5~12_combout ),
	.datac(\registerfile_MIPS|register[7][26]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~13 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N31
dffeas \registerfile_MIPS|register[2][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y69_N19
dffeas \registerfile_MIPS|register[3][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N23
dffeas \registerfile_MIPS|register[1][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N17
dffeas \registerfile_MIPS|register[0][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~14 (
// Equation(s):
// \registerfile_MIPS|Mux5~14_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[1][26]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[0][26]~q )))))

	.dataa(\registerfile_MIPS|register[1][26]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[0][26]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~14 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~15 (
// Equation(s):
// \registerfile_MIPS|Mux5~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux5~14_combout  & ((\registerfile_MIPS|register[3][26]~q ))) # (!\registerfile_MIPS|Mux5~14_combout  & (\registerfile_MIPS|register[2][26]~q )))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux5~14_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[2][26]~q ),
	.datac(\registerfile_MIPS|register[3][26]~q ),
	.datad(\registerfile_MIPS|Mux5~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~15 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~16 (
// Equation(s):
// \registerfile_MIPS|Mux5~16_combout  = (instruction[23] & ((\registerfile_MIPS|Mux5~13_combout ) # ((instruction[24])))) # (!instruction[23] & (((!instruction[24] & \registerfile_MIPS|Mux5~15_combout ))))

	.dataa(\registerfile_MIPS|Mux5~13_combout ),
	.datab(instruction[23]),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux5~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~16 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~19 (
// Equation(s):
// \registerfile_MIPS|Mux5~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux5~16_combout  & (\registerfile_MIPS|Mux5~18_combout )) # (!\registerfile_MIPS|Mux5~16_combout  & ((\registerfile_MIPS|Mux5~11_combout ))))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux5~16_combout ))))

	.dataa(\registerfile_MIPS|Mux5~18_combout ),
	.datab(\registerfile_MIPS|Mux5~11_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux5~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~19 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N5
dffeas \registerfile_MIPS|register[19][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N19
dffeas \registerfile_MIPS|register[23][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~7 (
// Equation(s):
// \registerfile_MIPS|Mux5~7_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[23][26]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[19][26]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][26]~q ),
	.datad(\registerfile_MIPS|register[23][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N9
dffeas \registerfile_MIPS|register[27][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N19
dffeas \registerfile_MIPS|register[31][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~8 (
// Equation(s):
// \registerfile_MIPS|Mux5~8_combout  = (\registerfile_MIPS|Mux5~7_combout  & (((\registerfile_MIPS|register[31][26]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux5~7_combout  & (\registerfile_MIPS|register[27][26]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux5~7_combout ),
	.datab(\registerfile_MIPS|register[27][26]~q ),
	.datac(\registerfile_MIPS|register[31][26]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~8 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y68_N17
dffeas \registerfile_MIPS|register[17][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y68_N19
dffeas \registerfile_MIPS|register[21][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~2 (
// Equation(s):
// \registerfile_MIPS|Mux5~2_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[21][26]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[17][26]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[17][26]~q ),
	.datad(\registerfile_MIPS|register[21][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y68_N5
dffeas \registerfile_MIPS|register[29][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y68_N23
dffeas \registerfile_MIPS|register[25][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~3 (
// Equation(s):
// \registerfile_MIPS|Mux5~3_combout  = (\registerfile_MIPS|Mux5~2_combout  & (((\registerfile_MIPS|register[29][26]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux5~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[25][26]~q ))))

	.dataa(\registerfile_MIPS|Mux5~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[29][26]~q ),
	.datad(\registerfile_MIPS|register[25][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N27
dffeas \registerfile_MIPS|register[20][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N5
dffeas \registerfile_MIPS|register[24][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N15
dffeas \registerfile_MIPS|register[16][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~4 (
// Equation(s):
// \registerfile_MIPS|Mux5~4_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|register[24][26]~q )) # (!instruction[24] & ((\registerfile_MIPS|register[16][26]~q )))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|register[24][26]~q ),
	.datac(\registerfile_MIPS|register[16][26]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~4 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N21
dffeas \registerfile_MIPS|register[28][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~5 (
// Equation(s):
// \registerfile_MIPS|Mux5~5_combout  = (\registerfile_MIPS|Mux5~4_combout  & (((\registerfile_MIPS|register[28][26]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux5~4_combout  & (\registerfile_MIPS|register[20][26]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|register[20][26]~q ),
	.datab(\registerfile_MIPS|Mux5~4_combout ),
	.datac(\registerfile_MIPS|register[28][26]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~6 (
// Equation(s):
// \registerfile_MIPS|Mux5~6_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|Mux5~3_combout )) # (!instruction[21] & ((\registerfile_MIPS|Mux5~5_combout )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux5~3_combout ),
	.datac(\registerfile_MIPS|Mux5~5_combout ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~6 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y67_N27
dffeas \registerfile_MIPS|register[26][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y67_N7
dffeas \registerfile_MIPS|register[18][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~0 (
// Equation(s):
// \registerfile_MIPS|Mux5~0_combout  = (instruction[24] & ((\registerfile_MIPS|register[26][26]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[18][26]~q  & !instruction[23]))))

	.dataa(\registerfile_MIPS|register[26][26]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[18][26]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~0 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y67_N5
dffeas \registerfile_MIPS|register[30][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y67_N29
dffeas \registerfile_MIPS|register[22][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~1 (
// Equation(s):
// \registerfile_MIPS|Mux5~1_combout  = (\registerfile_MIPS|Mux5~0_combout  & ((\registerfile_MIPS|register[30][26]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux5~0_combout  & (((\registerfile_MIPS|register[22][26]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|Mux5~0_combout ),
	.datab(\registerfile_MIPS|register[30][26]~q ),
	.datac(\registerfile_MIPS|register[22][26]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~1 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~9 (
// Equation(s):
// \registerfile_MIPS|Mux5~9_combout  = (instruction[22] & ((\registerfile_MIPS|Mux5~6_combout  & (\registerfile_MIPS|Mux5~8_combout )) # (!\registerfile_MIPS|Mux5~6_combout  & ((\registerfile_MIPS|Mux5~1_combout ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux5~6_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux5~8_combout ),
	.datac(\registerfile_MIPS|Mux5~6_combout ),
	.datad(\registerfile_MIPS|Mux5~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~9 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux5~20 (
// Equation(s):
// \registerfile_MIPS|Mux5~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux5~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux5~19_combout ))

	.dataa(gnd),
	.datab(instruction[25]),
	.datac(\registerfile_MIPS|Mux5~19_combout ),
	.datad(\registerfile_MIPS|Mux5~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux5~20 .lut_mask = 16'hFC30;
defparam \registerfile_MIPS|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N29
dffeas \register_A|out[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux5~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[26] .is_wysiwyg = "true";
defparam \register_A|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N16
cycloneiv_lcell_comb \output_register_A[26] (
// Equation(s):
// output_register_A[26] = LCELL(\register_A|out [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [26]),
	.cin(gnd),
	.combout(output_register_A[26]),
	.cout());
// synopsys translate_off
defparam \output_register_A[26] .lut_mask = 16'hFF00;
defparam \output_register_A[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N28
cycloneiv_lcell_comb \mux_Execute_2|X[26]~66 (
// Equation(s):
// \mux_Execute_2|X[26]~66_combout  = (\register_D_1|out[8]~1_combout  & (\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[26]~65_combout ) # (output_register_A[26])))) # (!\register_D_1|out[8]~1_combout  & (((\mux_Execute_2|X[26]~65_combout  & 
// output_register_A[26])) # (!\register_D_1|out[8]~0_combout )))

	.dataa(\register_D_1|out[8]~1_combout ),
	.datab(\mux_Execute_2|X[26]~65_combout ),
	.datac(output_register_A[26]),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[26]~66 .lut_mask = 16'hE855;
defparam \mux_Execute_2|X[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N20
cycloneiv_lcell_comb \alu_MIPS|Add0~80 (
// Equation(s):
// \alu_MIPS|Add0~80_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[26])))))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_B_1[26]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_ctrl_1[8]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~80 .lut_mask = 16'h53AC;
defparam \alu_MIPS|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N9
dffeas \registerfile_MIPS|register[9][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y70_N3
dffeas \registerfile_MIPS|register[11][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N23
dffeas \registerfile_MIPS|register[8][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N13
dffeas \registerfile_MIPS|register[10][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~12 (
// Equation(s):
// \registerfile_MIPS|Mux6~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[10][25]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[8][25]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][25]~q ),
	.datad(\registerfile_MIPS|register[10][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~13 (
// Equation(s):
// \registerfile_MIPS|Mux6~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux6~12_combout  & ((\registerfile_MIPS|register[11][25]~q ))) # (!\registerfile_MIPS|Mux6~12_combout  & (\registerfile_MIPS|register[9][25]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux6~12_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[9][25]~q ),
	.datac(\registerfile_MIPS|register[11][25]~q ),
	.datad(\registerfile_MIPS|Mux6~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~13 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y62_N21
dffeas \registerfile_MIPS|register[1][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y62_N15
dffeas \registerfile_MIPS|register[3][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N27
dffeas \registerfile_MIPS|register[0][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y63_N17
dffeas \registerfile_MIPS|register[2][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~14 (
// Equation(s):
// \registerfile_MIPS|Mux6~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][25]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][25]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][25]~q ),
	.datad(\registerfile_MIPS|register[2][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~15 (
// Equation(s):
// \registerfile_MIPS|Mux6~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux6~14_combout  & ((\registerfile_MIPS|register[3][25]~q ))) # (!\registerfile_MIPS|Mux6~14_combout  & (\registerfile_MIPS|register[1][25]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux6~14_combout ))))

	.dataa(\registerfile_MIPS|register[1][25]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[3][25]~q ),
	.datad(\registerfile_MIPS|Mux6~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~15 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~16 (
// Equation(s):
// \registerfile_MIPS|Mux6~16_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|Mux6~13_combout )) # (!instruction[24] & ((\registerfile_MIPS|Mux6~15_combout )))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux6~13_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux6~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~16 .lut_mask = 16'hE5E0;
defparam \registerfile_MIPS|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y64_N15
dffeas \registerfile_MIPS|register[15][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y64_N21
dffeas \registerfile_MIPS|register[14][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N29
dffeas \registerfile_MIPS|register[13][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N31
dffeas \registerfile_MIPS|register[12][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~17 (
// Equation(s):
// \registerfile_MIPS|Mux6~17_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[13][25]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[12][25]~q )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[13][25]~q ),
	.datac(\registerfile_MIPS|register[12][25]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~18 (
// Equation(s):
// \registerfile_MIPS|Mux6~18_combout  = (instruction[22] & ((\registerfile_MIPS|Mux6~17_combout  & (\registerfile_MIPS|register[15][25]~q )) # (!\registerfile_MIPS|Mux6~17_combout  & ((\registerfile_MIPS|register[14][25]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux6~17_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[15][25]~q ),
	.datac(\registerfile_MIPS|register[14][25]~q ),
	.datad(\registerfile_MIPS|Mux6~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~18 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y68_N31
dffeas \registerfile_MIPS|register[4][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N25
dffeas \registerfile_MIPS|register[5][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~10 (
// Equation(s):
// \registerfile_MIPS|Mux6~10_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[5][25]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[4][25]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][25]~q ),
	.datad(\registerfile_MIPS|register[5][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~10 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y68_N5
dffeas \registerfile_MIPS|register[6][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N3
dffeas \registerfile_MIPS|register[7][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~11 (
// Equation(s):
// \registerfile_MIPS|Mux6~11_combout  = (\registerfile_MIPS|Mux6~10_combout  & (((\registerfile_MIPS|register[7][25]~q )) # (!instruction[22]))) # (!\registerfile_MIPS|Mux6~10_combout  & (instruction[22] & (\registerfile_MIPS|register[6][25]~q )))

	.dataa(\registerfile_MIPS|Mux6~10_combout ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[6][25]~q ),
	.datad(\registerfile_MIPS|register[7][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~11 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~19 (
// Equation(s):
// \registerfile_MIPS|Mux6~19_combout  = (instruction[23] & ((\registerfile_MIPS|Mux6~16_combout  & (\registerfile_MIPS|Mux6~18_combout )) # (!\registerfile_MIPS|Mux6~16_combout  & ((\registerfile_MIPS|Mux6~11_combout ))))) # (!instruction[23] & 
// (\registerfile_MIPS|Mux6~16_combout ))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux6~16_combout ),
	.datac(\registerfile_MIPS|Mux6~18_combout ),
	.datad(\registerfile_MIPS|Mux6~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~19 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y68_N29
dffeas \registerfile_MIPS|register[17][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y68_N11
dffeas \registerfile_MIPS|register[25][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~0 (
// Equation(s):
// \registerfile_MIPS|Mux6~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[25][25]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[17][25]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[17][25]~q ),
	.datad(\registerfile_MIPS|register[25][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y68_N1
dffeas \registerfile_MIPS|register[29][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~1 (
// Equation(s):
// \registerfile_MIPS|Mux6~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux6~0_combout  & ((\registerfile_MIPS|register[29][25]~q ))) # (!\registerfile_MIPS|Mux6~0_combout  & (\registerfile_MIPS|register[21][25]~q )))) # (!instruction[23] & 
// (\registerfile_MIPS|Mux6~0_combout ))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux6~0_combout ),
	.datac(\registerfile_MIPS|register[21][25]~q ),
	.datad(\registerfile_MIPS|register[29][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~1 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y59_N29
dffeas \registerfile_MIPS|register[19][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y60_N29
dffeas \registerfile_MIPS|register[27][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~7 (
// Equation(s):
// \registerfile_MIPS|Mux6~7_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[27][25]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[19][25]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][25]~q ),
	.datad(\registerfile_MIPS|register[27][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y62_N21
dffeas \registerfile_MIPS|register[31][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y69_N21
dffeas \registerfile_MIPS|register[23][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~8 (
// Equation(s):
// \registerfile_MIPS|Mux6~8_combout  = (\registerfile_MIPS|Mux6~7_combout  & (((\registerfile_MIPS|register[31][25]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux6~7_combout  & (instruction[23] & ((\registerfile_MIPS|register[23][25]~q ))))

	.dataa(\registerfile_MIPS|Mux6~7_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[31][25]~q ),
	.datad(\registerfile_MIPS|register[23][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~8 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y65_N15
dffeas \registerfile_MIPS|register[20][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y65_N9
dffeas \registerfile_MIPS|register[16][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~4 (
// Equation(s):
// \registerfile_MIPS|Mux6~4_combout  = (instruction[23] & ((\registerfile_MIPS|register[20][25]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[16][25]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[20][25]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][25]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~4 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N29
dffeas \registerfile_MIPS|register[28][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N3
dffeas \registerfile_MIPS|register[24][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~5 (
// Equation(s):
// \registerfile_MIPS|Mux6~5_combout  = (\registerfile_MIPS|Mux6~4_combout  & (((\registerfile_MIPS|register[28][25]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux6~4_combout  & (instruction[24] & ((\registerfile_MIPS|register[24][25]~q ))))

	.dataa(\registerfile_MIPS|Mux6~4_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][25]~q ),
	.datad(\registerfile_MIPS|register[24][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N5
dffeas \registerfile_MIPS|register[18][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N3
dffeas \registerfile_MIPS|register[22][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~2 (
// Equation(s):
// \registerfile_MIPS|Mux6~2_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[22][25]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[18][25]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][25]~q ),
	.datad(\registerfile_MIPS|register[22][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~2 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N23
dffeas \registerfile_MIPS|register[30][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N21
dffeas \registerfile_MIPS|register[26][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~3 (
// Equation(s):
// \registerfile_MIPS|Mux6~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux6~2_combout  & (\registerfile_MIPS|register[30][25]~q )) # (!\registerfile_MIPS|Mux6~2_combout  & ((\registerfile_MIPS|register[26][25]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux6~2_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux6~2_combout ),
	.datac(\registerfile_MIPS|register[30][25]~q ),
	.datad(\registerfile_MIPS|register[26][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~6 (
// Equation(s):
// \registerfile_MIPS|Mux6~6_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|Mux6~3_combout ))) # (!instruction[22] & (\registerfile_MIPS|Mux6~5_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux6~5_combout ),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux6~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~6 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~9 (
// Equation(s):
// \registerfile_MIPS|Mux6~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux6~6_combout  & ((\registerfile_MIPS|Mux6~8_combout ))) # (!\registerfile_MIPS|Mux6~6_combout  & (\registerfile_MIPS|Mux6~1_combout )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux6~6_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux6~1_combout ),
	.datac(\registerfile_MIPS|Mux6~8_combout ),
	.datad(\registerfile_MIPS|Mux6~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~9 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux6~20 (
// Equation(s):
// \registerfile_MIPS|Mux6~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux6~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux6~19_combout ))

	.dataa(\registerfile_MIPS|Mux6~19_combout ),
	.datab(instruction[25]),
	.datac(\registerfile_MIPS|Mux6~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux6~20 .lut_mask = 16'hE2E2;
defparam \registerfile_MIPS|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y65_N1
dffeas \register_A|out[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux6~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[25] .is_wysiwyg = "true";
defparam \register_A|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N20
cycloneiv_lcell_comb \output_register_A[25] (
// Equation(s):
// output_register_A[25] = LCELL(\register_A|out [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [25]),
	.cin(gnd),
	.combout(output_register_A[25]),
	.cout());
// synopsys translate_off
defparam \output_register_A[25] .lut_mask = 16'hFF00;
defparam \output_register_A[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N10
cycloneiv_lcell_comb \alu_MIPS|Add0~77 (
// Equation(s):
// \alu_MIPS|Add0~77_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[25]))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_ctrl_1[10]),
	.datac(output_register_B_1[25]),
	.datad(\register_IMM|out [31]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~77 .lut_mask = 16'h569A;
defparam \alu_MIPS|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N4
cycloneiv_lcell_comb \alu_MIPS|Add0~78 (
// Equation(s):
// \alu_MIPS|Add0~78_combout  = ((output_register_A[25] $ (\alu_MIPS|Add0~77_combout  $ (!\alu_MIPS|Add0~76 )))) # (GND)
// \alu_MIPS|Add0~79  = CARRY((output_register_A[25] & ((\alu_MIPS|Add0~77_combout ) # (!\alu_MIPS|Add0~76 ))) # (!output_register_A[25] & (\alu_MIPS|Add0~77_combout  & !\alu_MIPS|Add0~76 )))

	.dataa(output_register_A[25]),
	.datab(\alu_MIPS|Add0~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~76 ),
	.combout(\alu_MIPS|Add0~78_combout ),
	.cout(\alu_MIPS|Add0~79 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~78 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N6
cycloneiv_lcell_comb \alu_MIPS|Add0~81 (
// Equation(s):
// \alu_MIPS|Add0~81_combout  = (output_register_A[26] & ((\alu_MIPS|Add0~80_combout  & (\alu_MIPS|Add0~79  & VCC)) # (!\alu_MIPS|Add0~80_combout  & (!\alu_MIPS|Add0~79 )))) # (!output_register_A[26] & ((\alu_MIPS|Add0~80_combout  & (!\alu_MIPS|Add0~79 )) # 
// (!\alu_MIPS|Add0~80_combout  & ((\alu_MIPS|Add0~79 ) # (GND)))))
// \alu_MIPS|Add0~82  = CARRY((output_register_A[26] & (!\alu_MIPS|Add0~80_combout  & !\alu_MIPS|Add0~79 )) # (!output_register_A[26] & ((!\alu_MIPS|Add0~79 ) # (!\alu_MIPS|Add0~80_combout ))))

	.dataa(output_register_A[26]),
	.datab(\alu_MIPS|Add0~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~79 ),
	.combout(\alu_MIPS|Add0~81_combout ),
	.cout(\alu_MIPS|Add0~82 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~81 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N20
cycloneiv_lcell_comb \output_mult[26] (
// Equation(s):
// output_mult[26] = LCELL(\multiplicador_MIPS|ACC0|Saidas [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [26]),
	.cin(gnd),
	.combout(output_mult[26]),
	.cout());
// synopsys translate_off
defparam \output_mult[26] .lut_mask = 16'hFF00;
defparam \output_mult[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N14
cycloneiv_lcell_comb \mux_Execute_2|X[26]~67 (
// Equation(s):
// \mux_Execute_2|X[26]~67_combout  = (\register_D_1|out[8]~0_combout  & (\mux_Execute_2|X[26]~66_combout )) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[26]~66_combout  & ((output_mult[26]))) # (!\mux_Execute_2|X[26]~66_combout  & 
// (\alu_MIPS|Add0~81_combout ))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\mux_Execute_2|X[26]~66_combout ),
	.datac(\alu_MIPS|Add0~81_combout ),
	.datad(output_mult[26]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[26]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[26]~67 .lut_mask = 16'hDC98;
defparam \mux_Execute_2|X[26]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y64_N15
dffeas \register_D_1|out[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[26]~67_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[26] .is_wysiwyg = "true";
defparam \register_D_1|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N4
cycloneiv_lcell_comb \output_register_D_1[26] (
// Equation(s):
// output_register_D_1[26] = LCELL(\register_D_1|out [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|out [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[26]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[26] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y64_N5
dffeas \register_D_2|out[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[26]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[26] .is_wysiwyg = "true";
defparam \register_D_2|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N22
cycloneiv_lcell_comb \mux_out|X[26]~26 (
// Equation(s):
// \mux_out|X[26]~26_combout  = (\register_CTRL_3|out [6] & (output_datamemory[26])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [26])))

	.dataa(gnd),
	.datab(output_datamemory[26]),
	.datac(\register_D_2|out [26]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[26]~26 .lut_mask = 16'hCCF0;
defparam \mux_out|X[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y66_N19
dffeas \registerfile_MIPS|register[13][26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[26]~26_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][26] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~17 (
// Equation(s):
// \registerfile_MIPS|Mux37~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][26]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][26]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][26]~q ),
	.datad(\registerfile_MIPS|register[12][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~18 (
// Equation(s):
// \registerfile_MIPS|Mux37~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux37~17_combout  & ((\registerfile_MIPS|register[15][26]~q ))) # (!\registerfile_MIPS|Mux37~17_combout  & (\registerfile_MIPS|register[13][26]~q )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux37~17_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[13][26]~q ),
	.datac(\registerfile_MIPS|Mux37~17_combout ),
	.datad(\registerfile_MIPS|register[15][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~18 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~10 (
// Equation(s):
// \registerfile_MIPS|Mux37~10_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[9][26]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[8][26]~q ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[8][26]~q ),
	.datac(\registerfile_MIPS|register[9][26]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~10 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~11 (
// Equation(s):
// \registerfile_MIPS|Mux37~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux37~10_combout  & ((\registerfile_MIPS|register[11][26]~q ))) # (!\registerfile_MIPS|Mux37~10_combout  & (\registerfile_MIPS|register[10][26]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux37~10_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[10][26]~q ),
	.datac(\registerfile_MIPS|register[11][26]~q ),
	.datad(\registerfile_MIPS|Mux37~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~11 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~14 (
// Equation(s):
// \registerfile_MIPS|Mux37~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][26]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][26]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][26]~q ),
	.datad(\registerfile_MIPS|register[0][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~15 (
// Equation(s):
// \registerfile_MIPS|Mux37~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux37~14_combout  & (\registerfile_MIPS|register[3][26]~q )) # (!\registerfile_MIPS|Mux37~14_combout  & ((\registerfile_MIPS|register[2][26]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux37~14_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[3][26]~q ),
	.datac(\registerfile_MIPS|register[2][26]~q ),
	.datad(\registerfile_MIPS|Mux37~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~12 (
// Equation(s):
// \registerfile_MIPS|Mux37~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[6][26]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[4][26]~q ))))

	.dataa(\registerfile_MIPS|register[4][26]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][26]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~13 (
// Equation(s):
// \registerfile_MIPS|Mux37~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux37~12_combout  & (\registerfile_MIPS|register[7][26]~q )) # (!\registerfile_MIPS|Mux37~12_combout  & ((\registerfile_MIPS|register[5][26]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux37~12_combout ))))

	.dataa(\registerfile_MIPS|register[7][26]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][26]~q ),
	.datad(\registerfile_MIPS|Mux37~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~16 (
// Equation(s):
// \registerfile_MIPS|Mux37~16_combout  = (instruction[18] & (((instruction[19]) # (\registerfile_MIPS|Mux37~13_combout )))) # (!instruction[18] & (\registerfile_MIPS|Mux37~15_combout  & (!instruction[19])))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux37~15_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux37~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~16 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~19 (
// Equation(s):
// \registerfile_MIPS|Mux37~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux37~16_combout  & (\registerfile_MIPS|Mux37~18_combout )) # (!\registerfile_MIPS|Mux37~16_combout  & ((\registerfile_MIPS|Mux37~11_combout ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux37~16_combout ))))

	.dataa(\registerfile_MIPS|Mux37~18_combout ),
	.datab(\registerfile_MIPS|Mux37~11_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux37~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~19 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~0 (
// Equation(s):
// \registerfile_MIPS|Mux37~0_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[26][26]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[18][26]~q ))))

	.dataa(\registerfile_MIPS|register[18][26]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][26]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~0 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~1 (
// Equation(s):
// \registerfile_MIPS|Mux37~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux37~0_combout  & ((\registerfile_MIPS|register[30][26]~q ))) # (!\registerfile_MIPS|Mux37~0_combout  & (\registerfile_MIPS|register[22][26]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux37~0_combout ))))

	.dataa(\registerfile_MIPS|register[22][26]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][26]~q ),
	.datad(\registerfile_MIPS|Mux37~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~4 (
// Equation(s):
// \registerfile_MIPS|Mux37~4_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[24][26]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[16][26]~q ))))

	.dataa(\registerfile_MIPS|register[16][26]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[24][26]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~5 (
// Equation(s):
// \registerfile_MIPS|Mux37~5_combout  = (instruction[18] & ((\registerfile_MIPS|Mux37~4_combout  & (\registerfile_MIPS|register[28][26]~q )) # (!\registerfile_MIPS|Mux37~4_combout  & ((\registerfile_MIPS|register[20][26]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux37~4_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[28][26]~q ),
	.datac(\registerfile_MIPS|register[20][26]~q ),
	.datad(\registerfile_MIPS|Mux37~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~2 (
// Equation(s):
// \registerfile_MIPS|Mux37~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[21][26]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[17][26]~q  & ((!instruction[19]))))

	.dataa(\registerfile_MIPS|register[17][26]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][26]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~3 (
// Equation(s):
// \registerfile_MIPS|Mux37~3_combout  = (\registerfile_MIPS|Mux37~2_combout  & (((\registerfile_MIPS|register[29][26]~q )) # (!instruction[19]))) # (!\registerfile_MIPS|Mux37~2_combout  & (instruction[19] & (\registerfile_MIPS|register[25][26]~q )))

	.dataa(\registerfile_MIPS|Mux37~2_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[25][26]~q ),
	.datad(\registerfile_MIPS|register[29][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~3 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~6 (
// Equation(s):
// \registerfile_MIPS|Mux37~6_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|Mux37~3_combout ))) # (!instruction[16] & (\registerfile_MIPS|Mux37~5_combout ))))

	.dataa(\registerfile_MIPS|Mux37~5_combout ),
	.datab(\registerfile_MIPS|Mux37~3_combout ),
	.datac(instruction[17]),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~6 .lut_mask = 16'hFC0A;
defparam \registerfile_MIPS|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~7 (
// Equation(s):
// \registerfile_MIPS|Mux37~7_combout  = (instruction[18] & (((\registerfile_MIPS|register[23][26]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[19][26]~q  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[19][26]~q ),
	.datac(\registerfile_MIPS|register[23][26]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~7 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~8 (
// Equation(s):
// \registerfile_MIPS|Mux37~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux37~7_combout  & ((\registerfile_MIPS|register[31][26]~q ))) # (!\registerfile_MIPS|Mux37~7_combout  & (\registerfile_MIPS|register[27][26]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux37~7_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux37~7_combout ),
	.datac(\registerfile_MIPS|register[27][26]~q ),
	.datad(\registerfile_MIPS|register[31][26]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~9 (
// Equation(s):
// \registerfile_MIPS|Mux37~9_combout  = (\registerfile_MIPS|Mux37~6_combout  & (((\registerfile_MIPS|Mux37~8_combout ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux37~6_combout  & (\registerfile_MIPS|Mux37~1_combout  & (instruction[17])))

	.dataa(\registerfile_MIPS|Mux37~1_combout ),
	.datab(\registerfile_MIPS|Mux37~6_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux37~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~9 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux37~20 (
// Equation(s):
// \registerfile_MIPS|Mux37~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux37~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux37~19_combout ))

	.dataa(\registerfile_MIPS|Mux37~19_combout ),
	.datab(\registerfile_MIPS|Mux37~9_combout ),
	.datac(instruction[20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux37~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux37~20 .lut_mask = 16'hCACA;
defparam \registerfile_MIPS|Mux37~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y65_N11
dffeas \register_B_1|out[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux37~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[26] .is_wysiwyg = "true";
defparam \register_B_1|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N0
cycloneiv_lcell_comb \output_register_B_1[26] (
// Equation(s):
// output_register_B_1[26] = LCELL(\register_B_1|out [26])

	.dataa(\register_B_1|out [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[26]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[26] .lut_mask = 16'hAAAA;
defparam \output_register_B_1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y65_N1
dffeas \register_B_2|out[26] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[26]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[26] .is_wysiwyg = "true";
defparam \register_B_2|out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N17
dffeas \datamemory_MIPS|MemoryRam~26 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~26 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N16
cycloneiv_lcell_comb \output_datamemory[25] (
// Equation(s):
// output_datamemory[25] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a25 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~26_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\datamemory_MIPS|MemoryRam~26_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[25]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[25] .lut_mask = 16'hCCF0;
defparam \output_datamemory[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N24
cycloneiv_lcell_comb \mux_Execute_1|X[25]~12 (
// Equation(s):
// \mux_Execute_1|X[25]~12_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[25]))

	.dataa(output_register_B_1[25]),
	.datab(output_register_ctrl_1[10]),
	.datac(\register_IMM|out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_1|X[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[25]~12 .lut_mask = 16'hE2E2;
defparam \mux_Execute_1|X[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N30
cycloneiv_lcell_comb \output_mult[25] (
// Equation(s):
// output_mult[25] = LCELL(\multiplicador_MIPS|ACC0|Saidas [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[25]),
	.cout());
// synopsys translate_off
defparam \output_mult[25] .lut_mask = 16'hF0F0;
defparam \output_mult[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N28
cycloneiv_lcell_comb \mux_Execute_2|X[25]~63 (
// Equation(s):
// \mux_Execute_2|X[25]~63_combout  = (\register_D_1|out[8]~0_combout  & (\register_D_1|out[8]~1_combout )) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & ((\alu_MIPS|Add0~78_combout ))) # (!\register_D_1|out[8]~1_combout  & 
// (output_mult[25]))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\register_D_1|out[8]~1_combout ),
	.datac(output_mult[25]),
	.datad(\alu_MIPS|Add0~78_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[25]~63 .lut_mask = 16'hDC98;
defparam \mux_Execute_2|X[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N2
cycloneiv_lcell_comb \mux_Execute_2|X[25]~64 (
// Equation(s):
// \mux_Execute_2|X[25]~64_combout  = (\mux_Execute_1|X[25]~12_combout  & ((\mux_Execute_2|X[25]~63_combout ) # ((output_register_A[25] & \register_D_1|out[8]~0_combout )))) # (!\mux_Execute_1|X[25]~12_combout  & (\mux_Execute_2|X[25]~63_combout  & 
// ((output_register_A[25]) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(\mux_Execute_1|X[25]~12_combout ),
	.datab(output_register_A[25]),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\mux_Execute_2|X[25]~63_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[25]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[25]~64 .lut_mask = 16'hEF80;
defparam \mux_Execute_2|X[25]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y65_N3
dffeas \register_D_1|out[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[25]~64_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[25] .is_wysiwyg = "true";
defparam \register_D_1|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N16
cycloneiv_lcell_comb \output_register_D_1[25] (
// Equation(s):
// output_register_D_1[25] = LCELL(\register_D_1|out [25])

	.dataa(gnd),
	.datab(\register_D_1|out [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[25]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[25] .lut_mask = 16'hCCCC;
defparam \output_register_D_1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y65_N17
dffeas \register_D_2|out[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[25]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[25] .is_wysiwyg = "true";
defparam \register_D_2|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N8
cycloneiv_lcell_comb \mux_out|X[25]~25 (
// Equation(s):
// \mux_out|X[25]~25_combout  = (\register_CTRL_3|out [6] & (output_datamemory[25])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [25])))

	.dataa(output_datamemory[25]),
	.datab(\register_D_2|out [25]),
	.datac(gnd),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[25]~25 .lut_mask = 16'hAACC;
defparam \mux_out|X[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y68_N23
dffeas \registerfile_MIPS|register[21][25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[25]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][25] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~0 (
// Equation(s):
// \registerfile_MIPS|Mux38~0_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[25][25]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[17][25]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[25][25]~q ),
	.datad(\registerfile_MIPS|register[17][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~1 (
// Equation(s):
// \registerfile_MIPS|Mux38~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux38~0_combout  & ((\registerfile_MIPS|register[29][25]~q ))) # (!\registerfile_MIPS|Mux38~0_combout  & (\registerfile_MIPS|register[21][25]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux38~0_combout ))))

	.dataa(\registerfile_MIPS|register[21][25]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][25]~q ),
	.datad(\registerfile_MIPS|Mux38~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~7 (
// Equation(s):
// \registerfile_MIPS|Mux38~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][25]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][25]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][25]~q ),
	.datad(\registerfile_MIPS|register[19][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~8 (
// Equation(s):
// \registerfile_MIPS|Mux38~8_combout  = (\registerfile_MIPS|Mux38~7_combout  & ((\registerfile_MIPS|register[31][25]~q ) # ((!instruction[18])))) # (!\registerfile_MIPS|Mux38~7_combout  & (((\registerfile_MIPS|register[23][25]~q  & instruction[18]))))

	.dataa(\registerfile_MIPS|register[31][25]~q ),
	.datab(\registerfile_MIPS|Mux38~7_combout ),
	.datac(\registerfile_MIPS|register[23][25]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~8 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~2 (
// Equation(s):
// \registerfile_MIPS|Mux38~2_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[22][25]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[18][25]~q ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[18][25]~q ),
	.datac(\registerfile_MIPS|register[22][25]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~2 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~3 (
// Equation(s):
// \registerfile_MIPS|Mux38~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux38~2_combout  & ((\registerfile_MIPS|register[30][25]~q ))) # (!\registerfile_MIPS|Mux38~2_combout  & (\registerfile_MIPS|register[26][25]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux38~2_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux38~2_combout ),
	.datac(\registerfile_MIPS|register[26][25]~q ),
	.datad(\registerfile_MIPS|register[30][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~4 (
// Equation(s):
// \registerfile_MIPS|Mux38~4_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[20][25]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[16][25]~q ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[16][25]~q ),
	.datac(\registerfile_MIPS|register[20][25]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~4 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~5 (
// Equation(s):
// \registerfile_MIPS|Mux38~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux38~4_combout  & (\registerfile_MIPS|register[28][25]~q )) # (!\registerfile_MIPS|Mux38~4_combout  & ((\registerfile_MIPS|register[24][25]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux38~4_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[28][25]~q ),
	.datac(\registerfile_MIPS|register[24][25]~q ),
	.datad(\registerfile_MIPS|Mux38~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~6 (
// Equation(s):
// \registerfile_MIPS|Mux38~6_combout  = (instruction[17] & ((\registerfile_MIPS|Mux38~3_combout ) # ((instruction[16])))) # (!instruction[17] & (((!instruction[16] & \registerfile_MIPS|Mux38~5_combout ))))

	.dataa(\registerfile_MIPS|Mux38~3_combout ),
	.datab(instruction[17]),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux38~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~6 .lut_mask = 16'hCBC8;
defparam \registerfile_MIPS|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~9 (
// Equation(s):
// \registerfile_MIPS|Mux38~9_combout  = (instruction[16] & ((\registerfile_MIPS|Mux38~6_combout  & ((\registerfile_MIPS|Mux38~8_combout ))) # (!\registerfile_MIPS|Mux38~6_combout  & (\registerfile_MIPS|Mux38~1_combout )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux38~6_combout ))))

	.dataa(\registerfile_MIPS|Mux38~1_combout ),
	.datab(\registerfile_MIPS|Mux38~8_combout ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux38~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~10 (
// Equation(s):
// \registerfile_MIPS|Mux38~10_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[5][25]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[4][25]~q ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[4][25]~q ),
	.datac(\registerfile_MIPS|register[5][25]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~10 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~11 (
// Equation(s):
// \registerfile_MIPS|Mux38~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux38~10_combout  & ((\registerfile_MIPS|register[7][25]~q ))) # (!\registerfile_MIPS|Mux38~10_combout  & (\registerfile_MIPS|register[6][25]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux38~10_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[6][25]~q ),
	.datac(\registerfile_MIPS|register[7][25]~q ),
	.datad(\registerfile_MIPS|Mux38~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~11 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~12 (
// Equation(s):
// \registerfile_MIPS|Mux38~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[10][25]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[8][25]~q ))))

	.dataa(\registerfile_MIPS|register[8][25]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[10][25]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~13 (
// Equation(s):
// \registerfile_MIPS|Mux38~13_combout  = (\registerfile_MIPS|Mux38~12_combout  & (((\registerfile_MIPS|register[11][25]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux38~12_combout  & (instruction[16] & (\registerfile_MIPS|register[9][25]~q )))

	.dataa(\registerfile_MIPS|Mux38~12_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][25]~q ),
	.datad(\registerfile_MIPS|register[11][25]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~13 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~14 (
// Equation(s):
// \registerfile_MIPS|Mux38~14_combout  = (instruction[17] & (((\registerfile_MIPS|register[2][25]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[0][25]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[0][25]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][25]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~14 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~15 (
// Equation(s):
// \registerfile_MIPS|Mux38~15_combout  = (instruction[16] & ((\registerfile_MIPS|Mux38~14_combout  & (\registerfile_MIPS|register[3][25]~q )) # (!\registerfile_MIPS|Mux38~14_combout  & ((\registerfile_MIPS|register[1][25]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux38~14_combout ))))

	.dataa(\registerfile_MIPS|register[3][25]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][25]~q ),
	.datad(\registerfile_MIPS|Mux38~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~15 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~16 (
// Equation(s):
// \registerfile_MIPS|Mux38~16_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|Mux38~13_combout )) # (!instruction[19] & ((\registerfile_MIPS|Mux38~15_combout )))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux38~13_combout ),
	.datac(\registerfile_MIPS|Mux38~15_combout ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~16 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~17 (
// Equation(s):
// \registerfile_MIPS|Mux38~17_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[13][25]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[12][25]~q ))))

	.dataa(\registerfile_MIPS|register[12][25]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[13][25]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~17 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~18 (
// Equation(s):
// \registerfile_MIPS|Mux38~18_combout  = (instruction[17] & ((\registerfile_MIPS|Mux38~17_combout  & ((\registerfile_MIPS|register[15][25]~q ))) # (!\registerfile_MIPS|Mux38~17_combout  & (\registerfile_MIPS|register[14][25]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux38~17_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[14][25]~q ),
	.datac(\registerfile_MIPS|register[15][25]~q ),
	.datad(\registerfile_MIPS|Mux38~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~18 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~19 (
// Equation(s):
// \registerfile_MIPS|Mux38~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux38~16_combout  & ((\registerfile_MIPS|Mux38~18_combout ))) # (!\registerfile_MIPS|Mux38~16_combout  & (\registerfile_MIPS|Mux38~11_combout )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux38~16_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux38~11_combout ),
	.datac(\registerfile_MIPS|Mux38~16_combout ),
	.datad(\registerfile_MIPS|Mux38~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~19 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux38~20 (
// Equation(s):
// \registerfile_MIPS|Mux38~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux38~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux38~19_combout )))

	.dataa(gnd),
	.datab(instruction[20]),
	.datac(\registerfile_MIPS|Mux38~9_combout ),
	.datad(\registerfile_MIPS|Mux38~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux38~20 .lut_mask = 16'hF3C0;
defparam \registerfile_MIPS|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N23
dffeas \register_B_1|out[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux38~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[25] .is_wysiwyg = "true";
defparam \register_B_1|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N30
cycloneiv_lcell_comb \output_register_B_1[25] (
// Equation(s):
// output_register_B_1[25] = LCELL(\register_B_1|out [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[25]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[25] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N27
dffeas \register_B_2|out[25] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[25] .is_wysiwyg = "true";
defparam \register_B_2|out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N7
dffeas \datamemory_MIPS|MemoryRam~25 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~25 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N6
cycloneiv_lcell_comb \output_datamemory[24] (
// Equation(s):
// output_datamemory[24] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a24 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~25_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\datamemory_MIPS|MemoryRam~25_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[24]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[24] .lut_mask = 16'hCCF0;
defparam \output_datamemory[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N22
cycloneiv_lcell_comb \mux_out|X[24]~24 (
// Equation(s):
// \mux_out|X[24]~24_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[24]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [24]))

	.dataa(\register_D_2|out [24]),
	.datab(gnd),
	.datac(output_datamemory[24]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[24]~24 .lut_mask = 16'hF0AA;
defparam \mux_out|X[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y67_N9
dffeas \registerfile_MIPS|register[22][24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[24]~24_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][24] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~0 (
// Equation(s):
// \registerfile_MIPS|Mux39~0_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[26][24]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[18][24]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][24]~q ),
	.datad(\registerfile_MIPS|register[18][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~1 (
// Equation(s):
// \registerfile_MIPS|Mux39~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux39~0_combout  & ((\registerfile_MIPS|register[30][24]~q ))) # (!\registerfile_MIPS|Mux39~0_combout  & (\registerfile_MIPS|register[22][24]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux39~0_combout ))))

	.dataa(\registerfile_MIPS|register[22][24]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][24]~q ),
	.datad(\registerfile_MIPS|Mux39~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~7 (
// Equation(s):
// \registerfile_MIPS|Mux39~7_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[23][24]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[19][24]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][24]~q ),
	.datad(\registerfile_MIPS|register[19][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~8 (
// Equation(s):
// \registerfile_MIPS|Mux39~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux39~7_combout  & ((\registerfile_MIPS|register[31][24]~q ))) # (!\registerfile_MIPS|Mux39~7_combout  & (\registerfile_MIPS|register[27][24]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux39~7_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux39~7_combout ),
	.datac(\registerfile_MIPS|register[27][24]~q ),
	.datad(\registerfile_MIPS|register[31][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~4 (
// Equation(s):
// \registerfile_MIPS|Mux39~4_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[24][24]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[16][24]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[24][24]~q ),
	.datad(\registerfile_MIPS|register[16][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~5 (
// Equation(s):
// \registerfile_MIPS|Mux39~5_combout  = (instruction[18] & ((\registerfile_MIPS|Mux39~4_combout  & ((\registerfile_MIPS|register[28][24]~q ))) # (!\registerfile_MIPS|Mux39~4_combout  & (\registerfile_MIPS|register[20][24]~q )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux39~4_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux39~4_combout ),
	.datac(\registerfile_MIPS|register[20][24]~q ),
	.datad(\registerfile_MIPS|register[28][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~2 (
// Equation(s):
// \registerfile_MIPS|Mux39~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[21][24]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[17][24]~q  & ((!instruction[19]))))

	.dataa(\registerfile_MIPS|register[17][24]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][24]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~3 (
// Equation(s):
// \registerfile_MIPS|Mux39~3_combout  = (\registerfile_MIPS|Mux39~2_combout  & ((\registerfile_MIPS|register[29][24]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux39~2_combout  & (((\registerfile_MIPS|register[25][24]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|Mux39~2_combout ),
	.datab(\registerfile_MIPS|register[29][24]~q ),
	.datac(\registerfile_MIPS|register[25][24]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~3 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~6 (
// Equation(s):
// \registerfile_MIPS|Mux39~6_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|Mux39~3_combout ))) # (!instruction[16] & (\registerfile_MIPS|Mux39~5_combout ))))

	.dataa(\registerfile_MIPS|Mux39~5_combout ),
	.datab(instruction[17]),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux39~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~6 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~9 (
// Equation(s):
// \registerfile_MIPS|Mux39~9_combout  = (instruction[17] & ((\registerfile_MIPS|Mux39~6_combout  & ((\registerfile_MIPS|Mux39~8_combout ))) # (!\registerfile_MIPS|Mux39~6_combout  & (\registerfile_MIPS|Mux39~1_combout )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux39~6_combout ))))

	.dataa(\registerfile_MIPS|Mux39~1_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux39~8_combout ),
	.datad(\registerfile_MIPS|Mux39~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~9 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~17 (
// Equation(s):
// \registerfile_MIPS|Mux39~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][24]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][24]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][24]~q ),
	.datad(\registerfile_MIPS|register[12][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~18 (
// Equation(s):
// \registerfile_MIPS|Mux39~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux39~17_combout  & (\registerfile_MIPS|register[15][24]~q )) # (!\registerfile_MIPS|Mux39~17_combout  & ((\registerfile_MIPS|register[13][24]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux39~17_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[15][24]~q ),
	.datac(\registerfile_MIPS|Mux39~17_combout ),
	.datad(\registerfile_MIPS|register[13][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~18 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~12 (
// Equation(s):
// \registerfile_MIPS|Mux39~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[6][24]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[4][24]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][24]~q ),
	.datad(\registerfile_MIPS|register[4][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~13 (
// Equation(s):
// \registerfile_MIPS|Mux39~13_combout  = (\registerfile_MIPS|Mux39~12_combout  & (((\registerfile_MIPS|register[7][24]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux39~12_combout  & (instruction[16] & (\registerfile_MIPS|register[5][24]~q )))

	.dataa(\registerfile_MIPS|Mux39~12_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][24]~q ),
	.datad(\registerfile_MIPS|register[7][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~13 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~14 (
// Equation(s):
// \registerfile_MIPS|Mux39~14_combout  = (instruction[16] & (((\registerfile_MIPS|register[1][24]~q ) # (instruction[17])))) # (!instruction[16] & (\registerfile_MIPS|register[0][24]~q  & ((!instruction[17]))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[0][24]~q ),
	.datac(\registerfile_MIPS|register[1][24]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~14 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~15 (
// Equation(s):
// \registerfile_MIPS|Mux39~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux39~14_combout  & (\registerfile_MIPS|register[3][24]~q )) # (!\registerfile_MIPS|Mux39~14_combout  & ((\registerfile_MIPS|register[2][24]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux39~14_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[3][24]~q ),
	.datac(\registerfile_MIPS|register[2][24]~q ),
	.datad(\registerfile_MIPS|Mux39~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~16 (
// Equation(s):
// \registerfile_MIPS|Mux39~16_combout  = (instruction[18] & ((\registerfile_MIPS|Mux39~13_combout ) # ((instruction[19])))) # (!instruction[18] & (((!instruction[19] & \registerfile_MIPS|Mux39~15_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux39~13_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux39~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~16 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~10 (
// Equation(s):
// \registerfile_MIPS|Mux39~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][24]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][24]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][24]~q ),
	.datad(\registerfile_MIPS|register[8][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~11 (
// Equation(s):
// \registerfile_MIPS|Mux39~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux39~10_combout  & (\registerfile_MIPS|register[11][24]~q )) # (!\registerfile_MIPS|Mux39~10_combout  & ((\registerfile_MIPS|register[10][24]~q ))))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux39~10_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux39~10_combout ),
	.datac(\registerfile_MIPS|register[11][24]~q ),
	.datad(\registerfile_MIPS|register[10][24]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~11 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~19 (
// Equation(s):
// \registerfile_MIPS|Mux39~19_combout  = (\registerfile_MIPS|Mux39~16_combout  & ((\registerfile_MIPS|Mux39~18_combout ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux39~16_combout  & (((instruction[19] & \registerfile_MIPS|Mux39~11_combout ))))

	.dataa(\registerfile_MIPS|Mux39~18_combout ),
	.datab(\registerfile_MIPS|Mux39~16_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux39~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~19 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux39~20 (
// Equation(s):
// \registerfile_MIPS|Mux39~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux39~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux39~19_combout )))

	.dataa(\registerfile_MIPS|Mux39~9_combout ),
	.datab(instruction[20]),
	.datac(gnd),
	.datad(\registerfile_MIPS|Mux39~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux39~20 .lut_mask = 16'hBB88;
defparam \registerfile_MIPS|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y64_N9
dffeas \register_B_1|out[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux39~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[24] .is_wysiwyg = "true";
defparam \register_B_1|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N24
cycloneiv_lcell_comb \output_register_B_1[24] (
// Equation(s):
// output_register_B_1[24] = LCELL(\register_B_1|out [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[24]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[24] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y64_N25
dffeas \register_B_2|out[24] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[24]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[24] .is_wysiwyg = "true";
defparam \register_B_2|out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y64_N3
dffeas \datamemory_MIPS|MemoryRam~24 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~24 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N2
cycloneiv_lcell_comb \output_datamemory[23] (
// Equation(s):
// output_datamemory[23] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a23 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~24_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\datamemory_MIPS|MemoryRam~24_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[23]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[23] .lut_mask = 16'hCCF0;
defparam \output_datamemory[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N18
cycloneiv_lcell_comb \output_mult[23] (
// Equation(s):
// output_mult[23] = LCELL(\multiplicador_MIPS|ACC0|Saidas [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [23]),
	.cin(gnd),
	.combout(output_mult[23]),
	.cout());
// synopsys translate_off
defparam \output_mult[23] .lut_mask = 16'hFF00;
defparam \output_mult[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N30
cycloneiv_lcell_comb \mux_Execute_2|X[23]~58 (
// Equation(s):
// \mux_Execute_2|X[23]~58_combout  = (\register_D_1|out[8]~0_combout  & (((\register_D_1|out[8]~1_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & (\alu_MIPS|Add0~72_combout )) # (!\register_D_1|out[8]~1_combout  & 
// ((output_mult[23])))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\alu_MIPS|Add0~72_combout ),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(output_mult[23]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[23]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[23]~58 .lut_mask = 16'hE5E0;
defparam \mux_Execute_2|X[23]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N2
cycloneiv_lcell_comb \mux_Execute_1|X[23]~11 (
// Equation(s):
// \mux_Execute_1|X[23]~11_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[23]))

	.dataa(output_register_B_1[23]),
	.datab(output_register_ctrl_1[10]),
	.datac(\register_IMM|out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_1|X[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[23]~11 .lut_mask = 16'hE2E2;
defparam \mux_Execute_1|X[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N18
cycloneiv_lcell_comb \mux_Execute_2|X[23]~59 (
// Equation(s):
// \mux_Execute_2|X[23]~59_combout  = (\mux_Execute_2|X[23]~58_combout  & ((output_register_A[23]) # ((\mux_Execute_1|X[23]~11_combout ) # (!\register_D_1|out[8]~0_combout )))) # (!\mux_Execute_2|X[23]~58_combout  & (output_register_A[23] & 
// (\mux_Execute_1|X[23]~11_combout  & \register_D_1|out[8]~0_combout )))

	.dataa(\mux_Execute_2|X[23]~58_combout ),
	.datab(output_register_A[23]),
	.datac(\mux_Execute_1|X[23]~11_combout ),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[23]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[23]~59 .lut_mask = 16'hE8AA;
defparam \mux_Execute_2|X[23]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y64_N19
dffeas \register_D_1|out[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[23]~59_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[23] .is_wysiwyg = "true";
defparam \register_D_1|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y64_N24
cycloneiv_lcell_comb \output_register_D_1[23] (
// Equation(s):
// output_register_D_1[23] = LCELL(\register_D_1|out [23])

	.dataa(gnd),
	.datab(\register_D_1|out [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[23]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[23] .lut_mask = 16'hCCCC;
defparam \output_register_D_1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y64_N25
dffeas \register_D_2|out[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[23]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[23] .is_wysiwyg = "true";
defparam \register_D_2|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N28
cycloneiv_lcell_comb \mux_out|X[23]~23 (
// Equation(s):
// \mux_out|X[23]~23_combout  = (\register_CTRL_3|out [6] & (output_datamemory[23])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [23])))

	.dataa(output_datamemory[23]),
	.datab(gnd),
	.datac(\register_D_2|out [23]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[23]~23 .lut_mask = 16'hAAF0;
defparam \mux_out|X[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N17
dffeas \registerfile_MIPS|register[27][23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[23]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][23] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~7 (
// Equation(s):
// \registerfile_MIPS|Mux40~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][23]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][23]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][23]~q ),
	.datad(\registerfile_MIPS|register[19][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~8 (
// Equation(s):
// \registerfile_MIPS|Mux40~8_combout  = (\registerfile_MIPS|Mux40~7_combout  & (((\registerfile_MIPS|register[31][23]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux40~7_combout  & (instruction[18] & (\registerfile_MIPS|register[23][23]~q )))

	.dataa(\registerfile_MIPS|Mux40~7_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][23]~q ),
	.datad(\registerfile_MIPS|register[31][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~4 (
// Equation(s):
// \registerfile_MIPS|Mux40~4_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[20][23]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[16][23]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][23]~q ),
	.datad(\registerfile_MIPS|register[16][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~5 (
// Equation(s):
// \registerfile_MIPS|Mux40~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux40~4_combout  & (\registerfile_MIPS|register[28][23]~q )) # (!\registerfile_MIPS|Mux40~4_combout  & ((\registerfile_MIPS|register[24][23]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux40~4_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[28][23]~q ),
	.datac(\registerfile_MIPS|register[24][23]~q ),
	.datad(\registerfile_MIPS|Mux40~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~2 (
// Equation(s):
// \registerfile_MIPS|Mux40~2_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[22][23]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[18][23]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[22][23]~q ),
	.datad(\registerfile_MIPS|register[18][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~3 (
// Equation(s):
// \registerfile_MIPS|Mux40~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux40~2_combout  & ((\registerfile_MIPS|register[30][23]~q ))) # (!\registerfile_MIPS|Mux40~2_combout  & (\registerfile_MIPS|register[26][23]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux40~2_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux40~2_combout ),
	.datac(\registerfile_MIPS|register[26][23]~q ),
	.datad(\registerfile_MIPS|register[30][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~6 (
// Equation(s):
// \registerfile_MIPS|Mux40~6_combout  = (instruction[17] & (((\registerfile_MIPS|Mux40~3_combout ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|Mux40~5_combout  & ((!instruction[16]))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux40~5_combout ),
	.datac(\registerfile_MIPS|Mux40~3_combout ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~6 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~0 (
// Equation(s):
// \registerfile_MIPS|Mux40~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[25][23]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[17][23]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[25][23]~q ),
	.datad(\registerfile_MIPS|register[17][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~1 (
// Equation(s):
// \registerfile_MIPS|Mux40~1_combout  = (\registerfile_MIPS|Mux40~0_combout  & (((\registerfile_MIPS|register[29][23]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux40~0_combout  & (instruction[18] & ((\registerfile_MIPS|register[21][23]~q ))))

	.dataa(\registerfile_MIPS|Mux40~0_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][23]~q ),
	.datad(\registerfile_MIPS|register[21][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~9 (
// Equation(s):
// \registerfile_MIPS|Mux40~9_combout  = (\registerfile_MIPS|Mux40~6_combout  & ((\registerfile_MIPS|Mux40~8_combout ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux40~6_combout  & (((\registerfile_MIPS|Mux40~1_combout  & instruction[16]))))

	.dataa(\registerfile_MIPS|Mux40~8_combout ),
	.datab(\registerfile_MIPS|Mux40~6_combout ),
	.datac(\registerfile_MIPS|Mux40~1_combout ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~9 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~17 (
// Equation(s):
// \registerfile_MIPS|Mux40~17_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[13][23]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[12][23]~q ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[12][23]~q ),
	.datac(\registerfile_MIPS|register[13][23]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~17 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~18 (
// Equation(s):
// \registerfile_MIPS|Mux40~18_combout  = (instruction[17] & ((\registerfile_MIPS|Mux40~17_combout  & ((\registerfile_MIPS|register[15][23]~q ))) # (!\registerfile_MIPS|Mux40~17_combout  & (\registerfile_MIPS|register[14][23]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux40~17_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[14][23]~q ),
	.datac(\registerfile_MIPS|register[15][23]~q ),
	.datad(\registerfile_MIPS|Mux40~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~18 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~14 (
// Equation(s):
// \registerfile_MIPS|Mux40~14_combout  = (instruction[17] & (((\registerfile_MIPS|register[2][23]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[0][23]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[0][23]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][23]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~14 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y62_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~15 (
// Equation(s):
// \registerfile_MIPS|Mux40~15_combout  = (instruction[16] & ((\registerfile_MIPS|Mux40~14_combout  & (\registerfile_MIPS|register[3][23]~q )) # (!\registerfile_MIPS|Mux40~14_combout  & ((\registerfile_MIPS|register[1][23]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux40~14_combout ))))

	.dataa(\registerfile_MIPS|register[3][23]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][23]~q ),
	.datad(\registerfile_MIPS|Mux40~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~15 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~12 (
// Equation(s):
// \registerfile_MIPS|Mux40~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[10][23]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[8][23]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[10][23]~q ),
	.datad(\registerfile_MIPS|register[8][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~13 (
// Equation(s):
// \registerfile_MIPS|Mux40~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux40~12_combout  & (\registerfile_MIPS|register[11][23]~q )) # (!\registerfile_MIPS|Mux40~12_combout  & ((\registerfile_MIPS|register[9][23]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux40~12_combout ))))

	.dataa(\registerfile_MIPS|register[11][23]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][23]~q ),
	.datad(\registerfile_MIPS|Mux40~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~16 (
// Equation(s):
// \registerfile_MIPS|Mux40~16_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|Mux40~13_combout ))) # (!instruction[19] & (\registerfile_MIPS|Mux40~15_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux40~15_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux40~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~16 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~10 (
// Equation(s):
// \registerfile_MIPS|Mux40~10_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[5][23]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[4][23]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][23]~q ),
	.datad(\registerfile_MIPS|register[4][23]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~10 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~11 (
// Equation(s):
// \registerfile_MIPS|Mux40~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux40~10_combout  & ((\registerfile_MIPS|register[7][23]~q ))) # (!\registerfile_MIPS|Mux40~10_combout  & (\registerfile_MIPS|register[6][23]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux40~10_combout ))))

	.dataa(\registerfile_MIPS|register[6][23]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[7][23]~q ),
	.datad(\registerfile_MIPS|Mux40~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~11 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~19 (
// Equation(s):
// \registerfile_MIPS|Mux40~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux40~16_combout  & (\registerfile_MIPS|Mux40~18_combout )) # (!\registerfile_MIPS|Mux40~16_combout  & ((\registerfile_MIPS|Mux40~11_combout ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux40~16_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux40~18_combout ),
	.datac(\registerfile_MIPS|Mux40~16_combout ),
	.datad(\registerfile_MIPS|Mux40~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~19 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux40~20 (
// Equation(s):
// \registerfile_MIPS|Mux40~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux40~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux40~19_combout )))

	.dataa(\registerfile_MIPS|Mux40~9_combout ),
	.datab(\registerfile_MIPS|Mux40~19_combout ),
	.datac(instruction[20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux40~20 .lut_mask = 16'hACAC;
defparam \registerfile_MIPS|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y65_N25
dffeas \register_B_1|out[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux40~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[23] .is_wysiwyg = "true";
defparam \register_B_1|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y65_N6
cycloneiv_lcell_comb \output_register_B_1[23] (
// Equation(s):
// output_register_B_1[23] = LCELL(\register_B_1|out [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [23]),
	.cin(gnd),
	.combout(output_register_B_1[23]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[23] .lut_mask = 16'hFF00;
defparam \output_register_B_1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y65_N17
dffeas \register_B_2|out[23] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[23]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[23] .is_wysiwyg = "true";
defparam \register_B_2|out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N21
dffeas \datamemory_MIPS|MemoryRam~23 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~23 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N20
cycloneiv_lcell_comb \output_datamemory[22] (
// Equation(s):
// output_datamemory[22] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a22 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~23_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\datamemory_MIPS|MemoryRam~23_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[22]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[22] .lut_mask = 16'hCCF0;
defparam \output_datamemory[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y62_N14
cycloneiv_lcell_comb \output_mult[22] (
// Equation(s):
// output_mult[22] = LCELL(\multiplicador_MIPS|ACC0|Saidas [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [22]),
	.cin(gnd),
	.combout(output_mult[22]),
	.cout());
// synopsys translate_off
defparam \output_mult[22] .lut_mask = 16'hFF00;
defparam \output_mult[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N6
cycloneiv_lcell_comb \mux_Execute_2|X[22]~55 (
// Equation(s):
// \mux_Execute_2|X[22]~55_combout  = (output_register_ctrl_1[10] & ((\register_IMM|out [31]))) # (!output_register_ctrl_1[10] & (output_register_B_1[22]))

	.dataa(gnd),
	.datab(output_register_B_1[22]),
	.datac(output_register_ctrl_1[10]),
	.datad(\register_IMM|out [31]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[22]~55 .lut_mask = 16'hFC0C;
defparam \mux_Execute_2|X[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N8
cycloneiv_lcell_comb \mux_Execute_2|X[22]~56 (
// Equation(s):
// \mux_Execute_2|X[22]~56_combout  = (\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[22]~55_combout  & ((output_register_A[22]) # (\register_D_1|out[8]~1_combout ))) # (!\mux_Execute_2|X[22]~55_combout  & (output_register_A[22] & 
// \register_D_1|out[8]~1_combout )))) # (!\register_D_1|out[8]~0_combout  & (((!\register_D_1|out[8]~1_combout ))))

	.dataa(\mux_Execute_2|X[22]~55_combout ),
	.datab(\register_D_1|out[8]~0_combout ),
	.datac(output_register_A[22]),
	.datad(\register_D_1|out[8]~1_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[22]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[22]~56 .lut_mask = 16'hC8B3;
defparam \mux_Execute_2|X[22]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N22
cycloneiv_lcell_comb \mux_Execute_2|X[22]~57 (
// Equation(s):
// \mux_Execute_2|X[22]~57_combout  = (\mux_Execute_2|X[22]~56_combout  & ((output_mult[22]) # ((\register_D_1|out[8]~0_combout )))) # (!\mux_Execute_2|X[22]~56_combout  & (((\alu_MIPS|Add0~69_combout  & !\register_D_1|out[8]~0_combout ))))

	.dataa(output_mult[22]),
	.datab(\alu_MIPS|Add0~69_combout ),
	.datac(\mux_Execute_2|X[22]~56_combout ),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[22]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[22]~57 .lut_mask = 16'hF0AC;
defparam \mux_Execute_2|X[22]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y63_N23
dffeas \register_D_1|out[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[22]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[22] .is_wysiwyg = "true";
defparam \register_D_1|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y68_N16
cycloneiv_lcell_comb \output_register_D_1[22] (
// Equation(s):
// output_register_D_1[22] = LCELL(\register_D_1|out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [22]),
	.cin(gnd),
	.combout(output_register_D_1[22]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[22] .lut_mask = 16'hFF00;
defparam \output_register_D_1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y68_N17
dffeas \register_D_2|out[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[22]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[22] .is_wysiwyg = "true";
defparam \register_D_2|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y65_N0
cycloneiv_lcell_comb \mux_out|X[22]~22 (
// Equation(s):
// \mux_out|X[22]~22_combout  = (\register_CTRL_3|out [6] & (output_datamemory[22])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [22])))

	.dataa(gnd),
	.datab(output_datamemory[22]),
	.datac(\register_CTRL_3|out [6]),
	.datad(\register_D_2|out [22]),
	.cin(gnd),
	.combout(\mux_out|X[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[22]~22 .lut_mask = 16'hCFC0;
defparam \mux_out|X[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y66_N21
dffeas \registerfile_MIPS|register[14][22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[22]~22_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][22] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~17 (
// Equation(s):
// \registerfile_MIPS|Mux41~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][22]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][22]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][22]~q ),
	.datad(\registerfile_MIPS|register[12][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~18 (
// Equation(s):
// \registerfile_MIPS|Mux41~18_combout  = (\registerfile_MIPS|Mux41~17_combout  & (((\registerfile_MIPS|register[15][22]~q ) # (!instruction[16])))) # (!\registerfile_MIPS|Mux41~17_combout  & (\registerfile_MIPS|register[13][22]~q  & (instruction[16])))

	.dataa(\registerfile_MIPS|Mux41~17_combout ),
	.datab(\registerfile_MIPS|register[13][22]~q ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|register[15][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~18 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~12 (
// Equation(s):
// \registerfile_MIPS|Mux41~12_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|register[6][22]~q ))) # (!instruction[17] & (\registerfile_MIPS|register[4][22]~q ))))

	.dataa(\registerfile_MIPS|register[4][22]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][22]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~12 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~13 (
// Equation(s):
// \registerfile_MIPS|Mux41~13_combout  = (\registerfile_MIPS|Mux41~12_combout  & ((\registerfile_MIPS|register[7][22]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux41~12_combout  & (((\registerfile_MIPS|register[5][22]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|register[7][22]~q ),
	.datab(\registerfile_MIPS|Mux41~12_combout ),
	.datac(\registerfile_MIPS|register[5][22]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~13 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~14 (
// Equation(s):
// \registerfile_MIPS|Mux41~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][22]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][22]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][22]~q ),
	.datad(\registerfile_MIPS|register[0][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~15 (
// Equation(s):
// \registerfile_MIPS|Mux41~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux41~14_combout  & (\registerfile_MIPS|register[3][22]~q )) # (!\registerfile_MIPS|Mux41~14_combout  & ((\registerfile_MIPS|register[2][22]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux41~14_combout ))))

	.dataa(\registerfile_MIPS|register[3][22]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][22]~q ),
	.datad(\registerfile_MIPS|Mux41~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~15 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~16 (
// Equation(s):
// \registerfile_MIPS|Mux41~16_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|Mux41~13_combout )) # (!instruction[18] & ((\registerfile_MIPS|Mux41~15_combout )))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux41~13_combout ),
	.datac(instruction[18]),
	.datad(\registerfile_MIPS|Mux41~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~16 .lut_mask = 16'hE5E0;
defparam \registerfile_MIPS|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~10 (
// Equation(s):
// \registerfile_MIPS|Mux41~10_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[9][22]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[8][22]~q ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[8][22]~q ),
	.datac(\registerfile_MIPS|register[9][22]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~10 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~11 (
// Equation(s):
// \registerfile_MIPS|Mux41~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux41~10_combout  & (\registerfile_MIPS|register[11][22]~q )) # (!\registerfile_MIPS|Mux41~10_combout  & ((\registerfile_MIPS|register[10][22]~q ))))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux41~10_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux41~10_combout ),
	.datac(\registerfile_MIPS|register[11][22]~q ),
	.datad(\registerfile_MIPS|register[10][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~11 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~19 (
// Equation(s):
// \registerfile_MIPS|Mux41~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux41~16_combout  & (\registerfile_MIPS|Mux41~18_combout )) # (!\registerfile_MIPS|Mux41~16_combout  & ((\registerfile_MIPS|Mux41~11_combout ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux41~16_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux41~18_combout ),
	.datac(\registerfile_MIPS|Mux41~16_combout ),
	.datad(\registerfile_MIPS|Mux41~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~19 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~0 (
// Equation(s):
// \registerfile_MIPS|Mux41~0_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[26][22]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[18][22]~q ))))

	.dataa(\registerfile_MIPS|register[18][22]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[26][22]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~0 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~1 (
// Equation(s):
// \registerfile_MIPS|Mux41~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux41~0_combout  & ((\registerfile_MIPS|register[30][22]~q ))) # (!\registerfile_MIPS|Mux41~0_combout  & (\registerfile_MIPS|register[22][22]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux41~0_combout ))))

	.dataa(\registerfile_MIPS|register[22][22]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][22]~q ),
	.datad(\registerfile_MIPS|Mux41~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~7 (
// Equation(s):
// \registerfile_MIPS|Mux41~7_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[23][22]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[19][22]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][22]~q ),
	.datad(\registerfile_MIPS|register[19][22]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~8 (
// Equation(s):
// \registerfile_MIPS|Mux41~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux41~7_combout  & (\registerfile_MIPS|register[31][22]~q )) # (!\registerfile_MIPS|Mux41~7_combout  & ((\registerfile_MIPS|register[27][22]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux41~7_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[31][22]~q ),
	.datac(\registerfile_MIPS|register[27][22]~q ),
	.datad(\registerfile_MIPS|Mux41~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~4 (
// Equation(s):
// \registerfile_MIPS|Mux41~4_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[24][22]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[16][22]~q ))))

	.dataa(\registerfile_MIPS|register[16][22]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[24][22]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~5 (
// Equation(s):
// \registerfile_MIPS|Mux41~5_combout  = (instruction[18] & ((\registerfile_MIPS|Mux41~4_combout  & (\registerfile_MIPS|register[28][22]~q )) # (!\registerfile_MIPS|Mux41~4_combout  & ((\registerfile_MIPS|register[20][22]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux41~4_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[28][22]~q ),
	.datac(\registerfile_MIPS|register[20][22]~q ),
	.datad(\registerfile_MIPS|Mux41~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~2 (
// Equation(s):
// \registerfile_MIPS|Mux41~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[21][22]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[17][22]~q  & ((!instruction[19]))))

	.dataa(\registerfile_MIPS|register[17][22]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][22]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~3 (
// Equation(s):
// \registerfile_MIPS|Mux41~3_combout  = (\registerfile_MIPS|Mux41~2_combout  & ((\registerfile_MIPS|register[29][22]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux41~2_combout  & (((\registerfile_MIPS|register[25][22]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|register[29][22]~q ),
	.datab(\registerfile_MIPS|Mux41~2_combout ),
	.datac(\registerfile_MIPS|register[25][22]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~6 (
// Equation(s):
// \registerfile_MIPS|Mux41~6_combout  = (instruction[16] & (((\registerfile_MIPS|Mux41~3_combout ) # (instruction[17])))) # (!instruction[16] & (\registerfile_MIPS|Mux41~5_combout  & ((!instruction[17]))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux41~5_combout ),
	.datac(\registerfile_MIPS|Mux41~3_combout ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~6 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~9 (
// Equation(s):
// \registerfile_MIPS|Mux41~9_combout  = (instruction[17] & ((\registerfile_MIPS|Mux41~6_combout  & ((\registerfile_MIPS|Mux41~8_combout ))) # (!\registerfile_MIPS|Mux41~6_combout  & (\registerfile_MIPS|Mux41~1_combout )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux41~6_combout ))))

	.dataa(\registerfile_MIPS|Mux41~1_combout ),
	.datab(\registerfile_MIPS|Mux41~8_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux41~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~9 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux41~20 (
// Equation(s):
// \registerfile_MIPS|Mux41~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux41~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux41~19_combout ))

	.dataa(instruction[20]),
	.datab(\registerfile_MIPS|Mux41~19_combout ),
	.datac(\registerfile_MIPS|Mux41~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux41~20 .lut_mask = 16'hE4E4;
defparam \registerfile_MIPS|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y68_N21
dffeas \register_B_1|out[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux41~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[22] .is_wysiwyg = "true";
defparam \register_B_1|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N2
cycloneiv_lcell_comb \output_register_B_1[22] (
// Equation(s):
// output_register_B_1[22] = LCELL(\register_B_1|out [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[22]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[22] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N16
cycloneiv_lcell_comb \register_B_2|out[22]~feeder (
// Equation(s):
// \register_B_2|out[22]~feeder_combout  = output_register_B_1[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_B_1[22]),
	.cin(gnd),
	.combout(\register_B_2|out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_2|out[22]~feeder .lut_mask = 16'hFF00;
defparam \register_B_2|out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y68_N17
dffeas \register_B_2|out[22] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_2|out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[22] .is_wysiwyg = "true";
defparam \register_B_2|out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y64_N17
dffeas \datamemory_MIPS|MemoryRam~22 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~22 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N16
cycloneiv_lcell_comb \output_datamemory[21] (
// Equation(s):
// output_datamemory[21] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a21 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~22_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\datamemory_MIPS|MemoryRam~22_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[21]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[21] .lut_mask = 16'hCCF0;
defparam \output_datamemory[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N26
cycloneiv_lcell_comb \mux_out|X[21]~21 (
// Equation(s):
// \mux_out|X[21]~21_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[21]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [21]))

	.dataa(gnd),
	.datab(\register_D_2|out [21]),
	.datac(output_datamemory[21]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[21]~21 .lut_mask = 16'hF0CC;
defparam \mux_out|X[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y66_N19
dffeas \registerfile_MIPS|register[14][21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][21] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~17 (
// Equation(s):
// \registerfile_MIPS|Mux42~17_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[13][21]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[12][21]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][21]~q ),
	.datad(\registerfile_MIPS|register[12][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~17 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~18 (
// Equation(s):
// \registerfile_MIPS|Mux42~18_combout  = (\registerfile_MIPS|Mux42~17_combout  & (((\registerfile_MIPS|register[15][21]~q ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux42~17_combout  & (\registerfile_MIPS|register[14][21]~q  & ((instruction[17]))))

	.dataa(\registerfile_MIPS|register[14][21]~q ),
	.datab(\registerfile_MIPS|Mux42~17_combout ),
	.datac(\registerfile_MIPS|register[15][21]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~18 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~12 (
// Equation(s):
// \registerfile_MIPS|Mux42~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[10][21]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[8][21]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[10][21]~q ),
	.datad(\registerfile_MIPS|register[8][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~13 (
// Equation(s):
// \registerfile_MIPS|Mux42~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux42~12_combout  & (\registerfile_MIPS|register[11][21]~q )) # (!\registerfile_MIPS|Mux42~12_combout  & ((\registerfile_MIPS|register[9][21]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux42~12_combout ))))

	.dataa(\registerfile_MIPS|register[11][21]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][21]~q ),
	.datad(\registerfile_MIPS|Mux42~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~14 (
// Equation(s):
// \registerfile_MIPS|Mux42~14_combout  = (instruction[17] & (((\registerfile_MIPS|register[2][21]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[0][21]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[0][21]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][21]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~14 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~15 (
// Equation(s):
// \registerfile_MIPS|Mux42~15_combout  = (\registerfile_MIPS|Mux42~14_combout  & ((\registerfile_MIPS|register[3][21]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux42~14_combout  & (((\registerfile_MIPS|register[1][21]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|register[3][21]~q ),
	.datab(\registerfile_MIPS|Mux42~14_combout ),
	.datac(\registerfile_MIPS|register[1][21]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~15 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~16 (
// Equation(s):
// \registerfile_MIPS|Mux42~16_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|Mux42~13_combout )) # (!instruction[19] & ((\registerfile_MIPS|Mux42~15_combout )))))

	.dataa(\registerfile_MIPS|Mux42~13_combout ),
	.datab(instruction[18]),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux42~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~16 .lut_mask = 16'hE3E0;
defparam \registerfile_MIPS|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~10 (
// Equation(s):
// \registerfile_MIPS|Mux42~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[5][21]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[4][21]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][21]~q ),
	.datad(\registerfile_MIPS|register[4][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~11 (
// Equation(s):
// \registerfile_MIPS|Mux42~11_combout  = (\registerfile_MIPS|Mux42~10_combout  & (((\registerfile_MIPS|register[7][21]~q ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux42~10_combout  & (\registerfile_MIPS|register[6][21]~q  & ((instruction[17]))))

	.dataa(\registerfile_MIPS|register[6][21]~q ),
	.datab(\registerfile_MIPS|Mux42~10_combout ),
	.datac(\registerfile_MIPS|register[7][21]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~11 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~19 (
// Equation(s):
// \registerfile_MIPS|Mux42~19_combout  = (\registerfile_MIPS|Mux42~16_combout  & ((\registerfile_MIPS|Mux42~18_combout ) # ((!instruction[18])))) # (!\registerfile_MIPS|Mux42~16_combout  & (((instruction[18] & \registerfile_MIPS|Mux42~11_combout ))))

	.dataa(\registerfile_MIPS|Mux42~18_combout ),
	.datab(\registerfile_MIPS|Mux42~16_combout ),
	.datac(instruction[18]),
	.datad(\registerfile_MIPS|Mux42~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~19 .lut_mask = 16'hBC8C;
defparam \registerfile_MIPS|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~7 (
// Equation(s):
// \registerfile_MIPS|Mux42~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][21]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][21]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][21]~q ),
	.datad(\registerfile_MIPS|register[19][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~8 (
// Equation(s):
// \registerfile_MIPS|Mux42~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux42~7_combout  & (\registerfile_MIPS|register[31][21]~q )) # (!\registerfile_MIPS|Mux42~7_combout  & ((\registerfile_MIPS|register[23][21]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux42~7_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[31][21]~q ),
	.datac(\registerfile_MIPS|register[23][21]~q ),
	.datad(\registerfile_MIPS|Mux42~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~4 (
// Equation(s):
// \registerfile_MIPS|Mux42~4_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[20][21]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[16][21]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][21]~q ),
	.datad(\registerfile_MIPS|register[16][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~5 (
// Equation(s):
// \registerfile_MIPS|Mux42~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux42~4_combout  & ((\registerfile_MIPS|register[28][21]~q ))) # (!\registerfile_MIPS|Mux42~4_combout  & (\registerfile_MIPS|register[24][21]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux42~4_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux42~4_combout ),
	.datac(\registerfile_MIPS|register[24][21]~q ),
	.datad(\registerfile_MIPS|register[28][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~2 (
// Equation(s):
// \registerfile_MIPS|Mux42~2_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[22][21]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[18][21]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[22][21]~q ),
	.datad(\registerfile_MIPS|register[18][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~2 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~3 (
// Equation(s):
// \registerfile_MIPS|Mux42~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux42~2_combout  & (\registerfile_MIPS|register[30][21]~q )) # (!\registerfile_MIPS|Mux42~2_combout  & ((\registerfile_MIPS|register[26][21]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux42~2_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[30][21]~q ),
	.datac(\registerfile_MIPS|register[26][21]~q ),
	.datad(\registerfile_MIPS|Mux42~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~3 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~6 (
// Equation(s):
// \registerfile_MIPS|Mux42~6_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|Mux42~3_combout ))) # (!instruction[17] & (\registerfile_MIPS|Mux42~5_combout ))))

	.dataa(\registerfile_MIPS|Mux42~5_combout ),
	.datab(\registerfile_MIPS|Mux42~3_combout ),
	.datac(instruction[16]),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~6 .lut_mask = 16'hFC0A;
defparam \registerfile_MIPS|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~0 (
// Equation(s):
// \registerfile_MIPS|Mux42~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[25][21]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[17][21]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[25][21]~q ),
	.datad(\registerfile_MIPS|register[17][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~1 (
// Equation(s):
// \registerfile_MIPS|Mux42~1_combout  = (\registerfile_MIPS|Mux42~0_combout  & (((\registerfile_MIPS|register[29][21]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux42~0_combout  & (instruction[18] & ((\registerfile_MIPS|register[21][21]~q ))))

	.dataa(\registerfile_MIPS|Mux42~0_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][21]~q ),
	.datad(\registerfile_MIPS|register[21][21]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~9 (
// Equation(s):
// \registerfile_MIPS|Mux42~9_combout  = (instruction[16] & ((\registerfile_MIPS|Mux42~6_combout  & (\registerfile_MIPS|Mux42~8_combout )) # (!\registerfile_MIPS|Mux42~6_combout  & ((\registerfile_MIPS|Mux42~1_combout ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux42~6_combout ))))

	.dataa(\registerfile_MIPS|Mux42~8_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|Mux42~6_combout ),
	.datad(\registerfile_MIPS|Mux42~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~9 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux42~20 (
// Equation(s):
// \registerfile_MIPS|Mux42~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux42~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux42~19_combout ))

	.dataa(instruction[20]),
	.datab(\registerfile_MIPS|Mux42~19_combout ),
	.datac(gnd),
	.datad(\registerfile_MIPS|Mux42~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux42~20 .lut_mask = 16'hEE44;
defparam \registerfile_MIPS|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y62_N5
dffeas \register_B_1|out[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux42~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[21] .is_wysiwyg = "true";
defparam \register_B_1|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y62_N0
cycloneiv_lcell_comb \output_register_B_1[21] (
// Equation(s):
// output_register_B_1[21] = LCELL(\register_B_1|out [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[21]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[21] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y62_N1
dffeas \register_B_2|out[21] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[21]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[21] .is_wysiwyg = "true";
defparam \register_B_2|out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N11
dffeas \datamemory_MIPS|MemoryRam~21 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~21 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N10
cycloneiv_lcell_comb \output_datamemory[20] (
// Equation(s):
// output_datamemory[20] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a20 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~21_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\datamemory_MIPS|MemoryRam~21_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[20]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[20] .lut_mask = 16'hCCF0;
defparam \output_datamemory[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N14
cycloneiv_lcell_comb \mux_out|X[20]~20 (
// Equation(s):
// \mux_out|X[20]~20_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[20]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [20]))

	.dataa(gnd),
	.datab(\register_D_2|out [20]),
	.datac(output_datamemory[20]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[20]~20 .lut_mask = 16'hF0CC;
defparam \mux_out|X[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y66_N13
dffeas \registerfile_MIPS|register[13][20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[20]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][20] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~17 (
// Equation(s):
// \registerfile_MIPS|Mux43~17_combout  = (instruction[17] & (((\registerfile_MIPS|register[14][20]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[12][20]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[12][20]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[14][20]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~17 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~18 (
// Equation(s):
// \registerfile_MIPS|Mux43~18_combout  = (instruction[16] & ((\registerfile_MIPS|Mux43~17_combout  & ((\registerfile_MIPS|register[15][20]~q ))) # (!\registerfile_MIPS|Mux43~17_combout  & (\registerfile_MIPS|register[13][20]~q )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux43~17_combout ))))

	.dataa(\registerfile_MIPS|register[13][20]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|Mux43~17_combout ),
	.datad(\registerfile_MIPS|register[15][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~18 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~10 (
// Equation(s):
// \registerfile_MIPS|Mux43~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][20]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][20]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][20]~q ),
	.datad(\registerfile_MIPS|register[8][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~11 (
// Equation(s):
// \registerfile_MIPS|Mux43~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux43~10_combout  & ((\registerfile_MIPS|register[11][20]~q ))) # (!\registerfile_MIPS|Mux43~10_combout  & (\registerfile_MIPS|register[10][20]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux43~10_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[10][20]~q ),
	.datac(\registerfile_MIPS|register[11][20]~q ),
	.datad(\registerfile_MIPS|Mux43~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~11 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~12 (
// Equation(s):
// \registerfile_MIPS|Mux43~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[6][20]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[4][20]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][20]~q ),
	.datad(\registerfile_MIPS|register[4][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~13 (
// Equation(s):
// \registerfile_MIPS|Mux43~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux43~12_combout  & (\registerfile_MIPS|register[7][20]~q )) # (!\registerfile_MIPS|Mux43~12_combout  & ((\registerfile_MIPS|register[5][20]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux43~12_combout ))))

	.dataa(\registerfile_MIPS|register[7][20]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][20]~q ),
	.datad(\registerfile_MIPS|Mux43~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~14 (
// Equation(s):
// \registerfile_MIPS|Mux43~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][20]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][20]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][20]~q ),
	.datad(\registerfile_MIPS|register[0][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~15 (
// Equation(s):
// \registerfile_MIPS|Mux43~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux43~14_combout  & ((\registerfile_MIPS|register[3][20]~q ))) # (!\registerfile_MIPS|Mux43~14_combout  & (\registerfile_MIPS|register[2][20]~q )))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux43~14_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux43~14_combout ),
	.datac(\registerfile_MIPS|register[2][20]~q ),
	.datad(\registerfile_MIPS|register[3][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~15 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~16 (
// Equation(s):
// \registerfile_MIPS|Mux43~16_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|Mux43~13_combout )) # (!instruction[18] & ((\registerfile_MIPS|Mux43~15_combout )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|Mux43~13_combout ),
	.datad(\registerfile_MIPS|Mux43~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~16 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~19 (
// Equation(s):
// \registerfile_MIPS|Mux43~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux43~16_combout  & (\registerfile_MIPS|Mux43~18_combout )) # (!\registerfile_MIPS|Mux43~16_combout  & ((\registerfile_MIPS|Mux43~11_combout ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux43~16_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux43~18_combout ),
	.datac(\registerfile_MIPS|Mux43~11_combout ),
	.datad(\registerfile_MIPS|Mux43~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~19 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~0 (
// Equation(s):
// \registerfile_MIPS|Mux43~0_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[26][20]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[18][20]~q ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[18][20]~q ),
	.datac(\registerfile_MIPS|register[26][20]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~0 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~1 (
// Equation(s):
// \registerfile_MIPS|Mux43~1_combout  = (\registerfile_MIPS|Mux43~0_combout  & (((\registerfile_MIPS|register[30][20]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux43~0_combout  & (instruction[18] & ((\registerfile_MIPS|register[22][20]~q ))))

	.dataa(\registerfile_MIPS|Mux43~0_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][20]~q ),
	.datad(\registerfile_MIPS|register[22][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~4 (
// Equation(s):
// \registerfile_MIPS|Mux43~4_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[24][20]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[16][20]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[24][20]~q ),
	.datad(\registerfile_MIPS|register[16][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~5 (
// Equation(s):
// \registerfile_MIPS|Mux43~5_combout  = (instruction[18] & ((\registerfile_MIPS|Mux43~4_combout  & (\registerfile_MIPS|register[28][20]~q )) # (!\registerfile_MIPS|Mux43~4_combout  & ((\registerfile_MIPS|register[20][20]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux43~4_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[28][20]~q ),
	.datac(\registerfile_MIPS|register[20][20]~q ),
	.datad(\registerfile_MIPS|Mux43~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~2 (
// Equation(s):
// \registerfile_MIPS|Mux43~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[21][20]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[17][20]~q  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[17][20]~q ),
	.datac(\registerfile_MIPS|register[21][20]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~3 (
// Equation(s):
// \registerfile_MIPS|Mux43~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux43~2_combout  & (\registerfile_MIPS|register[29][20]~q )) # (!\registerfile_MIPS|Mux43~2_combout  & ((\registerfile_MIPS|register[25][20]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux43~2_combout ))))

	.dataa(\registerfile_MIPS|register[29][20]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[25][20]~q ),
	.datad(\registerfile_MIPS|Mux43~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~6 (
// Equation(s):
// \registerfile_MIPS|Mux43~6_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|Mux43~3_combout ))) # (!instruction[16] & (\registerfile_MIPS|Mux43~5_combout ))))

	.dataa(\registerfile_MIPS|Mux43~5_combout ),
	.datab(\registerfile_MIPS|Mux43~3_combout ),
	.datac(instruction[17]),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~6 .lut_mask = 16'hFC0A;
defparam \registerfile_MIPS|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~7 (
// Equation(s):
// \registerfile_MIPS|Mux43~7_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[23][20]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[19][20]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][20]~q ),
	.datad(\registerfile_MIPS|register[19][20]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~8 (
// Equation(s):
// \registerfile_MIPS|Mux43~8_combout  = (\registerfile_MIPS|Mux43~7_combout  & ((\registerfile_MIPS|register[31][20]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux43~7_combout  & (((\registerfile_MIPS|register[27][20]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|Mux43~7_combout ),
	.datab(\registerfile_MIPS|register[31][20]~q ),
	.datac(\registerfile_MIPS|register[27][20]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~8 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~9 (
// Equation(s):
// \registerfile_MIPS|Mux43~9_combout  = (\registerfile_MIPS|Mux43~6_combout  & (((\registerfile_MIPS|Mux43~8_combout ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux43~6_combout  & (\registerfile_MIPS|Mux43~1_combout  & (instruction[17])))

	.dataa(\registerfile_MIPS|Mux43~1_combout ),
	.datab(\registerfile_MIPS|Mux43~6_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux43~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~9 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux43~20 (
// Equation(s):
// \registerfile_MIPS|Mux43~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux43~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux43~19_combout ))

	.dataa(\registerfile_MIPS|Mux43~19_combout ),
	.datab(gnd),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux43~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux43~20 .lut_mask = 16'hFA0A;
defparam \registerfile_MIPS|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y66_N21
dffeas \register_B_1|out[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux43~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[20] .is_wysiwyg = "true";
defparam \register_B_1|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N12
cycloneiv_lcell_comb \output_register_B_1[20] (
// Equation(s):
// output_register_B_1[20] = LCELL(\register_B_1|out [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [20]),
	.cin(gnd),
	.combout(output_register_B_1[20]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[20] .lut_mask = 16'hFF00;
defparam \output_register_B_1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N0
cycloneiv_lcell_comb \register_B_2|out[20]~feeder (
// Equation(s):
// \register_B_2|out[20]~feeder_combout  = output_register_B_1[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_B_1[20]),
	.cin(gnd),
	.combout(\register_B_2|out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_2|out[20]~feeder .lut_mask = 16'hFF00;
defparam \register_B_2|out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y66_N1
dffeas \register_B_2|out[20] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_2|out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[20] .is_wysiwyg = "true";
defparam \register_B_2|out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N25
dffeas \datamemory_MIPS|MemoryRam~20 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~20 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N24
cycloneiv_lcell_comb \output_datamemory[19] (
// Equation(s):
// output_datamemory[19] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a19 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~20_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\datamemory_MIPS|MemoryRam~20_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[19]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[19] .lut_mask = 16'hCCF0;
defparam \output_datamemory[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N16
cycloneiv_lcell_comb \mux_out|X[19]~19 (
// Equation(s):
// \mux_out|X[19]~19_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[19]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [19]))

	.dataa(gnd),
	.datab(\register_D_2|out [19]),
	.datac(output_datamemory[19]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[19]~19 .lut_mask = 16'hF0CC;
defparam \mux_out|X[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y64_N17
dffeas \registerfile_MIPS|register[15][19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][19] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~17 (
// Equation(s):
// \registerfile_MIPS|Mux44~17_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[13][19]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[12][19]~q ))))

	.dataa(\registerfile_MIPS|register[12][19]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[13][19]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~17 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~18 (
// Equation(s):
// \registerfile_MIPS|Mux44~18_combout  = (instruction[17] & ((\registerfile_MIPS|Mux44~17_combout  & (\registerfile_MIPS|register[15][19]~q )) # (!\registerfile_MIPS|Mux44~17_combout  & ((\registerfile_MIPS|register[14][19]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux44~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][19]~q ),
	.datab(\registerfile_MIPS|register[14][19]~q ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux44~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~18 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~12 (
// Equation(s):
// \registerfile_MIPS|Mux44~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[10][19]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[8][19]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[10][19]~q ),
	.datad(\registerfile_MIPS|register[8][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~13 (
// Equation(s):
// \registerfile_MIPS|Mux44~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux44~12_combout  & (\registerfile_MIPS|register[11][19]~q )) # (!\registerfile_MIPS|Mux44~12_combout  & ((\registerfile_MIPS|register[9][19]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux44~12_combout ))))

	.dataa(\registerfile_MIPS|register[11][19]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][19]~q ),
	.datad(\registerfile_MIPS|Mux44~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~14 (
// Equation(s):
// \registerfile_MIPS|Mux44~14_combout  = (instruction[17] & (((\registerfile_MIPS|register[2][19]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[0][19]~q  & ((!instruction[16]))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[0][19]~q ),
	.datac(\registerfile_MIPS|register[2][19]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~14 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~15 (
// Equation(s):
// \registerfile_MIPS|Mux44~15_combout  = (instruction[16] & ((\registerfile_MIPS|Mux44~14_combout  & ((\registerfile_MIPS|register[3][19]~q ))) # (!\registerfile_MIPS|Mux44~14_combout  & (\registerfile_MIPS|register[1][19]~q )))) # (!instruction[16] & 
// (\registerfile_MIPS|Mux44~14_combout ))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux44~14_combout ),
	.datac(\registerfile_MIPS|register[1][19]~q ),
	.datad(\registerfile_MIPS|register[3][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~15 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~16 (
// Equation(s):
// \registerfile_MIPS|Mux44~16_combout  = (instruction[19] & ((\registerfile_MIPS|Mux44~13_combout ) # ((instruction[18])))) # (!instruction[19] & (((\registerfile_MIPS|Mux44~15_combout  & !instruction[18]))))

	.dataa(\registerfile_MIPS|Mux44~13_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|Mux44~15_combout ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~16 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~10 (
// Equation(s):
// \registerfile_MIPS|Mux44~10_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[5][19]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[4][19]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][19]~q ),
	.datad(\registerfile_MIPS|register[4][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~10 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~11 (
// Equation(s):
// \registerfile_MIPS|Mux44~11_combout  = (\registerfile_MIPS|Mux44~10_combout  & (((\registerfile_MIPS|register[7][19]~q ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux44~10_combout  & (\registerfile_MIPS|register[6][19]~q  & ((instruction[17]))))

	.dataa(\registerfile_MIPS|Mux44~10_combout ),
	.datab(\registerfile_MIPS|register[6][19]~q ),
	.datac(\registerfile_MIPS|register[7][19]~q ),
	.datad(instruction[17]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~11 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~19 (
// Equation(s):
// \registerfile_MIPS|Mux44~19_combout  = (\registerfile_MIPS|Mux44~16_combout  & ((\registerfile_MIPS|Mux44~18_combout ) # ((!instruction[18])))) # (!\registerfile_MIPS|Mux44~16_combout  & (((\registerfile_MIPS|Mux44~11_combout  & instruction[18]))))

	.dataa(\registerfile_MIPS|Mux44~18_combout ),
	.datab(\registerfile_MIPS|Mux44~16_combout ),
	.datac(\registerfile_MIPS|Mux44~11_combout ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~19 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~4 (
// Equation(s):
// \registerfile_MIPS|Mux44~4_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[20][19]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[16][19]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[20][19]~q ),
	.datad(\registerfile_MIPS|register[16][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~4 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~5 (
// Equation(s):
// \registerfile_MIPS|Mux44~5_combout  = (\registerfile_MIPS|Mux44~4_combout  & ((\registerfile_MIPS|register[28][19]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux44~4_combout  & (((\registerfile_MIPS|register[24][19]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|Mux44~4_combout ),
	.datab(\registerfile_MIPS|register[28][19]~q ),
	.datac(\registerfile_MIPS|register[24][19]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~5 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~2 (
// Equation(s):
// \registerfile_MIPS|Mux44~2_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[22][19]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[18][19]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[22][19]~q ),
	.datad(\registerfile_MIPS|register[18][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~2 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~3 (
// Equation(s):
// \registerfile_MIPS|Mux44~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux44~2_combout  & ((\registerfile_MIPS|register[30][19]~q ))) # (!\registerfile_MIPS|Mux44~2_combout  & (\registerfile_MIPS|register[26][19]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux44~2_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux44~2_combout ),
	.datac(\registerfile_MIPS|register[26][19]~q ),
	.datad(\registerfile_MIPS|register[30][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~6 (
// Equation(s):
// \registerfile_MIPS|Mux44~6_combout  = (instruction[17] & (((instruction[16]) # (\registerfile_MIPS|Mux44~3_combout )))) # (!instruction[17] & (\registerfile_MIPS|Mux44~5_combout  & (!instruction[16])))

	.dataa(\registerfile_MIPS|Mux44~5_combout ),
	.datab(instruction[17]),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux44~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~6 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~7 (
// Equation(s):
// \registerfile_MIPS|Mux44~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][19]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][19]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][19]~q ),
	.datad(\registerfile_MIPS|register[19][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~8 (
// Equation(s):
// \registerfile_MIPS|Mux44~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux44~7_combout  & ((\registerfile_MIPS|register[31][19]~q ))) # (!\registerfile_MIPS|Mux44~7_combout  & (\registerfile_MIPS|register[23][19]~q )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux44~7_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux44~7_combout ),
	.datac(\registerfile_MIPS|register[23][19]~q ),
	.datad(\registerfile_MIPS|register[31][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~0 (
// Equation(s):
// \registerfile_MIPS|Mux44~0_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[25][19]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[17][19]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[25][19]~q ),
	.datad(\registerfile_MIPS|register[17][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~0 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~1 (
// Equation(s):
// \registerfile_MIPS|Mux44~1_combout  = (\registerfile_MIPS|Mux44~0_combout  & (((\registerfile_MIPS|register[29][19]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux44~0_combout  & (instruction[18] & ((\registerfile_MIPS|register[21][19]~q ))))

	.dataa(\registerfile_MIPS|Mux44~0_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][19]~q ),
	.datad(\registerfile_MIPS|register[21][19]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~9 (
// Equation(s):
// \registerfile_MIPS|Mux44~9_combout  = (\registerfile_MIPS|Mux44~6_combout  & ((\registerfile_MIPS|Mux44~8_combout ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux44~6_combout  & (((instruction[16] & \registerfile_MIPS|Mux44~1_combout ))))

	.dataa(\registerfile_MIPS|Mux44~6_combout ),
	.datab(\registerfile_MIPS|Mux44~8_combout ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux44~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~9 .lut_mask = 16'hDA8A;
defparam \registerfile_MIPS|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux44~20 (
// Equation(s):
// \registerfile_MIPS|Mux44~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux44~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux44~19_combout ))

	.dataa(gnd),
	.datab(instruction[20]),
	.datac(\registerfile_MIPS|Mux44~19_combout ),
	.datad(\registerfile_MIPS|Mux44~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux44~20 .lut_mask = 16'hFC30;
defparam \registerfile_MIPS|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y64_N23
dffeas \register_B_1|out[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux44~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[19] .is_wysiwyg = "true";
defparam \register_B_1|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y61_N8
cycloneiv_lcell_comb \output_register_B_1[19] (
// Equation(s):
// output_register_B_1[19] = LCELL(\register_B_1|out [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[19]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[19] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y61_N9
dffeas \register_B_2|out[19] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[19]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[19] .is_wysiwyg = "true";
defparam \register_B_2|out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y62_N29
dffeas \datamemory_MIPS|MemoryRam~19 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~19 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N28
cycloneiv_lcell_comb \output_datamemory[18] (
// Equation(s):
// output_datamemory[18] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18~portadataout )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~19_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(\datamemory_MIPS|MemoryRam~0_q ),
	.datac(\datamemory_MIPS|MemoryRam~19_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(output_datamemory[18]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[18] .lut_mask = 16'hB8B8;
defparam \output_datamemory[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y63_N9
dffeas \register_D_2|out[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[18]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[18] .is_wysiwyg = "true";
defparam \register_D_2|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N10
cycloneiv_lcell_comb \mux_out|X[18]~18 (
// Equation(s):
// \mux_out|X[18]~18_combout  = (\register_CTRL_3|out [6] & (output_datamemory[18])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [18])))

	.dataa(gnd),
	.datab(output_datamemory[18]),
	.datac(\register_D_2|out [18]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[18]~18 .lut_mask = 16'hCCF0;
defparam \mux_out|X[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N11
dffeas \registerfile_MIPS|register[20][18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[18]~18_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][18] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~4 (
// Equation(s):
// \registerfile_MIPS|Mux13~4_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|register[24][18]~q )) # (!instruction[24] & ((\registerfile_MIPS|register[16][18]~q )))))

	.dataa(\registerfile_MIPS|register[24][18]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][18]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~4 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~5 (
// Equation(s):
// \registerfile_MIPS|Mux13~5_combout  = (\registerfile_MIPS|Mux13~4_combout  & (((\registerfile_MIPS|register[28][18]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux13~4_combout  & (\registerfile_MIPS|register[20][18]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|register[20][18]~q ),
	.datab(\registerfile_MIPS|Mux13~4_combout ),
	.datac(\registerfile_MIPS|register[28][18]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~2 (
// Equation(s):
// \registerfile_MIPS|Mux13~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][18]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][18]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][18]~q ),
	.datad(\registerfile_MIPS|register[21][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~3 (
// Equation(s):
// \registerfile_MIPS|Mux13~3_combout  = (\registerfile_MIPS|Mux13~2_combout  & (((\registerfile_MIPS|register[29][18]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux13~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[25][18]~q ))))

	.dataa(\registerfile_MIPS|Mux13~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[29][18]~q ),
	.datad(\registerfile_MIPS|register[25][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~6 (
// Equation(s):
// \registerfile_MIPS|Mux13~6_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|Mux13~3_combout ))) # (!instruction[21] & (\registerfile_MIPS|Mux13~5_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux13~5_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux13~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~6 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y59_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~7 (
// Equation(s):
// \registerfile_MIPS|Mux13~7_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[23][18]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[19][18]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][18]~q ),
	.datad(\registerfile_MIPS|register[23][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y62_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~8 (
// Equation(s):
// \registerfile_MIPS|Mux13~8_combout  = (instruction[24] & ((\registerfile_MIPS|Mux13~7_combout  & ((\registerfile_MIPS|register[31][18]~q ))) # (!\registerfile_MIPS|Mux13~7_combout  & (\registerfile_MIPS|register[27][18]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux13~7_combout ))))

	.dataa(\registerfile_MIPS|register[27][18]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[31][18]~q ),
	.datad(\registerfile_MIPS|Mux13~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~8 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~0 (
// Equation(s):
// \registerfile_MIPS|Mux13~0_combout  = (instruction[24] & ((\registerfile_MIPS|register[26][18]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[18][18]~q  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[26][18]~q ),
	.datac(\registerfile_MIPS|register[18][18]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~0 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~1 (
// Equation(s):
// \registerfile_MIPS|Mux13~1_combout  = (\registerfile_MIPS|Mux13~0_combout  & ((\registerfile_MIPS|register[30][18]~q ) # ((!instruction[23])))) # (!\registerfile_MIPS|Mux13~0_combout  & (((\registerfile_MIPS|register[22][18]~q  & instruction[23]))))

	.dataa(\registerfile_MIPS|Mux13~0_combout ),
	.datab(\registerfile_MIPS|register[30][18]~q ),
	.datac(\registerfile_MIPS|register[22][18]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~1 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~9 (
// Equation(s):
// \registerfile_MIPS|Mux13~9_combout  = (\registerfile_MIPS|Mux13~6_combout  & ((\registerfile_MIPS|Mux13~8_combout ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux13~6_combout  & (((\registerfile_MIPS|Mux13~1_combout  & instruction[22]))))

	.dataa(\registerfile_MIPS|Mux13~6_combout ),
	.datab(\registerfile_MIPS|Mux13~8_combout ),
	.datac(\registerfile_MIPS|Mux13~1_combout ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~9 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~17 (
// Equation(s):
// \registerfile_MIPS|Mux13~17_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[14][18]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[12][18]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][18]~q ),
	.datad(\registerfile_MIPS|register[14][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~17 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~18 (
// Equation(s):
// \registerfile_MIPS|Mux13~18_combout  = (\registerfile_MIPS|Mux13~17_combout  & ((\registerfile_MIPS|register[15][18]~q ) # ((!instruction[21])))) # (!\registerfile_MIPS|Mux13~17_combout  & (((\registerfile_MIPS|register[13][18]~q  & instruction[21]))))

	.dataa(\registerfile_MIPS|register[15][18]~q ),
	.datab(\registerfile_MIPS|Mux13~17_combout ),
	.datac(\registerfile_MIPS|register[13][18]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~18 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~10 (
// Equation(s):
// \registerfile_MIPS|Mux13~10_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[9][18]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[8][18]~q )))))

	.dataa(\registerfile_MIPS|register[9][18]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][18]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~10 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~11 (
// Equation(s):
// \registerfile_MIPS|Mux13~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux13~10_combout  & ((\registerfile_MIPS|register[11][18]~q ))) # (!\registerfile_MIPS|Mux13~10_combout  & (\registerfile_MIPS|register[10][18]~q )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux13~10_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux13~10_combout ),
	.datac(\registerfile_MIPS|register[10][18]~q ),
	.datad(\registerfile_MIPS|register[11][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~11 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~14 (
// Equation(s):
// \registerfile_MIPS|Mux13~14_combout  = (instruction[21] & ((\registerfile_MIPS|register[1][18]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[0][18]~q  & !instruction[22]))))

	.dataa(\registerfile_MIPS|register[1][18]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][18]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~14 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~15 (
// Equation(s):
// \registerfile_MIPS|Mux13~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux13~14_combout  & (\registerfile_MIPS|register[3][18]~q )) # (!\registerfile_MIPS|Mux13~14_combout  & ((\registerfile_MIPS|register[2][18]~q ))))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux13~14_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux13~14_combout ),
	.datac(\registerfile_MIPS|register[3][18]~q ),
	.datad(\registerfile_MIPS|register[2][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~12 (
// Equation(s):
// \registerfile_MIPS|Mux13~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[6][18]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[4][18]~q )))))

	.dataa(\registerfile_MIPS|register[6][18]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][18]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~12 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~13 (
// Equation(s):
// \registerfile_MIPS|Mux13~13_combout  = (\registerfile_MIPS|Mux13~12_combout  & (((\registerfile_MIPS|register[7][18]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux13~12_combout  & (instruction[21] & ((\registerfile_MIPS|register[5][18]~q ))))

	.dataa(\registerfile_MIPS|Mux13~12_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[7][18]~q ),
	.datad(\registerfile_MIPS|register[5][18]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~13 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~16 (
// Equation(s):
// \registerfile_MIPS|Mux13~16_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|Mux13~13_combout ))) # (!instruction[23] & (\registerfile_MIPS|Mux13~15_combout ))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux13~15_combout ),
	.datac(\registerfile_MIPS|Mux13~13_combout ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~16 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~19 (
// Equation(s):
// \registerfile_MIPS|Mux13~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux13~16_combout  & (\registerfile_MIPS|Mux13~18_combout )) # (!\registerfile_MIPS|Mux13~16_combout  & ((\registerfile_MIPS|Mux13~11_combout ))))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux13~16_combout ))))

	.dataa(\registerfile_MIPS|Mux13~18_combout ),
	.datab(\registerfile_MIPS|Mux13~11_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux13~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~19 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux13~20 (
// Equation(s):
// \registerfile_MIPS|Mux13~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux13~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux13~19_combout )))

	.dataa(gnd),
	.datab(instruction[25]),
	.datac(\registerfile_MIPS|Mux13~9_combout ),
	.datad(\registerfile_MIPS|Mux13~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux13~20 .lut_mask = 16'hF3C0;
defparam \registerfile_MIPS|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N3
dffeas \register_A|out[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux13~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[18] .is_wysiwyg = "true";
defparam \register_A|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N20
cycloneiv_lcell_comb \output_register_A[18] (
// Equation(s):
// output_register_A[18] = LCELL(\register_A|out [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [18]),
	.cin(gnd),
	.combout(output_register_A[18]),
	.cout());
// synopsys translate_off
defparam \output_register_A[18] .lut_mask = 16'hFF00;
defparam \output_register_A[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N0
cycloneiv_lcell_comb \mux_Execute_2|X[18]~45 (
// Equation(s):
// \mux_Execute_2|X[18]~45_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[18])))

	.dataa(gnd),
	.datab(\register_IMM|out [31]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[18]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[18]~45 .lut_mask = 16'hCFC0;
defparam \mux_Execute_2|X[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N26
cycloneiv_lcell_comb \mux_Execute_2|X[18]~46 (
// Equation(s):
// \mux_Execute_2|X[18]~46_combout  = (\register_D_1|out[8]~1_combout  & (\register_D_1|out[8]~0_combout  & ((output_register_A[18]) # (\mux_Execute_2|X[18]~45_combout )))) # (!\register_D_1|out[8]~1_combout  & (((output_register_A[18] & 
// \mux_Execute_2|X[18]~45_combout )) # (!\register_D_1|out[8]~0_combout )))

	.dataa(output_register_A[18]),
	.datab(\mux_Execute_2|X[18]~45_combout ),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[18]~46 .lut_mask = 16'hE80F;
defparam \mux_Execute_2|X[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N24
cycloneiv_lcell_comb \output_mult[18] (
// Equation(s):
// output_mult[18] = LCELL(\multiplicador_MIPS|ACC0|Saidas [18])

	.dataa(gnd),
	.datab(\multiplicador_MIPS|ACC0|Saidas [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[18]),
	.cout());
// synopsys translate_off
defparam \output_mult[18] .lut_mask = 16'hCCCC;
defparam \output_mult[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N2
cycloneiv_lcell_comb \mux_Execute_2|X[18]~47 (
// Equation(s):
// \mux_Execute_2|X[18]~47_combout  = (\mux_Execute_2|X[18]~46_combout  & ((output_mult[18]) # ((\register_D_1|out[8]~0_combout )))) # (!\mux_Execute_2|X[18]~46_combout  & (((\alu_MIPS|Add0~57_combout  & !\register_D_1|out[8]~0_combout ))))

	.dataa(\mux_Execute_2|X[18]~46_combout ),
	.datab(output_mult[18]),
	.datac(\alu_MIPS|Add0~57_combout ),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[18]~47 .lut_mask = 16'hAAD8;
defparam \mux_Execute_2|X[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y63_N3
dffeas \register_D_1|out[18] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[18]~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[18] .is_wysiwyg = "true";
defparam \register_D_1|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y63_N8
cycloneiv_lcell_comb \output_register_D_1[18] (
// Equation(s):
// output_register_D_1[18] = LCELL(\register_D_1|out [18])

	.dataa(gnd),
	.datab(\register_D_1|out [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[18]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[18] .lut_mask = 16'hCCCC;
defparam \output_register_D_1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N8
cycloneiv_lcell_comb \register_B_2|out[27]~feeder (
// Equation(s):
// \register_B_2|out[27]~feeder_combout  = output_register_B_1[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(output_register_B_1[27]),
	.cin(gnd),
	.combout(\register_B_2|out[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_B_2|out[27]~feeder .lut_mask = 16'hFF00;
defparam \register_B_2|out[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N9
dffeas \register_B_2|out[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\register_B_2|out[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[27] .is_wysiwyg = "true";
defparam \register_B_2|out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N27
dffeas \registerfile_MIPS|register[21][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N29
dffeas \registerfile_MIPS|register[17][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~2 (
// Equation(s):
// \registerfile_MIPS|Mux3~2_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[21][28]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[17][28]~q )))))

	.dataa(\registerfile_MIPS|register[21][28]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][28]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~2 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N29
dffeas \registerfile_MIPS|register[25][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N7
dffeas \registerfile_MIPS|register[29][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~3 (
// Equation(s):
// \registerfile_MIPS|Mux3~3_combout  = (\registerfile_MIPS|Mux3~2_combout  & (((\registerfile_MIPS|register[29][28]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux3~2_combout  & (\registerfile_MIPS|register[25][28]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux3~2_combout ),
	.datab(\registerfile_MIPS|register[25][28]~q ),
	.datac(\registerfile_MIPS|register[29][28]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N23
dffeas \registerfile_MIPS|register[20][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N27
dffeas \registerfile_MIPS|register[16][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y65_N17
dffeas \registerfile_MIPS|register[24][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~4 (
// Equation(s):
// \registerfile_MIPS|Mux3~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][28]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][28]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][28]~q ),
	.datad(\registerfile_MIPS|register[24][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N17
dffeas \registerfile_MIPS|register[28][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~5 (
// Equation(s):
// \registerfile_MIPS|Mux3~5_combout  = (\registerfile_MIPS|Mux3~4_combout  & (((\registerfile_MIPS|register[28][28]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux3~4_combout  & (\registerfile_MIPS|register[20][28]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|register[20][28]~q ),
	.datab(\registerfile_MIPS|Mux3~4_combout ),
	.datac(\registerfile_MIPS|register[28][28]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~5 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~6 (
// Equation(s):
// \registerfile_MIPS|Mux3~6_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|Mux3~3_combout )) # (!instruction[21] & ((\registerfile_MIPS|Mux3~5_combout )))))

	.dataa(\registerfile_MIPS|Mux3~3_combout ),
	.datab(instruction[22]),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux3~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~6 .lut_mask = 16'hE3E0;
defparam \registerfile_MIPS|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N31
dffeas \registerfile_MIPS|register[23][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N1
dffeas \registerfile_MIPS|register[19][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~7 (
// Equation(s):
// \registerfile_MIPS|Mux3~7_combout  = (instruction[23] & ((\registerfile_MIPS|register[23][28]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[19][28]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[23][28]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][28]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~7 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N29
dffeas \registerfile_MIPS|register[27][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N15
dffeas \registerfile_MIPS|register[31][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~8 (
// Equation(s):
// \registerfile_MIPS|Mux3~8_combout  = (\registerfile_MIPS|Mux3~7_combout  & (((\registerfile_MIPS|register[31][28]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux3~7_combout  & (\registerfile_MIPS|register[27][28]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux3~7_combout ),
	.datab(\registerfile_MIPS|register[27][28]~q ),
	.datac(\registerfile_MIPS|register[31][28]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~8 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y67_N19
dffeas \registerfile_MIPS|register[18][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y67_N31
dffeas \registerfile_MIPS|register[26][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~0 (
// Equation(s):
// \registerfile_MIPS|Mux3~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[26][28]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[18][28]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][28]~q ),
	.datad(\registerfile_MIPS|register[26][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y67_N25
dffeas \registerfile_MIPS|register[22][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y67_N25
dffeas \registerfile_MIPS|register[30][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~1 (
// Equation(s):
// \registerfile_MIPS|Mux3~1_combout  = (\registerfile_MIPS|Mux3~0_combout  & (((\registerfile_MIPS|register[30][28]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux3~0_combout  & (instruction[23] & (\registerfile_MIPS|register[22][28]~q )))

	.dataa(\registerfile_MIPS|Mux3~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[22][28]~q ),
	.datad(\registerfile_MIPS|register[30][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~9 (
// Equation(s):
// \registerfile_MIPS|Mux3~9_combout  = (\registerfile_MIPS|Mux3~6_combout  & ((\registerfile_MIPS|Mux3~8_combout ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux3~6_combout  & (((instruction[22] & \registerfile_MIPS|Mux3~1_combout ))))

	.dataa(\registerfile_MIPS|Mux3~6_combout ),
	.datab(\registerfile_MIPS|Mux3~8_combout ),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux3~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~9 .lut_mask = 16'hDA8A;
defparam \registerfile_MIPS|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y68_N27
dffeas \registerfile_MIPS|register[4][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N1
dffeas \registerfile_MIPS|register[6][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~12 (
// Equation(s):
// \registerfile_MIPS|Mux3~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][28]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][28]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][28]~q ),
	.datad(\registerfile_MIPS|register[6][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y68_N25
dffeas \registerfile_MIPS|register[5][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y68_N11
dffeas \registerfile_MIPS|register[7][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~13 (
// Equation(s):
// \registerfile_MIPS|Mux3~13_combout  = (\registerfile_MIPS|Mux3~12_combout  & (((\registerfile_MIPS|register[7][28]~q ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux3~12_combout  & (\registerfile_MIPS|register[5][28]~q  & ((instruction[21]))))

	.dataa(\registerfile_MIPS|Mux3~12_combout ),
	.datab(\registerfile_MIPS|register[5][28]~q ),
	.datac(\registerfile_MIPS|register[7][28]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~13 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y66_N25
dffeas \registerfile_MIPS|register[2][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y66_N11
dffeas \registerfile_MIPS|register[3][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y67_N21
dffeas \registerfile_MIPS|register[0][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y67_N11
dffeas \registerfile_MIPS|register[1][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~14 (
// Equation(s):
// \registerfile_MIPS|Mux3~14_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[1][28]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[0][28]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][28]~q ),
	.datad(\registerfile_MIPS|register[1][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~14 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~15 (
// Equation(s):
// \registerfile_MIPS|Mux3~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux3~14_combout  & ((\registerfile_MIPS|register[3][28]~q ))) # (!\registerfile_MIPS|Mux3~14_combout  & (\registerfile_MIPS|register[2][28]~q )))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux3~14_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[2][28]~q ),
	.datac(\registerfile_MIPS|register[3][28]~q ),
	.datad(\registerfile_MIPS|Mux3~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~15 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~16 (
// Equation(s):
// \registerfile_MIPS|Mux3~16_combout  = (instruction[23] & ((\registerfile_MIPS|Mux3~13_combout ) # ((instruction[24])))) # (!instruction[23] & (((!instruction[24] & \registerfile_MIPS|Mux3~15_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux3~13_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux3~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~16 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y68_N3
dffeas \registerfile_MIPS|register[11][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y68_N9
dffeas \registerfile_MIPS|register[10][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y68_N9
dffeas \registerfile_MIPS|register[9][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y68_N11
dffeas \registerfile_MIPS|register[8][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~10 (
// Equation(s):
// \registerfile_MIPS|Mux3~10_combout  = (instruction[21] & ((\registerfile_MIPS|register[9][28]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[8][28]~q  & !instruction[22]))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[9][28]~q ),
	.datac(\registerfile_MIPS|register[8][28]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~10 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~11 (
// Equation(s):
// \registerfile_MIPS|Mux3~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux3~10_combout  & (\registerfile_MIPS|register[11][28]~q )) # (!\registerfile_MIPS|Mux3~10_combout  & ((\registerfile_MIPS|register[10][28]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux3~10_combout ))))

	.dataa(\registerfile_MIPS|register[11][28]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[10][28]~q ),
	.datad(\registerfile_MIPS|Mux3~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~11 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y66_N27
dffeas \registerfile_MIPS|register[12][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~17 (
// Equation(s):
// \registerfile_MIPS|Mux3~17_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[14][28]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[12][28]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[12][28]~q ),
	.datad(\registerfile_MIPS|register[14][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~17 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y64_N21
dffeas \registerfile_MIPS|register[15][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y66_N5
dffeas \registerfile_MIPS|register[13][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~18 (
// Equation(s):
// \registerfile_MIPS|Mux3~18_combout  = (\registerfile_MIPS|Mux3~17_combout  & ((\registerfile_MIPS|register[15][28]~q ) # ((!instruction[21])))) # (!\registerfile_MIPS|Mux3~17_combout  & (((\registerfile_MIPS|register[13][28]~q  & instruction[21]))))

	.dataa(\registerfile_MIPS|Mux3~17_combout ),
	.datab(\registerfile_MIPS|register[15][28]~q ),
	.datac(\registerfile_MIPS|register[13][28]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~18 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y68_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~19 (
// Equation(s):
// \registerfile_MIPS|Mux3~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux3~16_combout  & ((\registerfile_MIPS|Mux3~18_combout ))) # (!\registerfile_MIPS|Mux3~16_combout  & (\registerfile_MIPS|Mux3~11_combout )))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux3~16_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux3~16_combout ),
	.datac(\registerfile_MIPS|Mux3~11_combout ),
	.datad(\registerfile_MIPS|Mux3~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~19 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux3~20 (
// Equation(s):
// \registerfile_MIPS|Mux3~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux3~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux3~19_combout )))

	.dataa(\registerfile_MIPS|Mux3~9_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux3~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux3~20 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N25
dffeas \register_A|out[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux3~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[28] .is_wysiwyg = "true";
defparam \register_A|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N30
cycloneiv_lcell_comb \output_register_A[28] (
// Equation(s):
// output_register_A[28] = LCELL(\register_A|out [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [28]),
	.cin(gnd),
	.combout(output_register_A[28]),
	.cout());
// synopsys translate_off
defparam \output_register_A[28] .lut_mask = 16'hFF00;
defparam \output_register_A[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N2
cycloneiv_lcell_comb \mux_Execute_2|X[28]~70 (
// Equation(s):
// \mux_Execute_2|X[28]~70_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[28])))

	.dataa(\register_IMM|out [31]),
	.datab(gnd),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[28]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[28]~70 .lut_mask = 16'hAFA0;
defparam \mux_Execute_2|X[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N24
cycloneiv_lcell_comb \mux_Execute_2|X[28]~71 (
// Equation(s):
// \mux_Execute_2|X[28]~71_combout  = (\register_D_1|out[8]~0_combout  & ((output_register_A[28] & ((\register_D_1|out[8]~1_combout ) # (\mux_Execute_2|X[28]~70_combout ))) # (!output_register_A[28] & (\register_D_1|out[8]~1_combout  & 
// \mux_Execute_2|X[28]~70_combout )))) # (!\register_D_1|out[8]~0_combout  & (((!\register_D_1|out[8]~1_combout ))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(output_register_A[28]),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(\mux_Execute_2|X[28]~70_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[28]~71 .lut_mask = 16'hAD85;
defparam \mux_Execute_2|X[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N28
cycloneiv_lcell_comb \output_mult[28] (
// Equation(s):
// output_mult[28] = LCELL(\multiplicador_MIPS|ACC0|Saidas [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [28]),
	.cin(gnd),
	.combout(output_mult[28]),
	.cout());
// synopsys translate_off
defparam \output_mult[28] .lut_mask = 16'hFF00;
defparam \output_mult[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N8
cycloneiv_lcell_comb \alu_MIPS|Add0~86 (
// Equation(s):
// \alu_MIPS|Add0~86_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[28])))))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_ctrl_1[8]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[28]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~86 .lut_mask = 16'h636C;
defparam \alu_MIPS|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N14
cycloneiv_lcell_comb \alu_MIPS|Add0~83 (
// Equation(s):
// \alu_MIPS|Add0~83_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[27])))))

	.dataa(output_register_ctrl_1[8]),
	.datab(\register_IMM|out [31]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[27]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~83 .lut_mask = 16'h656A;
defparam \alu_MIPS|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y60_N31
dffeas \registerfile_MIPS|register[27][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N3
dffeas \registerfile_MIPS|register[19][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~7 (
// Equation(s):
// \registerfile_MIPS|Mux4~7_combout  = (instruction[24] & ((\registerfile_MIPS|register[27][27]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[19][27]~q  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[27][27]~q ),
	.datac(\registerfile_MIPS|register[19][27]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~7 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y59_N13
dffeas \registerfile_MIPS|register[23][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y63_N29
dffeas \registerfile_MIPS|register[31][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~8 (
// Equation(s):
// \registerfile_MIPS|Mux4~8_combout  = (\registerfile_MIPS|Mux4~7_combout  & (((\registerfile_MIPS|register[31][27]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux4~7_combout  & (\registerfile_MIPS|register[23][27]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux4~7_combout ),
	.datab(\registerfile_MIPS|register[23][27]~q ),
	.datac(\registerfile_MIPS|register[31][27]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~8 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y68_N27
dffeas \registerfile_MIPS|register[25][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y68_N21
dffeas \registerfile_MIPS|register[17][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~0 (
// Equation(s):
// \registerfile_MIPS|Mux4~0_combout  = (instruction[23] & (((instruction[24])))) # (!instruction[23] & ((instruction[24] & (\registerfile_MIPS|register[25][27]~q )) # (!instruction[24] & ((\registerfile_MIPS|register[17][27]~q )))))

	.dataa(\registerfile_MIPS|register[25][27]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[17][27]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~0 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y63_N11
dffeas \registerfile_MIPS|register[21][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y62_N23
dffeas \registerfile_MIPS|register[29][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y63_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~1 (
// Equation(s):
// \registerfile_MIPS|Mux4~1_combout  = (instruction[23] & ((\registerfile_MIPS|Mux4~0_combout  & ((\registerfile_MIPS|register[29][27]~q ))) # (!\registerfile_MIPS|Mux4~0_combout  & (\registerfile_MIPS|register[21][27]~q )))) # (!instruction[23] & 
// (\registerfile_MIPS|Mux4~0_combout ))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux4~0_combout ),
	.datac(\registerfile_MIPS|register[21][27]~q ),
	.datad(\registerfile_MIPS|register[29][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~1 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y65_N11
dffeas \registerfile_MIPS|register[20][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y65_N13
dffeas \registerfile_MIPS|register[16][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~4 (
// Equation(s):
// \registerfile_MIPS|Mux4~4_combout  = (instruction[23] & ((\registerfile_MIPS|register[20][27]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[16][27]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[20][27]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][27]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~4 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N1
dffeas \registerfile_MIPS|register[28][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N7
dffeas \registerfile_MIPS|register[24][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~5 (
// Equation(s):
// \registerfile_MIPS|Mux4~5_combout  = (\registerfile_MIPS|Mux4~4_combout  & (((\registerfile_MIPS|register[28][27]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux4~4_combout  & (instruction[24] & ((\registerfile_MIPS|register[24][27]~q ))))

	.dataa(\registerfile_MIPS|Mux4~4_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][27]~q ),
	.datad(\registerfile_MIPS|register[24][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N31
dffeas \registerfile_MIPS|register[22][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N9
dffeas \registerfile_MIPS|register[18][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~2 (
// Equation(s):
// \registerfile_MIPS|Mux4~2_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[22][27]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[18][27]~q )))))

	.dataa(\registerfile_MIPS|register[22][27]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[18][27]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~2 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y62_N23
dffeas \registerfile_MIPS|register[30][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y62_N29
dffeas \registerfile_MIPS|register[26][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~3 (
// Equation(s):
// \registerfile_MIPS|Mux4~3_combout  = (\registerfile_MIPS|Mux4~2_combout  & (((\registerfile_MIPS|register[30][27]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux4~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[26][27]~q ))))

	.dataa(\registerfile_MIPS|Mux4~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[30][27]~q ),
	.datad(\registerfile_MIPS|register[26][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~6 (
// Equation(s):
// \registerfile_MIPS|Mux4~6_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|Mux4~3_combout ))) # (!instruction[22] & (\registerfile_MIPS|Mux4~5_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux4~5_combout ),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux4~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~6 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~9 (
// Equation(s):
// \registerfile_MIPS|Mux4~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux4~6_combout  & (\registerfile_MIPS|Mux4~8_combout )) # (!\registerfile_MIPS|Mux4~6_combout  & ((\registerfile_MIPS|Mux4~1_combout ))))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux4~6_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux4~8_combout ),
	.datac(\registerfile_MIPS|Mux4~1_combout ),
	.datad(\registerfile_MIPS|Mux4~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~9 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y67_N13
dffeas \registerfile_MIPS|register[13][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~17 (
// Equation(s):
// \registerfile_MIPS|Mux4~17_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[13][27]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[12][27]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][27]~q ),
	.datad(\registerfile_MIPS|register[13][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~17 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y64_N1
dffeas \registerfile_MIPS|register[14][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y64_N19
dffeas \registerfile_MIPS|register[15][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~18 (
// Equation(s):
// \registerfile_MIPS|Mux4~18_combout  = (instruction[22] & ((\registerfile_MIPS|Mux4~17_combout  & ((\registerfile_MIPS|register[15][27]~q ))) # (!\registerfile_MIPS|Mux4~17_combout  & (\registerfile_MIPS|register[14][27]~q )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux4~17_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux4~17_combout ),
	.datac(\registerfile_MIPS|register[14][27]~q ),
	.datad(\registerfile_MIPS|register[15][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~18 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y66_N15
dffeas \registerfile_MIPS|register[1][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y66_N17
dffeas \registerfile_MIPS|register[3][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N7
dffeas \registerfile_MIPS|register[0][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y63_N21
dffeas \registerfile_MIPS|register[2][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~14 (
// Equation(s):
// \registerfile_MIPS|Mux4~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][27]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][27]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][27]~q ),
	.datad(\registerfile_MIPS|register[2][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~15 (
// Equation(s):
// \registerfile_MIPS|Mux4~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux4~14_combout  & ((\registerfile_MIPS|register[3][27]~q ))) # (!\registerfile_MIPS|Mux4~14_combout  & (\registerfile_MIPS|register[1][27]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux4~14_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[1][27]~q ),
	.datac(\registerfile_MIPS|register[3][27]~q ),
	.datad(\registerfile_MIPS|Mux4~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~15 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y70_N25
dffeas \registerfile_MIPS|register[9][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N15
dffeas \registerfile_MIPS|register[8][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y70_N13
dffeas \registerfile_MIPS|register[10][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~12 (
// Equation(s):
// \registerfile_MIPS|Mux4~12_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[10][27]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[8][27]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[8][27]~q ),
	.datad(\registerfile_MIPS|register[10][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~12 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y70_N27
dffeas \registerfile_MIPS|register[11][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~13 (
// Equation(s):
// \registerfile_MIPS|Mux4~13_combout  = (\registerfile_MIPS|Mux4~12_combout  & (((\registerfile_MIPS|register[11][27]~q ) # (!instruction[21])))) # (!\registerfile_MIPS|Mux4~12_combout  & (\registerfile_MIPS|register[9][27]~q  & ((instruction[21]))))

	.dataa(\registerfile_MIPS|register[9][27]~q ),
	.datab(\registerfile_MIPS|Mux4~12_combout ),
	.datac(\registerfile_MIPS|register[11][27]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~13 .lut_mask = 16'hE2CC;
defparam \registerfile_MIPS|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~16 (
// Equation(s):
// \registerfile_MIPS|Mux4~16_combout  = (instruction[24] & (((\registerfile_MIPS|Mux4~13_combout ) # (instruction[23])))) # (!instruction[24] & (\registerfile_MIPS|Mux4~15_combout  & ((!instruction[23]))))

	.dataa(\registerfile_MIPS|Mux4~15_combout ),
	.datab(\registerfile_MIPS|Mux4~13_combout ),
	.datac(instruction[24]),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~16 .lut_mask = 16'hF0CA;
defparam \registerfile_MIPS|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y65_N5
dffeas \registerfile_MIPS|register[5][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y65_N3
dffeas \registerfile_MIPS|register[4][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~10 (
// Equation(s):
// \registerfile_MIPS|Mux4~10_combout  = (instruction[21] & ((\registerfile_MIPS|register[5][27]~q ) # ((instruction[22])))) # (!instruction[21] & (((\registerfile_MIPS|register[4][27]~q  & !instruction[22]))))

	.dataa(\registerfile_MIPS|register[5][27]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][27]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~10 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y65_N25
dffeas \registerfile_MIPS|register[6][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N7
dffeas \registerfile_MIPS|register[7][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~11 (
// Equation(s):
// \registerfile_MIPS|Mux4~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux4~10_combout  & ((\registerfile_MIPS|register[7][27]~q ))) # (!\registerfile_MIPS|Mux4~10_combout  & (\registerfile_MIPS|register[6][27]~q )))) # (!instruction[22] & 
// (\registerfile_MIPS|Mux4~10_combout ))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux4~10_combout ),
	.datac(\registerfile_MIPS|register[6][27]~q ),
	.datad(\registerfile_MIPS|register[7][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~11 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~19 (
// Equation(s):
// \registerfile_MIPS|Mux4~19_combout  = (instruction[23] & ((\registerfile_MIPS|Mux4~16_combout  & (\registerfile_MIPS|Mux4~18_combout )) # (!\registerfile_MIPS|Mux4~16_combout  & ((\registerfile_MIPS|Mux4~11_combout ))))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux4~16_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux4~18_combout ),
	.datac(\registerfile_MIPS|Mux4~16_combout ),
	.datad(\registerfile_MIPS|Mux4~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~19 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux4~20 (
// Equation(s):
// \registerfile_MIPS|Mux4~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux4~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux4~19_combout )))

	.dataa(\registerfile_MIPS|Mux4~9_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux4~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux4~20 .lut_mask = 16'hAFA0;
defparam \registerfile_MIPS|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N29
dffeas \register_A|out[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux4~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[27] .is_wysiwyg = "true";
defparam \register_A|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N18
cycloneiv_lcell_comb \output_register_A[27] (
// Equation(s):
// output_register_A[27] = LCELL(\register_A|out [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [27]),
	.cin(gnd),
	.combout(output_register_A[27]),
	.cout());
// synopsys translate_off
defparam \output_register_A[27] .lut_mask = 16'hFF00;
defparam \output_register_A[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N8
cycloneiv_lcell_comb \alu_MIPS|Add0~84 (
// Equation(s):
// \alu_MIPS|Add0~84_combout  = ((\alu_MIPS|Add0~83_combout  $ (output_register_A[27] $ (!\alu_MIPS|Add0~82 )))) # (GND)
// \alu_MIPS|Add0~85  = CARRY((\alu_MIPS|Add0~83_combout  & ((output_register_A[27]) # (!\alu_MIPS|Add0~82 ))) # (!\alu_MIPS|Add0~83_combout  & (output_register_A[27] & !\alu_MIPS|Add0~82 )))

	.dataa(\alu_MIPS|Add0~83_combout ),
	.datab(output_register_A[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~82 ),
	.combout(\alu_MIPS|Add0~84_combout ),
	.cout(\alu_MIPS|Add0~85 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~84 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N10
cycloneiv_lcell_comb \alu_MIPS|Add0~87 (
// Equation(s):
// \alu_MIPS|Add0~87_combout  = (\alu_MIPS|Add0~86_combout  & ((output_register_A[28] & (\alu_MIPS|Add0~85  & VCC)) # (!output_register_A[28] & (!\alu_MIPS|Add0~85 )))) # (!\alu_MIPS|Add0~86_combout  & ((output_register_A[28] & (!\alu_MIPS|Add0~85 )) # 
// (!output_register_A[28] & ((\alu_MIPS|Add0~85 ) # (GND)))))
// \alu_MIPS|Add0~88  = CARRY((\alu_MIPS|Add0~86_combout  & (!output_register_A[28] & !\alu_MIPS|Add0~85 )) # (!\alu_MIPS|Add0~86_combout  & ((!\alu_MIPS|Add0~85 ) # (!output_register_A[28]))))

	.dataa(\alu_MIPS|Add0~86_combout ),
	.datab(output_register_A[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~85 ),
	.combout(\alu_MIPS|Add0~87_combout ),
	.cout(\alu_MIPS|Add0~88 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~87 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N20
cycloneiv_lcell_comb \mux_Execute_2|X[28]~72 (
// Equation(s):
// \mux_Execute_2|X[28]~72_combout  = (\register_D_1|out[8]~0_combout  & (\mux_Execute_2|X[28]~71_combout )) # (!\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[28]~71_combout  & (output_mult[28])) # (!\mux_Execute_2|X[28]~71_combout  & 
// ((\alu_MIPS|Add0~87_combout )))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\mux_Execute_2|X[28]~71_combout ),
	.datac(output_mult[28]),
	.datad(\alu_MIPS|Add0~87_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[28]~72 .lut_mask = 16'hD9C8;
defparam \mux_Execute_2|X[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y60_N21
dffeas \register_D_1|out[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[28]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[28] .is_wysiwyg = "true";
defparam \register_D_1|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y64_N8
cycloneiv_lcell_comb \output_register_D_1[28] (
// Equation(s):
// output_register_D_1[28] = LCELL(\register_D_1|out [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_D_1|out [28]),
	.cin(gnd),
	.combout(output_register_D_1[28]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[28] .lut_mask = 16'hFF00;
defparam \output_register_D_1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y64_N9
dffeas \register_D_2|out[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[28]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[28] .is_wysiwyg = "true";
defparam \register_D_2|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y62_N23
dffeas \datamemory_MIPS|MemoryRam~29 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~29 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y68_N13
dffeas \registerfile_MIPS|register[17][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y68_N19
dffeas \registerfile_MIPS|register[25][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~0 (
// Equation(s):
// \registerfile_MIPS|Mux0~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[25][31]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[17][31]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[17][31]~q ),
	.datad(\registerfile_MIPS|register[25][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y68_N27
dffeas \registerfile_MIPS|register[21][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y68_N29
dffeas \registerfile_MIPS|register[29][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~1 (
// Equation(s):
// \registerfile_MIPS|Mux0~1_combout  = (\registerfile_MIPS|Mux0~0_combout  & (((\registerfile_MIPS|register[29][31]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux0~0_combout  & (instruction[23] & (\registerfile_MIPS|register[21][31]~q )))

	.dataa(\registerfile_MIPS|Mux0~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[21][31]~q ),
	.datad(\registerfile_MIPS|register[29][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y63_N11
dffeas \registerfile_MIPS|register[27][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y60_N23
dffeas \registerfile_MIPS|register[19][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~7 (
// Equation(s):
// \registerfile_MIPS|Mux0~7_combout  = (instruction[24] & ((\registerfile_MIPS|register[27][31]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[19][31]~q  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|register[27][31]~q ),
	.datac(\registerfile_MIPS|register[19][31]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~7 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N15
dffeas \registerfile_MIPS|register[23][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N13
dffeas \registerfile_MIPS|register[31][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~8 (
// Equation(s):
// \registerfile_MIPS|Mux0~8_combout  = (\registerfile_MIPS|Mux0~7_combout  & (((\registerfile_MIPS|register[31][31]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux0~7_combout  & (\registerfile_MIPS|register[23][31]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux0~7_combout ),
	.datab(\registerfile_MIPS|register[23][31]~q ),
	.datac(\registerfile_MIPS|register[31][31]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~8 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y65_N27
dffeas \registerfile_MIPS|register[24][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y65_N5
dffeas \registerfile_MIPS|register[28][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y65_N21
dffeas \registerfile_MIPS|register[16][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y65_N19
dffeas \registerfile_MIPS|register[20][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~4 (
// Equation(s):
// \registerfile_MIPS|Mux0~4_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[20][31]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[16][31]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][31]~q ),
	.datad(\registerfile_MIPS|register[20][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~4 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~5 (
// Equation(s):
// \registerfile_MIPS|Mux0~5_combout  = (instruction[24] & ((\registerfile_MIPS|Mux0~4_combout  & ((\registerfile_MIPS|register[28][31]~q ))) # (!\registerfile_MIPS|Mux0~4_combout  & (\registerfile_MIPS|register[24][31]~q )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux0~4_combout ))))

	.dataa(\registerfile_MIPS|register[24][31]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][31]~q ),
	.datad(\registerfile_MIPS|Mux0~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~5 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y60_N11
dffeas \registerfile_MIPS|register[22][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y60_N21
dffeas \registerfile_MIPS|register[18][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~2 (
// Equation(s):
// \registerfile_MIPS|Mux0~2_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|register[22][31]~q )) # (!instruction[23] & ((\registerfile_MIPS|register[18][31]~q )))))

	.dataa(\registerfile_MIPS|register[22][31]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[18][31]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~2 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N5
dffeas \registerfile_MIPS|register[26][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N7
dffeas \registerfile_MIPS|register[30][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~3 (
// Equation(s):
// \registerfile_MIPS|Mux0~3_combout  = (\registerfile_MIPS|Mux0~2_combout  & (((\registerfile_MIPS|register[30][31]~q ) # (!instruction[24])))) # (!\registerfile_MIPS|Mux0~2_combout  & (\registerfile_MIPS|register[26][31]~q  & ((instruction[24]))))

	.dataa(\registerfile_MIPS|Mux0~2_combout ),
	.datab(\registerfile_MIPS|register[26][31]~q ),
	.datac(\registerfile_MIPS|register[30][31]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~3 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~6 (
// Equation(s):
// \registerfile_MIPS|Mux0~6_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|Mux0~3_combout ))) # (!instruction[22] & (\registerfile_MIPS|Mux0~5_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux0~5_combout ),
	.datac(\registerfile_MIPS|Mux0~3_combout ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~6 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~9 (
// Equation(s):
// \registerfile_MIPS|Mux0~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux0~6_combout  & ((\registerfile_MIPS|Mux0~8_combout ))) # (!\registerfile_MIPS|Mux0~6_combout  & (\registerfile_MIPS|Mux0~1_combout )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux0~6_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux0~1_combout ),
	.datac(\registerfile_MIPS|Mux0~8_combout ),
	.datad(\registerfile_MIPS|Mux0~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~9 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y65_N15
dffeas \registerfile_MIPS|register[7][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y65_N1
dffeas \registerfile_MIPS|register[6][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y65_N11
dffeas \registerfile_MIPS|register[4][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N29
dffeas \registerfile_MIPS|register[5][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~10 (
// Equation(s):
// \registerfile_MIPS|Mux0~10_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[5][31]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[4][31]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][31]~q ),
	.datad(\registerfile_MIPS|register[5][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~10 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~11 (
// Equation(s):
// \registerfile_MIPS|Mux0~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux0~10_combout  & (\registerfile_MIPS|register[7][31]~q )) # (!\registerfile_MIPS|Mux0~10_combout  & ((\registerfile_MIPS|register[6][31]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux0~10_combout ))))

	.dataa(\registerfile_MIPS|register[7][31]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[6][31]~q ),
	.datad(\registerfile_MIPS|Mux0~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~11 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y63_N17
dffeas \registerfile_MIPS|register[15][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N15
dffeas \registerfile_MIPS|register[12][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N21
dffeas \registerfile_MIPS|register[13][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~17 (
// Equation(s):
// \registerfile_MIPS|Mux0~17_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[13][31]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[12][31]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][31]~q ),
	.datad(\registerfile_MIPS|register[13][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~17 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~18 (
// Equation(s):
// \registerfile_MIPS|Mux0~18_combout  = (\registerfile_MIPS|Mux0~17_combout  & ((\registerfile_MIPS|register[15][31]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux0~17_combout  & (((\registerfile_MIPS|register[14][31]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|register[15][31]~q ),
	.datab(\registerfile_MIPS|Mux0~17_combout ),
	.datac(\registerfile_MIPS|register[14][31]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~18 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y70_N13
dffeas \registerfile_MIPS|register[9][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y70_N31
dffeas \registerfile_MIPS|register[11][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N5
dffeas \registerfile_MIPS|register[10][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N15
dffeas \registerfile_MIPS|register[8][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~12 (
// Equation(s):
// \registerfile_MIPS|Mux0~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[10][31]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[8][31]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[10][31]~q ),
	.datac(\registerfile_MIPS|register[8][31]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~13 (
// Equation(s):
// \registerfile_MIPS|Mux0~13_combout  = (instruction[21] & ((\registerfile_MIPS|Mux0~12_combout  & ((\registerfile_MIPS|register[11][31]~q ))) # (!\registerfile_MIPS|Mux0~12_combout  & (\registerfile_MIPS|register[9][31]~q )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux0~12_combout ))))

	.dataa(\registerfile_MIPS|register[9][31]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[11][31]~q ),
	.datad(\registerfile_MIPS|Mux0~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~13 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y66_N1
dffeas \registerfile_MIPS|register[0][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y66_N7
dffeas \registerfile_MIPS|register[2][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~14 (
// Equation(s):
// \registerfile_MIPS|Mux0~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][31]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][31]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][31]~q ),
	.datad(\registerfile_MIPS|register[2][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y63_N27
dffeas \registerfile_MIPS|register[3][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y63_N17
dffeas \registerfile_MIPS|register[1][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~15 (
// Equation(s):
// \registerfile_MIPS|Mux0~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux0~14_combout  & (\registerfile_MIPS|register[3][31]~q )) # (!\registerfile_MIPS|Mux0~14_combout  & ((\registerfile_MIPS|register[1][31]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux0~14_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux0~14_combout ),
	.datac(\registerfile_MIPS|register[3][31]~q ),
	.datad(\registerfile_MIPS|register[1][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~16 (
// Equation(s):
// \registerfile_MIPS|Mux0~16_combout  = (instruction[24] & ((\registerfile_MIPS|Mux0~13_combout ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|Mux0~15_combout  & !instruction[23]))))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux0~13_combout ),
	.datac(\registerfile_MIPS|Mux0~15_combout ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~16 .lut_mask = 16'hAAD8;
defparam \registerfile_MIPS|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~19 (
// Equation(s):
// \registerfile_MIPS|Mux0~19_combout  = (instruction[23] & ((\registerfile_MIPS|Mux0~16_combout  & ((\registerfile_MIPS|Mux0~18_combout ))) # (!\registerfile_MIPS|Mux0~16_combout  & (\registerfile_MIPS|Mux0~11_combout )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux0~16_combout ))))

	.dataa(\registerfile_MIPS|Mux0~11_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|Mux0~18_combout ),
	.datad(\registerfile_MIPS|Mux0~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~19 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux0~20 (
// Equation(s):
// \registerfile_MIPS|Mux0~20_combout  = (instruction[25] & (\registerfile_MIPS|Mux0~9_combout )) # (!instruction[25] & ((\registerfile_MIPS|Mux0~19_combout )))

	.dataa(\registerfile_MIPS|Mux0~9_combout ),
	.datab(\registerfile_MIPS|Mux0~19_combout ),
	.datac(instruction[25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux0~20 .lut_mask = 16'hACAC;
defparam \registerfile_MIPS|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y63_N25
dffeas \register_A|out[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux0~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[31] .is_wysiwyg = "true";
defparam \register_A|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N6
cycloneiv_lcell_comb \output_register_A[31] (
// Equation(s):
// output_register_A[31] = LCELL(\register_A|out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [31]),
	.cin(gnd),
	.combout(output_register_A[31]),
	.cout());
// synopsys translate_off
defparam \output_register_A[31] .lut_mask = 16'hFF00;
defparam \output_register_A[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N30
cycloneiv_lcell_comb \alu_MIPS|Add0~95 (
// Equation(s):
// \alu_MIPS|Add0~95_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[31])))))

	.dataa(output_register_ctrl_1[8]),
	.datab(\register_IMM|out [31]),
	.datac(output_register_B_1[31]),
	.datad(output_register_ctrl_1[10]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~95 .lut_mask = 16'h665A;
defparam \alu_MIPS|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y68_N23
dffeas \registerfile_MIPS|register[11][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N11
dffeas \registerfile_MIPS|register[10][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y68_N13
dffeas \registerfile_MIPS|register[9][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y68_N21
dffeas \registerfile_MIPS|register[8][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~10 (
// Equation(s):
// \registerfile_MIPS|Mux1~10_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|register[9][30]~q )) # (!instruction[21] & ((\registerfile_MIPS|register[8][30]~q )))))

	.dataa(\registerfile_MIPS|register[9][30]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[8][30]~q ),
	.datad(instruction[21]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~10 .lut_mask = 16'hEE30;
defparam \registerfile_MIPS|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y68_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~11 (
// Equation(s):
// \registerfile_MIPS|Mux1~11_combout  = (instruction[22] & ((\registerfile_MIPS|Mux1~10_combout  & (\registerfile_MIPS|register[11][30]~q )) # (!\registerfile_MIPS|Mux1~10_combout  & ((\registerfile_MIPS|register[10][30]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux1~10_combout ))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|register[11][30]~q ),
	.datac(\registerfile_MIPS|register[10][30]~q ),
	.datad(\registerfile_MIPS|Mux1~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~11 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y64_N19
dffeas \registerfile_MIPS|register[15][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y66_N31
dffeas \registerfile_MIPS|register[13][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y66_N29
dffeas \registerfile_MIPS|register[14][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y66_N23
dffeas \registerfile_MIPS|register[12][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~17 (
// Equation(s):
// \registerfile_MIPS|Mux1~17_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[14][30]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[12][30]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[14][30]~q ),
	.datac(\registerfile_MIPS|register[12][30]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~17 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~18 (
// Equation(s):
// \registerfile_MIPS|Mux1~18_combout  = (instruction[21] & ((\registerfile_MIPS|Mux1~17_combout  & (\registerfile_MIPS|register[15][30]~q )) # (!\registerfile_MIPS|Mux1~17_combout  & ((\registerfile_MIPS|register[13][30]~q ))))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux1~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][30]~q ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[13][30]~q ),
	.datad(\registerfile_MIPS|Mux1~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~18 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y68_N15
dffeas \registerfile_MIPS|register[4][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y68_N29
dffeas \registerfile_MIPS|register[6][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~12 (
// Equation(s):
// \registerfile_MIPS|Mux1~12_combout  = (instruction[21] & (instruction[22])) # (!instruction[21] & ((instruction[22] & ((\registerfile_MIPS|register[6][30]~q ))) # (!instruction[22] & (\registerfile_MIPS|register[4][30]~q ))))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[4][30]~q ),
	.datad(\registerfile_MIPS|register[6][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~12 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y68_N31
dffeas \registerfile_MIPS|register[7][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y68_N21
dffeas \registerfile_MIPS|register[5][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~13 (
// Equation(s):
// \registerfile_MIPS|Mux1~13_combout  = (\registerfile_MIPS|Mux1~12_combout  & (((\registerfile_MIPS|register[7][30]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux1~12_combout  & (instruction[21] & ((\registerfile_MIPS|register[5][30]~q ))))

	.dataa(\registerfile_MIPS|Mux1~12_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[7][30]~q ),
	.datad(\registerfile_MIPS|register[5][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~13 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y67_N31
dffeas \registerfile_MIPS|register[2][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y67_N1
dffeas \registerfile_MIPS|register[3][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N15
dffeas \registerfile_MIPS|register[0][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N21
dffeas \registerfile_MIPS|register[1][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~14 (
// Equation(s):
// \registerfile_MIPS|Mux1~14_combout  = (instruction[21] & ((instruction[22]) # ((\registerfile_MIPS|register[1][30]~q )))) # (!instruction[21] & (!instruction[22] & (\registerfile_MIPS|register[0][30]~q )))

	.dataa(instruction[21]),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[0][30]~q ),
	.datad(\registerfile_MIPS|register[1][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~15 (
// Equation(s):
// \registerfile_MIPS|Mux1~15_combout  = (instruction[22] & ((\registerfile_MIPS|Mux1~14_combout  & ((\registerfile_MIPS|register[3][30]~q ))) # (!\registerfile_MIPS|Mux1~14_combout  & (\registerfile_MIPS|register[2][30]~q )))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux1~14_combout ))))

	.dataa(\registerfile_MIPS|register[2][30]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[3][30]~q ),
	.datad(\registerfile_MIPS|Mux1~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~15 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~16 (
// Equation(s):
// \registerfile_MIPS|Mux1~16_combout  = (instruction[24] & (((instruction[23])))) # (!instruction[24] & ((instruction[23] & (\registerfile_MIPS|Mux1~13_combout )) # (!instruction[23] & ((\registerfile_MIPS|Mux1~15_combout )))))

	.dataa(\registerfile_MIPS|Mux1~13_combout ),
	.datab(\registerfile_MIPS|Mux1~15_combout ),
	.datac(instruction[24]),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~16 .lut_mask = 16'hFA0C;
defparam \registerfile_MIPS|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~19 (
// Equation(s):
// \registerfile_MIPS|Mux1~19_combout  = (instruction[24] & ((\registerfile_MIPS|Mux1~16_combout  & ((\registerfile_MIPS|Mux1~18_combout ))) # (!\registerfile_MIPS|Mux1~16_combout  & (\registerfile_MIPS|Mux1~11_combout )))) # (!instruction[24] & 
// (((\registerfile_MIPS|Mux1~16_combout ))))

	.dataa(\registerfile_MIPS|Mux1~11_combout ),
	.datab(\registerfile_MIPS|Mux1~18_combout ),
	.datac(instruction[24]),
	.datad(\registerfile_MIPS|Mux1~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~19 .lut_mask = 16'hCFA0;
defparam \registerfile_MIPS|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y67_N27
dffeas \registerfile_MIPS|register[17][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y66_N7
dffeas \registerfile_MIPS|register[21][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~2 (
// Equation(s):
// \registerfile_MIPS|Mux1~2_combout  = (instruction[23] & ((instruction[24]) # ((\registerfile_MIPS|register[21][30]~q )))) # (!instruction[23] & (!instruction[24] & (\registerfile_MIPS|register[17][30]~q )))

	.dataa(instruction[23]),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[17][30]~q ),
	.datad(\registerfile_MIPS|register[21][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~2 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y66_N7
dffeas \registerfile_MIPS|register[29][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y66_N21
dffeas \registerfile_MIPS|register[25][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~3 (
// Equation(s):
// \registerfile_MIPS|Mux1~3_combout  = (instruction[24] & ((\registerfile_MIPS|Mux1~2_combout  & (\registerfile_MIPS|register[29][30]~q )) # (!\registerfile_MIPS|Mux1~2_combout  & ((\registerfile_MIPS|register[25][30]~q ))))) # (!instruction[24] & 
// (\registerfile_MIPS|Mux1~2_combout ))

	.dataa(instruction[24]),
	.datab(\registerfile_MIPS|Mux1~2_combout ),
	.datac(\registerfile_MIPS|register[29][30]~q ),
	.datad(\registerfile_MIPS|register[25][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~3 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y65_N21
dffeas \registerfile_MIPS|register[24][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~4 (
// Equation(s):
// \registerfile_MIPS|Mux1~4_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[24][30]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[16][30]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][30]~q ),
	.datad(\registerfile_MIPS|register[24][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~4 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y65_N19
dffeas \registerfile_MIPS|register[20][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y65_N13
dffeas \registerfile_MIPS|register[28][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~5 (
// Equation(s):
// \registerfile_MIPS|Mux1~5_combout  = (\registerfile_MIPS|Mux1~4_combout  & (((\registerfile_MIPS|register[28][30]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux1~4_combout  & (\registerfile_MIPS|register[20][30]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux1~4_combout ),
	.datab(\registerfile_MIPS|register[20][30]~q ),
	.datac(\registerfile_MIPS|register[28][30]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~5 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~6 (
// Equation(s):
// \registerfile_MIPS|Mux1~6_combout  = (instruction[22] & (((instruction[21])))) # (!instruction[22] & ((instruction[21] & (\registerfile_MIPS|Mux1~3_combout )) # (!instruction[21] & ((\registerfile_MIPS|Mux1~5_combout )))))

	.dataa(instruction[22]),
	.datab(\registerfile_MIPS|Mux1~3_combout ),
	.datac(instruction[21]),
	.datad(\registerfile_MIPS|Mux1~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~6 .lut_mask = 16'hE5E0;
defparam \registerfile_MIPS|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y67_N3
dffeas \registerfile_MIPS|register[26][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y67_N23
dffeas \registerfile_MIPS|register[18][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~0 (
// Equation(s):
// \registerfile_MIPS|Mux1~0_combout  = (instruction[24] & ((\registerfile_MIPS|register[26][30]~q ) # ((instruction[23])))) # (!instruction[24] & (((\registerfile_MIPS|register[18][30]~q  & !instruction[23]))))

	.dataa(\registerfile_MIPS|register[26][30]~q ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[18][30]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~0 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y67_N21
dffeas \registerfile_MIPS|register[22][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y67_N29
dffeas \registerfile_MIPS|register[30][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y67_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~1 (
// Equation(s):
// \registerfile_MIPS|Mux1~1_combout  = (\registerfile_MIPS|Mux1~0_combout  & (((\registerfile_MIPS|register[30][30]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux1~0_combout  & (instruction[23] & (\registerfile_MIPS|register[22][30]~q )))

	.dataa(\registerfile_MIPS|Mux1~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[22][30]~q ),
	.datad(\registerfile_MIPS|register[30][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y63_N13
dffeas \registerfile_MIPS|register[19][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y63_N3
dffeas \registerfile_MIPS|register[23][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~7 (
// Equation(s):
// \registerfile_MIPS|Mux1~7_combout  = (instruction[24] & (instruction[23])) # (!instruction[24] & ((instruction[23] & ((\registerfile_MIPS|register[23][30]~q ))) # (!instruction[23] & (\registerfile_MIPS|register[19][30]~q ))))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][30]~q ),
	.datad(\registerfile_MIPS|register[23][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~7 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N13
dffeas \registerfile_MIPS|register[31][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y65_N27
dffeas \registerfile_MIPS|register[27][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~8 (
// Equation(s):
// \registerfile_MIPS|Mux1~8_combout  = (\registerfile_MIPS|Mux1~7_combout  & (((\registerfile_MIPS|register[31][30]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux1~7_combout  & (instruction[24] & ((\registerfile_MIPS|register[27][30]~q ))))

	.dataa(\registerfile_MIPS|Mux1~7_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[31][30]~q ),
	.datad(\registerfile_MIPS|register[27][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~8 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~9 (
// Equation(s):
// \registerfile_MIPS|Mux1~9_combout  = (\registerfile_MIPS|Mux1~6_combout  & (((\registerfile_MIPS|Mux1~8_combout ) # (!instruction[22])))) # (!\registerfile_MIPS|Mux1~6_combout  & (\registerfile_MIPS|Mux1~1_combout  & (instruction[22])))

	.dataa(\registerfile_MIPS|Mux1~6_combout ),
	.datab(\registerfile_MIPS|Mux1~1_combout ),
	.datac(instruction[22]),
	.datad(\registerfile_MIPS|Mux1~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~9 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux1~20 (
// Equation(s):
// \registerfile_MIPS|Mux1~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux1~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux1~19_combout ))

	.dataa(\registerfile_MIPS|Mux1~19_combout ),
	.datab(\registerfile_MIPS|Mux1~9_combout ),
	.datac(instruction[25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux1~20 .lut_mask = 16'hCACA;
defparam \registerfile_MIPS|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y65_N25
dffeas \register_A|out[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux1~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[30] .is_wysiwyg = "true";
defparam \register_A|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y65_N26
cycloneiv_lcell_comb \output_register_A[30] (
// Equation(s):
// output_register_A[30] = LCELL(\register_A|out [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [30]),
	.cin(gnd),
	.combout(output_register_A[30]),
	.cout());
// synopsys translate_off
defparam \output_register_A[30] .lut_mask = 16'hFF00;
defparam \output_register_A[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N10
cycloneiv_lcell_comb \alu_MIPS|Add0~92 (
// Equation(s):
// \alu_MIPS|Add0~92_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[30])))))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_B_1[30]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_ctrl_1[8]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~92 .lut_mask = 16'h53AC;
defparam \alu_MIPS|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N10
cycloneiv_lcell_comb \alu_MIPS|Add0~89 (
// Equation(s):
// \alu_MIPS|Add0~89_combout  = output_register_ctrl_1[8] $ (((output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[29])))))

	.dataa(output_register_ctrl_1[8]),
	.datab(output_register_ctrl_1[10]),
	.datac(\register_IMM|out [31]),
	.datad(output_register_B_1[29]),
	.cin(gnd),
	.combout(\alu_MIPS|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~89 .lut_mask = 16'h596A;
defparam \alu_MIPS|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y65_N23
dffeas \registerfile_MIPS|register[4][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[4][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y65_N17
dffeas \registerfile_MIPS|register[5][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[5][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[5][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~10 (
// Equation(s):
// \registerfile_MIPS|Mux2~10_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[5][29]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[4][29]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[4][29]~q ),
	.datad(\registerfile_MIPS|register[5][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~10 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y65_N11
dffeas \registerfile_MIPS|register[7][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[7][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y65_N29
dffeas \registerfile_MIPS|register[6][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[6][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~11 (
// Equation(s):
// \registerfile_MIPS|Mux2~11_combout  = (\registerfile_MIPS|Mux2~10_combout  & ((\registerfile_MIPS|register[7][29]~q ) # ((!instruction[22])))) # (!\registerfile_MIPS|Mux2~10_combout  & (((\registerfile_MIPS|register[6][29]~q  & instruction[22]))))

	.dataa(\registerfile_MIPS|Mux2~10_combout ),
	.datab(\registerfile_MIPS|register[7][29]~q ),
	.datac(\registerfile_MIPS|register[6][29]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~11 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y63_N29
dffeas \registerfile_MIPS|register[2][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[2][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~14 (
// Equation(s):
// \registerfile_MIPS|Mux2~14_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|register[2][29]~q )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|register[0][29]~q )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[0][29]~q ),
	.datad(\registerfile_MIPS|register[2][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~14 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y64_N29
dffeas \registerfile_MIPS|register[3][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[3][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y64_N11
dffeas \registerfile_MIPS|register[1][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[1][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~15 (
// Equation(s):
// \registerfile_MIPS|Mux2~15_combout  = (instruction[21] & ((\registerfile_MIPS|Mux2~14_combout  & (\registerfile_MIPS|register[3][29]~q )) # (!\registerfile_MIPS|Mux2~14_combout  & ((\registerfile_MIPS|register[1][29]~q ))))) # (!instruction[21] & 
// (\registerfile_MIPS|Mux2~14_combout ))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux2~14_combout ),
	.datac(\registerfile_MIPS|register[3][29]~q ),
	.datad(\registerfile_MIPS|register[1][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~15 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y70_N9
dffeas \registerfile_MIPS|register[10][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[10][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y70_N19
dffeas \registerfile_MIPS|register[8][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[8][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[8][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~12 (
// Equation(s):
// \registerfile_MIPS|Mux2~12_combout  = (instruction[21] & (((instruction[22])))) # (!instruction[21] & ((instruction[22] & (\registerfile_MIPS|register[10][29]~q )) # (!instruction[22] & ((\registerfile_MIPS|register[8][29]~q )))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|register[10][29]~q ),
	.datac(\registerfile_MIPS|register[8][29]~q ),
	.datad(instruction[22]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~12 .lut_mask = 16'hEE50;
defparam \registerfile_MIPS|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N15
dffeas \registerfile_MIPS|register[11][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[11][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y70_N29
dffeas \registerfile_MIPS|register[9][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[9][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[9][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~13 (
// Equation(s):
// \registerfile_MIPS|Mux2~13_combout  = (\registerfile_MIPS|Mux2~12_combout  & (((\registerfile_MIPS|register[11][29]~q )) # (!instruction[21]))) # (!\registerfile_MIPS|Mux2~12_combout  & (instruction[21] & ((\registerfile_MIPS|register[9][29]~q ))))

	.dataa(\registerfile_MIPS|Mux2~12_combout ),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[11][29]~q ),
	.datad(\registerfile_MIPS|register[9][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~13 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~16 (
// Equation(s):
// \registerfile_MIPS|Mux2~16_combout  = (instruction[24] & (((instruction[23]) # (\registerfile_MIPS|Mux2~13_combout )))) # (!instruction[24] & (\registerfile_MIPS|Mux2~15_combout  & (!instruction[23])))

	.dataa(\registerfile_MIPS|Mux2~15_combout ),
	.datab(instruction[24]),
	.datac(instruction[23]),
	.datad(\registerfile_MIPS|Mux2~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~16 .lut_mask = 16'hCEC2;
defparam \registerfile_MIPS|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y64_N13
dffeas \registerfile_MIPS|register[15][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_out|X[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerfile_MIPS|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[15][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y64_N5
dffeas \registerfile_MIPS|register[14][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N3
dffeas \registerfile_MIPS|register[12][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y64_N25
dffeas \registerfile_MIPS|register[13][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[13][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~17 (
// Equation(s):
// \registerfile_MIPS|Mux2~17_combout  = (instruction[22] & (instruction[21])) # (!instruction[22] & ((instruction[21] & ((\registerfile_MIPS|register[13][29]~q ))) # (!instruction[21] & (\registerfile_MIPS|register[12][29]~q ))))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|register[12][29]~q ),
	.datad(\registerfile_MIPS|register[13][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~17 .lut_mask = 16'hDC98;
defparam \registerfile_MIPS|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~18 (
// Equation(s):
// \registerfile_MIPS|Mux2~18_combout  = (instruction[22] & ((\registerfile_MIPS|Mux2~17_combout  & (\registerfile_MIPS|register[15][29]~q )) # (!\registerfile_MIPS|Mux2~17_combout  & ((\registerfile_MIPS|register[14][29]~q ))))) # (!instruction[22] & 
// (((\registerfile_MIPS|Mux2~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][29]~q ),
	.datab(instruction[22]),
	.datac(\registerfile_MIPS|register[14][29]~q ),
	.datad(\registerfile_MIPS|Mux2~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~18 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~19 (
// Equation(s):
// \registerfile_MIPS|Mux2~19_combout  = (instruction[23] & ((\registerfile_MIPS|Mux2~16_combout  & ((\registerfile_MIPS|Mux2~18_combout ))) # (!\registerfile_MIPS|Mux2~16_combout  & (\registerfile_MIPS|Mux2~11_combout )))) # (!instruction[23] & 
// (((\registerfile_MIPS|Mux2~16_combout ))))

	.dataa(instruction[23]),
	.datab(\registerfile_MIPS|Mux2~11_combout ),
	.datac(\registerfile_MIPS|Mux2~16_combout ),
	.datad(\registerfile_MIPS|Mux2~18_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~19 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y68_N9
dffeas \registerfile_MIPS|register[17][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[17][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y68_N31
dffeas \registerfile_MIPS|register[25][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[25][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[25][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~0 (
// Equation(s):
// \registerfile_MIPS|Mux2~0_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[25][29]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[17][29]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[17][29]~q ),
	.datad(\registerfile_MIPS|register[25][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~0 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y68_N31
dffeas \registerfile_MIPS|register[21][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[21][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y68_N25
dffeas \registerfile_MIPS|register[29][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[29][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[29][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~1 (
// Equation(s):
// \registerfile_MIPS|Mux2~1_combout  = (\registerfile_MIPS|Mux2~0_combout  & (((\registerfile_MIPS|register[29][29]~q )) # (!instruction[23]))) # (!\registerfile_MIPS|Mux2~0_combout  & (instruction[23] & (\registerfile_MIPS|register[21][29]~q )))

	.dataa(\registerfile_MIPS|Mux2~0_combout ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[21][29]~q ),
	.datad(\registerfile_MIPS|register[29][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~1 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y65_N31
dffeas \registerfile_MIPS|register[20][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[20][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y65_N1
dffeas \registerfile_MIPS|register[16][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~4 (
// Equation(s):
// \registerfile_MIPS|Mux2~4_combout  = (instruction[23] & ((\registerfile_MIPS|register[20][29]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[16][29]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[20][29]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[16][29]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~4 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y66_N31
dffeas \registerfile_MIPS|register[28][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[28][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y66_N29
dffeas \registerfile_MIPS|register[24][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[24][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[24][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~5 (
// Equation(s):
// \registerfile_MIPS|Mux2~5_combout  = (\registerfile_MIPS|Mux2~4_combout  & (((\registerfile_MIPS|register[28][29]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux2~4_combout  & (instruction[24] & ((\registerfile_MIPS|register[24][29]~q ))))

	.dataa(\registerfile_MIPS|Mux2~4_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[28][29]~q ),
	.datad(\registerfile_MIPS|register[24][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~5 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y61_N31
dffeas \registerfile_MIPS|register[22][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[22][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y61_N17
dffeas \registerfile_MIPS|register[18][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[18][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[18][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y61_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~2 (
// Equation(s):
// \registerfile_MIPS|Mux2~2_combout  = (instruction[23] & ((\registerfile_MIPS|register[22][29]~q ) # ((instruction[24])))) # (!instruction[23] & (((\registerfile_MIPS|register[18][29]~q  & !instruction[24]))))

	.dataa(\registerfile_MIPS|register[22][29]~q ),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[18][29]~q ),
	.datad(instruction[24]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~2 .lut_mask = 16'hCCB8;
defparam \registerfile_MIPS|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y61_N27
dffeas \registerfile_MIPS|register[30][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[30][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y61_N1
dffeas \registerfile_MIPS|register[26][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[26][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[26][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~3 (
// Equation(s):
// \registerfile_MIPS|Mux2~3_combout  = (\registerfile_MIPS|Mux2~2_combout  & (((\registerfile_MIPS|register[30][29]~q )) # (!instruction[24]))) # (!\registerfile_MIPS|Mux2~2_combout  & (instruction[24] & ((\registerfile_MIPS|register[26][29]~q ))))

	.dataa(\registerfile_MIPS|Mux2~2_combout ),
	.datab(instruction[24]),
	.datac(\registerfile_MIPS|register[30][29]~q ),
	.datad(\registerfile_MIPS|register[26][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~3 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y65_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~6 (
// Equation(s):
// \registerfile_MIPS|Mux2~6_combout  = (instruction[22] & ((instruction[21]) # ((\registerfile_MIPS|Mux2~3_combout )))) # (!instruction[22] & (!instruction[21] & (\registerfile_MIPS|Mux2~5_combout )))

	.dataa(instruction[22]),
	.datab(instruction[21]),
	.datac(\registerfile_MIPS|Mux2~5_combout ),
	.datad(\registerfile_MIPS|Mux2~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~6 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y60_N5
dffeas \registerfile_MIPS|register[19][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[19][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y64_N3
dffeas \registerfile_MIPS|register[27][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[27][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[27][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~7 (
// Equation(s):
// \registerfile_MIPS|Mux2~7_combout  = (instruction[24] & ((instruction[23]) # ((\registerfile_MIPS|register[27][29]~q )))) # (!instruction[24] & (!instruction[23] & (\registerfile_MIPS|register[19][29]~q )))

	.dataa(instruction[24]),
	.datab(instruction[23]),
	.datac(\registerfile_MIPS|register[19][29]~q ),
	.datad(\registerfile_MIPS|register[27][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~7 .lut_mask = 16'hBA98;
defparam \registerfile_MIPS|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y64_N19
dffeas \registerfile_MIPS|register[23][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[23][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y63_N25
dffeas \registerfile_MIPS|register[31][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[31][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[31][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~8 (
// Equation(s):
// \registerfile_MIPS|Mux2~8_combout  = (\registerfile_MIPS|Mux2~7_combout  & (((\registerfile_MIPS|register[31][29]~q ) # (!instruction[23])))) # (!\registerfile_MIPS|Mux2~7_combout  & (\registerfile_MIPS|register[23][29]~q  & ((instruction[23]))))

	.dataa(\registerfile_MIPS|Mux2~7_combout ),
	.datab(\registerfile_MIPS|register[23][29]~q ),
	.datac(\registerfile_MIPS|register[31][29]~q ),
	.datad(instruction[23]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~8 .lut_mask = 16'hE4AA;
defparam \registerfile_MIPS|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~9 (
// Equation(s):
// \registerfile_MIPS|Mux2~9_combout  = (instruction[21] & ((\registerfile_MIPS|Mux2~6_combout  & ((\registerfile_MIPS|Mux2~8_combout ))) # (!\registerfile_MIPS|Mux2~6_combout  & (\registerfile_MIPS|Mux2~1_combout )))) # (!instruction[21] & 
// (((\registerfile_MIPS|Mux2~6_combout ))))

	.dataa(instruction[21]),
	.datab(\registerfile_MIPS|Mux2~1_combout ),
	.datac(\registerfile_MIPS|Mux2~6_combout ),
	.datad(\registerfile_MIPS|Mux2~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~9 .lut_mask = 16'hF858;
defparam \registerfile_MIPS|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y65_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux2~20 (
// Equation(s):
// \registerfile_MIPS|Mux2~20_combout  = (instruction[25] & ((\registerfile_MIPS|Mux2~9_combout ))) # (!instruction[25] & (\registerfile_MIPS|Mux2~19_combout ))

	.dataa(\registerfile_MIPS|Mux2~19_combout ),
	.datab(gnd),
	.datac(instruction[25]),
	.datad(\registerfile_MIPS|Mux2~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux2~20 .lut_mask = 16'hFA0A;
defparam \registerfile_MIPS|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y65_N19
dffeas \register_A|out[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux2~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_A|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_A|out[29] .is_wysiwyg = "true";
defparam \register_A|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N4
cycloneiv_lcell_comb \output_register_A[29] (
// Equation(s):
// output_register_A[29] = LCELL(\register_A|out [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_A|out [29]),
	.cin(gnd),
	.combout(output_register_A[29]),
	.cout());
// synopsys translate_off
defparam \output_register_A[29] .lut_mask = 16'hFF00;
defparam \output_register_A[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N12
cycloneiv_lcell_comb \alu_MIPS|Add0~90 (
// Equation(s):
// \alu_MIPS|Add0~90_combout  = ((\alu_MIPS|Add0~89_combout  $ (output_register_A[29] $ (!\alu_MIPS|Add0~88 )))) # (GND)
// \alu_MIPS|Add0~91  = CARRY((\alu_MIPS|Add0~89_combout  & ((output_register_A[29]) # (!\alu_MIPS|Add0~88 ))) # (!\alu_MIPS|Add0~89_combout  & (output_register_A[29] & !\alu_MIPS|Add0~88 )))

	.dataa(\alu_MIPS|Add0~89_combout ),
	.datab(output_register_A[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~88 ),
	.combout(\alu_MIPS|Add0~90_combout ),
	.cout(\alu_MIPS|Add0~91 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~90 .lut_mask = 16'h698E;
defparam \alu_MIPS|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N14
cycloneiv_lcell_comb \alu_MIPS|Add0~93 (
// Equation(s):
// \alu_MIPS|Add0~93_combout  = (output_register_A[30] & ((\alu_MIPS|Add0~92_combout  & (\alu_MIPS|Add0~91  & VCC)) # (!\alu_MIPS|Add0~92_combout  & (!\alu_MIPS|Add0~91 )))) # (!output_register_A[30] & ((\alu_MIPS|Add0~92_combout  & (!\alu_MIPS|Add0~91 )) # 
// (!\alu_MIPS|Add0~92_combout  & ((\alu_MIPS|Add0~91 ) # (GND)))))
// \alu_MIPS|Add0~94  = CARRY((output_register_A[30] & (!\alu_MIPS|Add0~92_combout  & !\alu_MIPS|Add0~91 )) # (!output_register_A[30] & ((!\alu_MIPS|Add0~91 ) # (!\alu_MIPS|Add0~92_combout ))))

	.dataa(output_register_A[30]),
	.datab(\alu_MIPS|Add0~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_MIPS|Add0~91 ),
	.combout(\alu_MIPS|Add0~93_combout ),
	.cout(\alu_MIPS|Add0~94 ));
// synopsys translate_off
defparam \alu_MIPS|Add0~93 .lut_mask = 16'h9617;
defparam \alu_MIPS|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N16
cycloneiv_lcell_comb \alu_MIPS|Add0~96 (
// Equation(s):
// \alu_MIPS|Add0~96_combout  = output_register_A[31] $ (\alu_MIPS|Add0~94  $ (!\alu_MIPS|Add0~95_combout ))

	.dataa(output_register_A[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_MIPS|Add0~95_combout ),
	.cin(\alu_MIPS|Add0~94 ),
	.combout(\alu_MIPS|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu_MIPS|Add0~96 .lut_mask = 16'h5AA5;
defparam \alu_MIPS|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N6
cycloneiv_lcell_comb \output_mult[31] (
// Equation(s):
// output_mult[31] = LCELL(\multiplicador_MIPS|ACC0|Saidas [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[31]),
	.cout());
// synopsys translate_off
defparam \output_mult[31] .lut_mask = 16'hF0F0;
defparam \output_mult[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y60_N16
cycloneiv_lcell_comb \mux_Execute_2|X[31]~78 (
// Equation(s):
// \mux_Execute_2|X[31]~78_combout  = (\register_D_1|out[8]~0_combout  & (((\register_D_1|out[8]~1_combout )))) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & (\alu_MIPS|Add0~96_combout )) # (!\register_D_1|out[8]~1_combout  & 
// ((output_mult[31])))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\alu_MIPS|Add0~96_combout ),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(output_mult[31]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[31]~78 .lut_mask = 16'hE5E0;
defparam \mux_Execute_2|X[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y63_N4
cycloneiv_lcell_comb \mux_Execute_1|X[31]~15 (
// Equation(s):
// \mux_Execute_1|X[31]~15_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[31])))

	.dataa(output_register_ctrl_1[10]),
	.datab(\register_IMM|out [31]),
	.datac(output_register_B_1[31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_1|X[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[31]~15 .lut_mask = 16'hD8D8;
defparam \mux_Execute_1|X[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N12
cycloneiv_lcell_comb \mux_Execute_2|X[31]~79 (
// Equation(s):
// \mux_Execute_2|X[31]~79_combout  = (output_register_A[31] & ((\mux_Execute_2|X[31]~78_combout ) # ((\register_D_1|out[8]~0_combout  & \mux_Execute_1|X[31]~15_combout )))) # (!output_register_A[31] & (\mux_Execute_2|X[31]~78_combout  & 
// ((\mux_Execute_1|X[31]~15_combout ) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(output_register_A[31]),
	.datab(\mux_Execute_2|X[31]~78_combout ),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\mux_Execute_1|X[31]~15_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[31]~79 .lut_mask = 16'hEC8C;
defparam \mux_Execute_2|X[31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y63_N13
dffeas \register_D_1|out[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[31]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[31] .is_wysiwyg = "true";
defparam \register_D_1|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N8
cycloneiv_lcell_comb \output_register_D_1[31] (
// Equation(s):
// output_register_D_1[31] = LCELL(\register_D_1|out [31])

	.dataa(\register_D_1|out [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[31]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[31] .lut_mask = 16'hAAAA;
defparam \output_register_D_1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y63_N9
dffeas \register_D_2|out[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[31]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[31] .is_wysiwyg = "true";
defparam \register_D_2|out[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X94_Y62_N0
cycloneiv_ram_block \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\datamemory_MIPS|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK_SYS~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\register_B_2|out [31],\register_B_2|out [30],\register_B_2|out [29],\register_B_2|out [28],\register_B_2|out [27]}),
	.portaaddr({output_register_D_1[9],output_register_D_1[8],output_register_D_1[7],output_register_D_1[6],output_register_D_1[5],output_register_D_1[4],output_register_D_1[3],output_register_D_1[2],output_register_D_1[1],output_register_D_1[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .init_file = "db/cpu.ram0_datamemory_1d545f57.hdl.mif";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "datamemory:datamemory_MIPS|altsyncram:MemoryRam_rtl_0|altsyncram_e591:auto_generated|ALTSYNCRAM";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X92_Y64_N31
dffeas \datamemory_MIPS|MemoryRam~32 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~32 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N30
cycloneiv_lcell_comb \output_datamemory[31] (
// Equation(s):
// output_datamemory[31] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a31 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~32_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\datamemory_MIPS|MemoryRam~32_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[31]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[31] .lut_mask = 16'hCCF0;
defparam \output_datamemory[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N26
cycloneiv_lcell_comb \mux_out|X[31]~31 (
// Equation(s):
// \mux_out|X[31]~31_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[31]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [31]))

	.dataa(\register_CTRL_3|out [6]),
	.datab(\register_D_2|out [31]),
	.datac(output_datamemory[31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_out|X[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[31]~31 .lut_mask = 16'hE4E4;
defparam \mux_out|X[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y64_N31
dffeas \registerfile_MIPS|register[14][31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[31]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][31] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~17 (
// Equation(s):
// \registerfile_MIPS|Mux32~17_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[13][31]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[12][31]~q ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[12][31]~q ),
	.datac(\registerfile_MIPS|register[13][31]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~17 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~18 (
// Equation(s):
// \registerfile_MIPS|Mux32~18_combout  = (instruction[17] & ((\registerfile_MIPS|Mux32~17_combout  & ((\registerfile_MIPS|register[15][31]~q ))) # (!\registerfile_MIPS|Mux32~17_combout  & (\registerfile_MIPS|register[14][31]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux32~17_combout ))))

	.dataa(\registerfile_MIPS|register[14][31]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[15][31]~q ),
	.datad(\registerfile_MIPS|Mux32~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~18 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~12 (
// Equation(s):
// \registerfile_MIPS|Mux32~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[10][31]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[8][31]~q  & ((!instruction[16]))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[8][31]~q ),
	.datac(\registerfile_MIPS|register[10][31]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~12 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~13 (
// Equation(s):
// \registerfile_MIPS|Mux32~13_combout  = (\registerfile_MIPS|Mux32~12_combout  & ((\registerfile_MIPS|register[11][31]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux32~12_combout  & (((\registerfile_MIPS|register[9][31]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|register[11][31]~q ),
	.datab(\registerfile_MIPS|Mux32~12_combout ),
	.datac(\registerfile_MIPS|register[9][31]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~13 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~14 (
// Equation(s):
// \registerfile_MIPS|Mux32~14_combout  = (instruction[16] & (instruction[17])) # (!instruction[16] & ((instruction[17] & (\registerfile_MIPS|register[2][31]~q )) # (!instruction[17] & ((\registerfile_MIPS|register[0][31]~q )))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][31]~q ),
	.datad(\registerfile_MIPS|register[0][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~14 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y63_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~15 (
// Equation(s):
// \registerfile_MIPS|Mux32~15_combout  = (\registerfile_MIPS|Mux32~14_combout  & ((\registerfile_MIPS|register[3][31]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux32~14_combout  & (((\registerfile_MIPS|register[1][31]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|register[3][31]~q ),
	.datab(\registerfile_MIPS|Mux32~14_combout ),
	.datac(\registerfile_MIPS|register[1][31]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~15 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~16 (
// Equation(s):
// \registerfile_MIPS|Mux32~16_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|Mux32~13_combout )) # (!instruction[19] & ((\registerfile_MIPS|Mux32~15_combout )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|Mux32~13_combout ),
	.datad(\registerfile_MIPS|Mux32~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~16 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~10 (
// Equation(s):
// \registerfile_MIPS|Mux32~10_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[5][31]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[4][31]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][31]~q ),
	.datad(\registerfile_MIPS|register[4][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~10 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~11 (
// Equation(s):
// \registerfile_MIPS|Mux32~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux32~10_combout  & ((\registerfile_MIPS|register[7][31]~q ))) # (!\registerfile_MIPS|Mux32~10_combout  & (\registerfile_MIPS|register[6][31]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux32~10_combout ))))

	.dataa(\registerfile_MIPS|register[6][31]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[7][31]~q ),
	.datad(\registerfile_MIPS|Mux32~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~11 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~19 (
// Equation(s):
// \registerfile_MIPS|Mux32~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux32~16_combout  & (\registerfile_MIPS|Mux32~18_combout )) # (!\registerfile_MIPS|Mux32~16_combout  & ((\registerfile_MIPS|Mux32~11_combout ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux32~16_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux32~18_combout ),
	.datac(\registerfile_MIPS|Mux32~16_combout ),
	.datad(\registerfile_MIPS|Mux32~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~19 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~0 (
// Equation(s):
// \registerfile_MIPS|Mux32~0_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[25][31]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[17][31]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[25][31]~q ),
	.datad(\registerfile_MIPS|register[17][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~1 (
// Equation(s):
// \registerfile_MIPS|Mux32~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux32~0_combout  & ((\registerfile_MIPS|register[29][31]~q ))) # (!\registerfile_MIPS|Mux32~0_combout  & (\registerfile_MIPS|register[21][31]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux32~0_combout ))))

	.dataa(\registerfile_MIPS|register[21][31]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][31]~q ),
	.datad(\registerfile_MIPS|Mux32~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~7 (
// Equation(s):
// \registerfile_MIPS|Mux32~7_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[27][31]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[19][31]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[27][31]~q ),
	.datad(\registerfile_MIPS|register[19][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~8 (
// Equation(s):
// \registerfile_MIPS|Mux32~8_combout  = (\registerfile_MIPS|Mux32~7_combout  & (((\registerfile_MIPS|register[31][31]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux32~7_combout  & (instruction[18] & (\registerfile_MIPS|register[23][31]~q )))

	.dataa(\registerfile_MIPS|Mux32~7_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][31]~q ),
	.datad(\registerfile_MIPS|register[31][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~8 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~2 (
// Equation(s):
// \registerfile_MIPS|Mux32~2_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[22][31]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[18][31]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[22][31]~q ),
	.datad(\registerfile_MIPS|register[18][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~2 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~3 (
// Equation(s):
// \registerfile_MIPS|Mux32~3_combout  = (\registerfile_MIPS|Mux32~2_combout  & ((\registerfile_MIPS|register[30][31]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux32~2_combout  & (((\registerfile_MIPS|register[26][31]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|register[30][31]~q ),
	.datab(\registerfile_MIPS|Mux32~2_combout ),
	.datac(\registerfile_MIPS|register[26][31]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~4 (
// Equation(s):
// \registerfile_MIPS|Mux32~4_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[20][31]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[16][31]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][31]~q ),
	.datad(\registerfile_MIPS|register[16][31]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~5 (
// Equation(s):
// \registerfile_MIPS|Mux32~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux32~4_combout  & (\registerfile_MIPS|register[28][31]~q )) # (!\registerfile_MIPS|Mux32~4_combout  & ((\registerfile_MIPS|register[24][31]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux32~4_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[28][31]~q ),
	.datac(\registerfile_MIPS|register[24][31]~q ),
	.datad(\registerfile_MIPS|Mux32~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~6 (
// Equation(s):
// \registerfile_MIPS|Mux32~6_combout  = (instruction[17] & ((\registerfile_MIPS|Mux32~3_combout ) # ((instruction[16])))) # (!instruction[17] & (((\registerfile_MIPS|Mux32~5_combout  & !instruction[16]))))

	.dataa(\registerfile_MIPS|Mux32~3_combout ),
	.datab(\registerfile_MIPS|Mux32~5_combout ),
	.datac(instruction[17]),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~6 .lut_mask = 16'hF0AC;
defparam \registerfile_MIPS|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~9 (
// Equation(s):
// \registerfile_MIPS|Mux32~9_combout  = (instruction[16] & ((\registerfile_MIPS|Mux32~6_combout  & ((\registerfile_MIPS|Mux32~8_combout ))) # (!\registerfile_MIPS|Mux32~6_combout  & (\registerfile_MIPS|Mux32~1_combout )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux32~6_combout ))))

	.dataa(\registerfile_MIPS|Mux32~1_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|Mux32~8_combout ),
	.datad(\registerfile_MIPS|Mux32~6_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~9 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux32~20 (
// Equation(s):
// \registerfile_MIPS|Mux32~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux32~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux32~19_combout ))

	.dataa(\registerfile_MIPS|Mux32~19_combout ),
	.datab(gnd),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux32~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux32~20 .lut_mask = 16'hFA0A;
defparam \registerfile_MIPS|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y63_N15
dffeas \register_B_1|out[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux32~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[31] .is_wysiwyg = "true";
defparam \register_B_1|out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y63_N4
cycloneiv_lcell_comb \output_register_B_1[31] (
// Equation(s):
// output_register_B_1[31] = LCELL(\register_B_1|out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[31]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[31] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y63_N11
dffeas \register_B_2|out[31] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(output_register_B_1[31]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[31] .is_wysiwyg = "true";
defparam \register_B_2|out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y64_N23
dffeas \datamemory_MIPS|MemoryRam~31 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~31 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N22
cycloneiv_lcell_comb \output_datamemory[30] (
// Equation(s):
// output_datamemory[30] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a30 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~31_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a30 ),
	.datab(gnd),
	.datac(\datamemory_MIPS|MemoryRam~31_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[30]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[30] .lut_mask = 16'hAAF0;
defparam \output_datamemory[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N12
cycloneiv_lcell_comb \mux_Execute_2|X[30]~75 (
// Equation(s):
// \mux_Execute_2|X[30]~75_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[30])))

	.dataa(\register_IMM|out [31]),
	.datab(output_register_B_1[30]),
	.datac(output_register_ctrl_1[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_Execute_2|X[30]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[30]~75 .lut_mask = 16'hACAC;
defparam \mux_Execute_2|X[30]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y60_N18
cycloneiv_lcell_comb \mux_Execute_2|X[30]~76 (
// Equation(s):
// \mux_Execute_2|X[30]~76_combout  = (\register_D_1|out[8]~1_combout  & (\register_D_1|out[8]~0_combout  & ((output_register_A[30]) # (\mux_Execute_2|X[30]~75_combout )))) # (!\register_D_1|out[8]~1_combout  & (((output_register_A[30] & 
// \mux_Execute_2|X[30]~75_combout )) # (!\register_D_1|out[8]~0_combout )))

	.dataa(output_register_A[30]),
	.datab(\mux_Execute_2|X[30]~75_combout ),
	.datac(\register_D_1|out[8]~1_combout ),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[30]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[30]~76 .lut_mask = 16'hE80F;
defparam \mux_Execute_2|X[30]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N30
cycloneiv_lcell_comb \output_mult[30] (
// Equation(s):
// output_mult[30] = LCELL(\multiplicador_MIPS|ACC0|Saidas [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[30]),
	.cout());
// synopsys translate_off
defparam \output_mult[30] .lut_mask = 16'hF0F0;
defparam \output_mult[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N24
cycloneiv_lcell_comb \mux_Execute_2|X[30]~77 (
// Equation(s):
// \mux_Execute_2|X[30]~77_combout  = (\mux_Execute_2|X[30]~76_combout  & (((output_mult[30]) # (\register_D_1|out[8]~0_combout )))) # (!\mux_Execute_2|X[30]~76_combout  & (\alu_MIPS|Add0~93_combout  & ((!\register_D_1|out[8]~0_combout ))))

	.dataa(\mux_Execute_2|X[30]~76_combout ),
	.datab(\alu_MIPS|Add0~93_combout ),
	.datac(output_mult[30]),
	.datad(\register_D_1|out[8]~0_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[30]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[30]~77 .lut_mask = 16'hAAE4;
defparam \mux_Execute_2|X[30]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y64_N25
dffeas \register_D_1|out[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[30]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[30] .is_wysiwyg = "true";
defparam \register_D_1|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N8
cycloneiv_lcell_comb \output_register_D_1[30] (
// Equation(s):
// output_register_D_1[30] = LCELL(\register_D_1|out [30])

	.dataa(gnd),
	.datab(\register_D_1|out [30]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[30]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[30] .lut_mask = 16'hCCCC;
defparam \output_register_D_1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y64_N9
dffeas \register_D_2|out[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[30]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[30] .is_wysiwyg = "true";
defparam \register_D_2|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y64_N18
cycloneiv_lcell_comb \mux_out|X[30]~30 (
// Equation(s):
// \mux_out|X[30]~30_combout  = (\register_CTRL_3|out [6] & (output_datamemory[30])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [30])))

	.dataa(output_datamemory[30]),
	.datab(gnd),
	.datac(\register_D_2|out [30]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[30]~30 .lut_mask = 16'hAAF0;
defparam \mux_out|X[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y65_N31
dffeas \registerfile_MIPS|register[16][30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[30]~30_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[16][30] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~4 (
// Equation(s):
// \registerfile_MIPS|Mux33~4_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[24][30]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[16][30]~q ))))

	.dataa(\registerfile_MIPS|register[16][30]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[24][30]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~5 (
// Equation(s):
// \registerfile_MIPS|Mux33~5_combout  = (instruction[18] & ((\registerfile_MIPS|Mux33~4_combout  & ((\registerfile_MIPS|register[28][30]~q ))) # (!\registerfile_MIPS|Mux33~4_combout  & (\registerfile_MIPS|register[20][30]~q )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux33~4_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux33~4_combout ),
	.datac(\registerfile_MIPS|register[20][30]~q ),
	.datad(\registerfile_MIPS|register[28][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~2 (
// Equation(s):
// \registerfile_MIPS|Mux33~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[21][30]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[17][30]~q  & ((!instruction[19]))))

	.dataa(\registerfile_MIPS|register[17][30]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[21][30]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~2 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y66_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~3 (
// Equation(s):
// \registerfile_MIPS|Mux33~3_combout  = (\registerfile_MIPS|Mux33~2_combout  & ((\registerfile_MIPS|register[29][30]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux33~2_combout  & (((\registerfile_MIPS|register[25][30]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|register[29][30]~q ),
	.datab(\registerfile_MIPS|Mux33~2_combout ),
	.datac(\registerfile_MIPS|register[25][30]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y65_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~6 (
// Equation(s):
// \registerfile_MIPS|Mux33~6_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|Mux33~3_combout ))) # (!instruction[16] & (\registerfile_MIPS|Mux33~5_combout ))))

	.dataa(\registerfile_MIPS|Mux33~5_combout ),
	.datab(\registerfile_MIPS|Mux33~3_combout ),
	.datac(instruction[17]),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~6 .lut_mask = 16'hFC0A;
defparam \registerfile_MIPS|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~7 (
// Equation(s):
// \registerfile_MIPS|Mux33~7_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[23][30]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[19][30]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[23][30]~q ),
	.datad(\registerfile_MIPS|register[19][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y65_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~8 (
// Equation(s):
// \registerfile_MIPS|Mux33~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux33~7_combout  & ((\registerfile_MIPS|register[31][30]~q ))) # (!\registerfile_MIPS|Mux33~7_combout  & (\registerfile_MIPS|register[27][30]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux33~7_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux33~7_combout ),
	.datac(\registerfile_MIPS|register[27][30]~q ),
	.datad(\registerfile_MIPS|register[31][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~0 (
// Equation(s):
// \registerfile_MIPS|Mux33~0_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[26][30]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[18][30]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][30]~q ),
	.datad(\registerfile_MIPS|register[18][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~1 (
// Equation(s):
// \registerfile_MIPS|Mux33~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux33~0_combout  & ((\registerfile_MIPS|register[30][30]~q ))) # (!\registerfile_MIPS|Mux33~0_combout  & (\registerfile_MIPS|register[22][30]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux33~0_combout ))))

	.dataa(\registerfile_MIPS|register[22][30]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][30]~q ),
	.datad(\registerfile_MIPS|Mux33~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~9 (
// Equation(s):
// \registerfile_MIPS|Mux33~9_combout  = (\registerfile_MIPS|Mux33~6_combout  & (((\registerfile_MIPS|Mux33~8_combout )) # (!instruction[17]))) # (!\registerfile_MIPS|Mux33~6_combout  & (instruction[17] & ((\registerfile_MIPS|Mux33~1_combout ))))

	.dataa(\registerfile_MIPS|Mux33~6_combout ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|Mux33~8_combout ),
	.datad(\registerfile_MIPS|Mux33~1_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~9 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~17 (
// Equation(s):
// \registerfile_MIPS|Mux33~17_combout  = (instruction[17] & (((\registerfile_MIPS|register[14][30]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[12][30]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[12][30]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[14][30]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~17 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~18 (
// Equation(s):
// \registerfile_MIPS|Mux33~18_combout  = (\registerfile_MIPS|Mux33~17_combout  & (((\registerfile_MIPS|register[15][30]~q ) # (!instruction[16])))) # (!\registerfile_MIPS|Mux33~17_combout  & (\registerfile_MIPS|register[13][30]~q  & (instruction[16])))

	.dataa(\registerfile_MIPS|register[13][30]~q ),
	.datab(\registerfile_MIPS|Mux33~17_combout ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|register[15][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~18 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~10 (
// Equation(s):
// \registerfile_MIPS|Mux33~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][30]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][30]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][30]~q ),
	.datad(\registerfile_MIPS|register[8][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~11 (
// Equation(s):
// \registerfile_MIPS|Mux33~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux33~10_combout  & ((\registerfile_MIPS|register[11][30]~q ))) # (!\registerfile_MIPS|Mux33~10_combout  & (\registerfile_MIPS|register[10][30]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux33~10_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[10][30]~q ),
	.datac(\registerfile_MIPS|register[11][30]~q ),
	.datad(\registerfile_MIPS|Mux33~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~11 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~14 (
// Equation(s):
// \registerfile_MIPS|Mux33~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][30]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][30]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][30]~q ),
	.datad(\registerfile_MIPS|register[0][30]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~15 (
// Equation(s):
// \registerfile_MIPS|Mux33~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux33~14_combout  & (\registerfile_MIPS|register[3][30]~q )) # (!\registerfile_MIPS|Mux33~14_combout  & ((\registerfile_MIPS|register[2][30]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux33~14_combout ))))

	.dataa(\registerfile_MIPS|register[3][30]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][30]~q ),
	.datad(\registerfile_MIPS|Mux33~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~15 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~12 (
// Equation(s):
// \registerfile_MIPS|Mux33~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[6][30]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[4][30]~q  & ((!instruction[16]))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[4][30]~q ),
	.datac(\registerfile_MIPS|register[6][30]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~12 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~13 (
// Equation(s):
// \registerfile_MIPS|Mux33~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux33~12_combout  & (\registerfile_MIPS|register[7][30]~q )) # (!\registerfile_MIPS|Mux33~12_combout  & ((\registerfile_MIPS|register[5][30]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux33~12_combout ))))

	.dataa(\registerfile_MIPS|register[7][30]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][30]~q ),
	.datad(\registerfile_MIPS|Mux33~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~16 (
// Equation(s):
// \registerfile_MIPS|Mux33~16_combout  = (instruction[18] & (((instruction[19]) # (\registerfile_MIPS|Mux33~13_combout )))) # (!instruction[18] & (\registerfile_MIPS|Mux33~15_combout  & (!instruction[19])))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux33~15_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux33~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~16 .lut_mask = 16'hAEA4;
defparam \registerfile_MIPS|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~19 (
// Equation(s):
// \registerfile_MIPS|Mux33~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux33~16_combout  & (\registerfile_MIPS|Mux33~18_combout )) # (!\registerfile_MIPS|Mux33~16_combout  & ((\registerfile_MIPS|Mux33~11_combout ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux33~16_combout ))))

	.dataa(\registerfile_MIPS|Mux33~18_combout ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|Mux33~11_combout ),
	.datad(\registerfile_MIPS|Mux33~16_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~19 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux33~20 (
// Equation(s):
// \registerfile_MIPS|Mux33~20_combout  = (instruction[20] & (\registerfile_MIPS|Mux33~9_combout )) # (!instruction[20] & ((\registerfile_MIPS|Mux33~19_combout )))

	.dataa(gnd),
	.datab(instruction[20]),
	.datac(\registerfile_MIPS|Mux33~9_combout ),
	.datad(\registerfile_MIPS|Mux33~19_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux33~20 .lut_mask = 16'hF3C0;
defparam \registerfile_MIPS|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y67_N25
dffeas \register_B_1|out[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux33~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[30] .is_wysiwyg = "true";
defparam \register_B_1|out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y67_N8
cycloneiv_lcell_comb \output_register_B_1[30] (
// Equation(s):
// output_register_B_1[30] = LCELL(\register_B_1|out [30])

	.dataa(gnd),
	.datab(\register_B_1|out [30]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[30]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[30] .lut_mask = 16'hCCCC;
defparam \output_register_B_1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y67_N9
dffeas \register_B_2|out[30] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[30]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[30] .is_wysiwyg = "true";
defparam \register_B_2|out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y64_N13
dffeas \datamemory_MIPS|MemoryRam~30 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~30 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y64_N12
cycloneiv_lcell_comb \output_datamemory[29] (
// Equation(s):
// output_datamemory[29] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a29 )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~30_q ))))

	.dataa(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a29 ),
	.datab(gnd),
	.datac(\datamemory_MIPS|MemoryRam~30_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[29]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[29] .lut_mask = 16'hAAF0;
defparam \output_datamemory[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N14
cycloneiv_lcell_comb \output_mult[29] (
// Equation(s):
// output_mult[29] = LCELL(\multiplicador_MIPS|ACC0|Saidas [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplicador_MIPS|ACC0|Saidas [29]),
	.cin(gnd),
	.combout(output_mult[29]),
	.cout());
// synopsys translate_off
defparam \output_mult[29] .lut_mask = 16'hFF00;
defparam \output_mult[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N28
cycloneiv_lcell_comb \mux_Execute_2|X[29]~73 (
// Equation(s):
// \mux_Execute_2|X[29]~73_combout  = (\register_D_1|out[8]~1_combout  & (((\register_D_1|out[8]~0_combout ) # (\alu_MIPS|Add0~90_combout )))) # (!\register_D_1|out[8]~1_combout  & (output_mult[29] & (!\register_D_1|out[8]~0_combout )))

	.dataa(\register_D_1|out[8]~1_combout ),
	.datab(output_mult[29]),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\alu_MIPS|Add0~90_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[29]~73 .lut_mask = 16'hAEA4;
defparam \mux_Execute_2|X[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N24
cycloneiv_lcell_comb \mux_Execute_1|X[29]~14 (
// Equation(s):
// \mux_Execute_1|X[29]~14_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[29])))

	.dataa(gnd),
	.datab(output_register_ctrl_1[10]),
	.datac(\register_IMM|out [31]),
	.datad(output_register_B_1[29]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[29]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[29]~14 .lut_mask = 16'hF3C0;
defparam \mux_Execute_1|X[29]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N12
cycloneiv_lcell_comb \mux_Execute_2|X[29]~74 (
// Equation(s):
// \mux_Execute_2|X[29]~74_combout  = (\register_D_1|out[8]~0_combout  & ((\mux_Execute_2|X[29]~73_combout  & ((output_register_A[29]) # (\mux_Execute_1|X[29]~14_combout ))) # (!\mux_Execute_2|X[29]~73_combout  & (output_register_A[29] & 
// \mux_Execute_1|X[29]~14_combout )))) # (!\register_D_1|out[8]~0_combout  & (\mux_Execute_2|X[29]~73_combout ))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\mux_Execute_2|X[29]~73_combout ),
	.datac(output_register_A[29]),
	.datad(\mux_Execute_1|X[29]~14_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[29]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[29]~74 .lut_mask = 16'hECC4;
defparam \mux_Execute_2|X[29]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y64_N13
dffeas \register_D_1|out[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[29]~74_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[29] .is_wysiwyg = "true";
defparam \register_D_1|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N2
cycloneiv_lcell_comb \output_register_D_1[29] (
// Equation(s):
// output_register_D_1[29] = LCELL(\register_D_1|out [29])

	.dataa(\register_D_1|out [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[29]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[29] .lut_mask = 16'hAAAA;
defparam \output_register_D_1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y64_N3
dffeas \register_D_2|out[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[29]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[29] .is_wysiwyg = "true";
defparam \register_D_2|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N12
cycloneiv_lcell_comb \mux_out|X[29]~29 (
// Equation(s):
// \mux_out|X[29]~29_combout  = (\register_CTRL_3|out [6] & (output_datamemory[29])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [29])))

	.dataa(output_datamemory[29]),
	.datab(gnd),
	.datac(\register_D_2|out [29]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[29]~29 .lut_mask = 16'hAAF0;
defparam \mux_out|X[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y63_N7
dffeas \registerfile_MIPS|register[0][29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[29]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[0][29] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y63_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~14 (
// Equation(s):
// \registerfile_MIPS|Mux34~14_combout  = (instruction[17] & (((\registerfile_MIPS|register[2][29]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[0][29]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[0][29]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][29]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~14 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y64_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~15 (
// Equation(s):
// \registerfile_MIPS|Mux34~15_combout  = (\registerfile_MIPS|Mux34~14_combout  & (((\registerfile_MIPS|register[3][29]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux34~14_combout  & (instruction[16] & (\registerfile_MIPS|register[1][29]~q )))

	.dataa(\registerfile_MIPS|Mux34~14_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][29]~q ),
	.datad(\registerfile_MIPS|register[3][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~15 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y70_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~12 (
// Equation(s):
// \registerfile_MIPS|Mux34~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[10][29]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[8][29]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[10][29]~q ),
	.datad(\registerfile_MIPS|register[8][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~13 (
// Equation(s):
// \registerfile_MIPS|Mux34~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux34~12_combout  & (\registerfile_MIPS|register[11][29]~q )) # (!\registerfile_MIPS|Mux34~12_combout  & ((\registerfile_MIPS|register[9][29]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux34~12_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|register[11][29]~q ),
	.datac(\registerfile_MIPS|register[9][29]~q ),
	.datad(\registerfile_MIPS|Mux34~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~13 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~16 (
// Equation(s):
// \registerfile_MIPS|Mux34~16_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|Mux34~13_combout ))) # (!instruction[19] & (\registerfile_MIPS|Mux34~15_combout ))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux34~15_combout ),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux34~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~16 .lut_mask = 16'hF4A4;
defparam \registerfile_MIPS|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y64_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~17 (
// Equation(s):
// \registerfile_MIPS|Mux34~17_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[13][29]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[12][29]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[13][29]~q ),
	.datad(\registerfile_MIPS|register[12][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~17 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~18 (
// Equation(s):
// \registerfile_MIPS|Mux34~18_combout  = (instruction[17] & ((\registerfile_MIPS|Mux34~17_combout  & (\registerfile_MIPS|register[15][29]~q )) # (!\registerfile_MIPS|Mux34~17_combout  & ((\registerfile_MIPS|register[14][29]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux34~17_combout ))))

	.dataa(\registerfile_MIPS|register[15][29]~q ),
	.datab(\registerfile_MIPS|register[14][29]~q ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux34~17_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~18 .lut_mask = 16'hAFC0;
defparam \registerfile_MIPS|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~10 (
// Equation(s):
// \registerfile_MIPS|Mux34~10_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[5][29]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[4][29]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][29]~q ),
	.datad(\registerfile_MIPS|register[4][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~10 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~11 (
// Equation(s):
// \registerfile_MIPS|Mux34~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux34~10_combout  & ((\registerfile_MIPS|register[7][29]~q ))) # (!\registerfile_MIPS|Mux34~10_combout  & (\registerfile_MIPS|register[6][29]~q )))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux34~10_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[6][29]~q ),
	.datac(\registerfile_MIPS|register[7][29]~q ),
	.datad(\registerfile_MIPS|Mux34~10_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~11 .lut_mask = 16'hF588;
defparam \registerfile_MIPS|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~19 (
// Equation(s):
// \registerfile_MIPS|Mux34~19_combout  = (\registerfile_MIPS|Mux34~16_combout  & ((\registerfile_MIPS|Mux34~18_combout ) # ((!instruction[18])))) # (!\registerfile_MIPS|Mux34~16_combout  & (((\registerfile_MIPS|Mux34~11_combout  & instruction[18]))))

	.dataa(\registerfile_MIPS|Mux34~16_combout ),
	.datab(\registerfile_MIPS|Mux34~18_combout ),
	.datac(\registerfile_MIPS|Mux34~11_combout ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~19 .lut_mask = 16'hD8AA;
defparam \registerfile_MIPS|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~0 (
// Equation(s):
// \registerfile_MIPS|Mux34~0_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[25][29]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[17][29]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[25][29]~q ),
	.datad(\registerfile_MIPS|register[17][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~1 (
// Equation(s):
// \registerfile_MIPS|Mux34~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux34~0_combout  & ((\registerfile_MIPS|register[29][29]~q ))) # (!\registerfile_MIPS|Mux34~0_combout  & (\registerfile_MIPS|register[21][29]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux34~0_combout ))))

	.dataa(\registerfile_MIPS|register[21][29]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][29]~q ),
	.datad(\registerfile_MIPS|Mux34~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y61_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~2 (
// Equation(s):
// \registerfile_MIPS|Mux34~2_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[22][29]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[18][29]~q ))))

	.dataa(\registerfile_MIPS|register[18][29]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[22][29]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~2 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y61_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~3 (
// Equation(s):
// \registerfile_MIPS|Mux34~3_combout  = (\registerfile_MIPS|Mux34~2_combout  & ((\registerfile_MIPS|register[30][29]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux34~2_combout  & (((\registerfile_MIPS|register[26][29]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|register[30][29]~q ),
	.datab(\registerfile_MIPS|Mux34~2_combout ),
	.datac(\registerfile_MIPS|register[26][29]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~3 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~4 (
// Equation(s):
// \registerfile_MIPS|Mux34~4_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[20][29]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[16][29]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][29]~q ),
	.datad(\registerfile_MIPS|register[16][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y66_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~5 (
// Equation(s):
// \registerfile_MIPS|Mux34~5_combout  = (\registerfile_MIPS|Mux34~4_combout  & ((\registerfile_MIPS|register[28][29]~q ) # ((!instruction[19])))) # (!\registerfile_MIPS|Mux34~4_combout  & (((\registerfile_MIPS|register[24][29]~q  & instruction[19]))))

	.dataa(\registerfile_MIPS|register[28][29]~q ),
	.datab(\registerfile_MIPS|Mux34~4_combout ),
	.datac(\registerfile_MIPS|register[24][29]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~5 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~6 (
// Equation(s):
// \registerfile_MIPS|Mux34~6_combout  = (instruction[17] & ((\registerfile_MIPS|Mux34~3_combout ) # ((instruction[16])))) # (!instruction[17] & (((\registerfile_MIPS|Mux34~5_combout  & !instruction[16]))))

	.dataa(\registerfile_MIPS|Mux34~3_combout ),
	.datab(\registerfile_MIPS|Mux34~5_combout ),
	.datac(instruction[17]),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~6 .lut_mask = 16'hF0AC;
defparam \registerfile_MIPS|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y64_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~7 (
// Equation(s):
// \registerfile_MIPS|Mux34~7_combout  = (instruction[19] & ((instruction[18]) # ((\registerfile_MIPS|register[27][29]~q )))) # (!instruction[19] & (!instruction[18] & ((\registerfile_MIPS|register[19][29]~q ))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[27][29]~q ),
	.datad(\registerfile_MIPS|register[19][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~8 (
// Equation(s):
// \registerfile_MIPS|Mux34~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux34~7_combout  & ((\registerfile_MIPS|register[31][29]~q ))) # (!\registerfile_MIPS|Mux34~7_combout  & (\registerfile_MIPS|register[23][29]~q )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux34~7_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux34~7_combout ),
	.datac(\registerfile_MIPS|register[23][29]~q ),
	.datad(\registerfile_MIPS|register[31][29]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~8 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~9 (
// Equation(s):
// \registerfile_MIPS|Mux34~9_combout  = (instruction[16] & ((\registerfile_MIPS|Mux34~6_combout  & ((\registerfile_MIPS|Mux34~8_combout ))) # (!\registerfile_MIPS|Mux34~6_combout  & (\registerfile_MIPS|Mux34~1_combout )))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux34~6_combout ))))

	.dataa(\registerfile_MIPS|Mux34~1_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|Mux34~6_combout ),
	.datad(\registerfile_MIPS|Mux34~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~9 .lut_mask = 16'hF838;
defparam \registerfile_MIPS|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux34~20 (
// Equation(s):
// \registerfile_MIPS|Mux34~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux34~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux34~19_combout ))

	.dataa(gnd),
	.datab(instruction[20]),
	.datac(\registerfile_MIPS|Mux34~19_combout ),
	.datad(\registerfile_MIPS|Mux34~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux34~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux34~20 .lut_mask = 16'hFC30;
defparam \registerfile_MIPS|Mux34~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y64_N23
dffeas \register_B_1|out[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux34~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[29] .is_wysiwyg = "true";
defparam \register_B_1|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y64_N0
cycloneiv_lcell_comb \output_register_B_1[29] (
// Equation(s):
// output_register_B_1[29] = LCELL(\register_B_1|out [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[29]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[29] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y64_N1
dffeas \register_B_2|out[29] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[29]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[29] .is_wysiwyg = "true";
defparam \register_B_2|out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N22
cycloneiv_lcell_comb \output_datamemory[28] (
// Equation(s):
// output_datamemory[28] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a28 ))) # (!\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam~29_q )))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam~0_q ),
	.datac(\datamemory_MIPS|MemoryRam~29_q ),
	.datad(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(output_datamemory[28]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[28] .lut_mask = 16'hFC30;
defparam \output_datamemory[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y64_N26
cycloneiv_lcell_comb \mux_out|X[28]~28 (
// Equation(s):
// \mux_out|X[28]~28_combout  = (\register_CTRL_3|out [6] & ((output_datamemory[28]))) # (!\register_CTRL_3|out [6] & (\register_D_2|out [28]))

	.dataa(gnd),
	.datab(\register_CTRL_3|out [6]),
	.datac(\register_D_2|out [28]),
	.datad(output_datamemory[28]),
	.cin(gnd),
	.combout(\mux_out|X[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[28]~28 .lut_mask = 16'hFC30;
defparam \mux_out|X[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y66_N9
dffeas \registerfile_MIPS|register[14][28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[28]~28_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[14][28] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[14][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y66_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~17 (
// Equation(s):
// \registerfile_MIPS|Mux35~17_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[14][28]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[12][28]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[14][28]~q ),
	.datad(\registerfile_MIPS|register[12][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~17 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~18 (
// Equation(s):
// \registerfile_MIPS|Mux35~18_combout  = (\registerfile_MIPS|Mux35~17_combout  & (((\registerfile_MIPS|register[15][28]~q ) # (!instruction[16])))) # (!\registerfile_MIPS|Mux35~17_combout  & (\registerfile_MIPS|register[13][28]~q  & (instruction[16])))

	.dataa(\registerfile_MIPS|Mux35~17_combout ),
	.datab(\registerfile_MIPS|register[13][28]~q ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|register[15][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~18 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y68_N0
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~12 (
// Equation(s):
// \registerfile_MIPS|Mux35~12_combout  = (instruction[17] & ((instruction[16]) # ((\registerfile_MIPS|register[6][28]~q )))) # (!instruction[17] & (!instruction[16] & ((\registerfile_MIPS|register[4][28]~q ))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[6][28]~q ),
	.datad(\registerfile_MIPS|register[4][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~12 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y68_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~13 (
// Equation(s):
// \registerfile_MIPS|Mux35~13_combout  = (instruction[16] & ((\registerfile_MIPS|Mux35~12_combout  & (\registerfile_MIPS|register[7][28]~q )) # (!\registerfile_MIPS|Mux35~12_combout  & ((\registerfile_MIPS|register[5][28]~q ))))) # (!instruction[16] & 
// (((\registerfile_MIPS|Mux35~12_combout ))))

	.dataa(\registerfile_MIPS|register[7][28]~q ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[5][28]~q ),
	.datad(\registerfile_MIPS|Mux35~12_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~13 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y67_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~14 (
// Equation(s):
// \registerfile_MIPS|Mux35~14_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[1][28]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[0][28]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[1][28]~q ),
	.datad(\registerfile_MIPS|register[0][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~14 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y66_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~15 (
// Equation(s):
// \registerfile_MIPS|Mux35~15_combout  = (instruction[17] & ((\registerfile_MIPS|Mux35~14_combout  & (\registerfile_MIPS|register[3][28]~q )) # (!\registerfile_MIPS|Mux35~14_combout  & ((\registerfile_MIPS|register[2][28]~q ))))) # (!instruction[17] & 
// (((\registerfile_MIPS|Mux35~14_combout ))))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|register[3][28]~q ),
	.datac(\registerfile_MIPS|register[2][28]~q ),
	.datad(\registerfile_MIPS|Mux35~14_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~15 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~16 (
// Equation(s):
// \registerfile_MIPS|Mux35~16_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|Mux35~13_combout )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|Mux35~15_combout ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|Mux35~13_combout ),
	.datad(\registerfile_MIPS|Mux35~15_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~16 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N8
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~10 (
// Equation(s):
// \registerfile_MIPS|Mux35~10_combout  = (instruction[17] & (instruction[16])) # (!instruction[17] & ((instruction[16] & (\registerfile_MIPS|register[9][28]~q )) # (!instruction[16] & ((\registerfile_MIPS|register[8][28]~q )))))

	.dataa(instruction[17]),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[9][28]~q ),
	.datad(\registerfile_MIPS|register[8][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~10 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y68_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~11 (
// Equation(s):
// \registerfile_MIPS|Mux35~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux35~10_combout  & (\registerfile_MIPS|register[11][28]~q )) # (!\registerfile_MIPS|Mux35~10_combout  & ((\registerfile_MIPS|register[10][28]~q ))))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux35~10_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux35~10_combout ),
	.datac(\registerfile_MIPS|register[11][28]~q ),
	.datad(\registerfile_MIPS|register[10][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~11 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~19 (
// Equation(s):
// \registerfile_MIPS|Mux35~19_combout  = (instruction[19] & ((\registerfile_MIPS|Mux35~16_combout  & (\registerfile_MIPS|Mux35~18_combout )) # (!\registerfile_MIPS|Mux35~16_combout  & ((\registerfile_MIPS|Mux35~11_combout ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux35~16_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux35~18_combout ),
	.datac(\registerfile_MIPS|Mux35~16_combout ),
	.datad(\registerfile_MIPS|Mux35~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~19 .lut_mask = 16'hDAD0;
defparam \registerfile_MIPS|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~2 (
// Equation(s):
// \registerfile_MIPS|Mux35~2_combout  = (instruction[18] & (((\registerfile_MIPS|register[21][28]~q ) # (instruction[19])))) # (!instruction[18] & (\registerfile_MIPS|register[17][28]~q  & ((!instruction[19]))))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|register[17][28]~q ),
	.datac(\registerfile_MIPS|register[21][28]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~2 .lut_mask = 16'hAAE4;
defparam \registerfile_MIPS|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~3 (
// Equation(s):
// \registerfile_MIPS|Mux35~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux35~2_combout  & ((\registerfile_MIPS|register[29][28]~q ))) # (!\registerfile_MIPS|Mux35~2_combout  & (\registerfile_MIPS|register[25][28]~q )))) # (!instruction[19] & 
// (\registerfile_MIPS|Mux35~2_combout ))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|Mux35~2_combout ),
	.datac(\registerfile_MIPS|register[25][28]~q ),
	.datad(\registerfile_MIPS|register[29][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~3 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y65_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~4 (
// Equation(s):
// \registerfile_MIPS|Mux35~4_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|register[24][28]~q ))) # (!instruction[19] & (\registerfile_MIPS|register[16][28]~q ))))

	.dataa(\registerfile_MIPS|register[16][28]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[24][28]~q ),
	.datad(instruction[19]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~4 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~5 (
// Equation(s):
// \registerfile_MIPS|Mux35~5_combout  = (instruction[18] & ((\registerfile_MIPS|Mux35~4_combout  & ((\registerfile_MIPS|register[28][28]~q ))) # (!\registerfile_MIPS|Mux35~4_combout  & (\registerfile_MIPS|register[20][28]~q )))) # (!instruction[18] & 
// (\registerfile_MIPS|Mux35~4_combout ))

	.dataa(instruction[18]),
	.datab(\registerfile_MIPS|Mux35~4_combout ),
	.datac(\registerfile_MIPS|register[20][28]~q ),
	.datad(\registerfile_MIPS|register[28][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~5 .lut_mask = 16'hEC64;
defparam \registerfile_MIPS|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~6 (
// Equation(s):
// \registerfile_MIPS|Mux35~6_combout  = (instruction[16] & ((\registerfile_MIPS|Mux35~3_combout ) # ((instruction[17])))) # (!instruction[16] & (((!instruction[17] & \registerfile_MIPS|Mux35~5_combout ))))

	.dataa(instruction[16]),
	.datab(\registerfile_MIPS|Mux35~3_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux35~5_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~6 .lut_mask = 16'hADA8;
defparam \registerfile_MIPS|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~0 (
// Equation(s):
// \registerfile_MIPS|Mux35~0_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[26][28]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[18][28]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][28]~q ),
	.datad(\registerfile_MIPS|register[18][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y67_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~1 (
// Equation(s):
// \registerfile_MIPS|Mux35~1_combout  = (\registerfile_MIPS|Mux35~0_combout  & (((\registerfile_MIPS|register[30][28]~q )) # (!instruction[18]))) # (!\registerfile_MIPS|Mux35~0_combout  & (instruction[18] & ((\registerfile_MIPS|register[22][28]~q ))))

	.dataa(\registerfile_MIPS|Mux35~0_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[30][28]~q ),
	.datad(\registerfile_MIPS|register[22][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~1 .lut_mask = 16'hE6A2;
defparam \registerfile_MIPS|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y63_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~7 (
// Equation(s):
// \registerfile_MIPS|Mux35~7_combout  = (instruction[18] & ((instruction[19]) # ((\registerfile_MIPS|register[23][28]~q )))) # (!instruction[18] & (!instruction[19] & ((\registerfile_MIPS|register[19][28]~q ))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[23][28]~q ),
	.datad(\registerfile_MIPS|register[19][28]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~7 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y63_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~8 (
// Equation(s):
// \registerfile_MIPS|Mux35~8_combout  = (instruction[19] & ((\registerfile_MIPS|Mux35~7_combout  & (\registerfile_MIPS|register[31][28]~q )) # (!\registerfile_MIPS|Mux35~7_combout  & ((\registerfile_MIPS|register[27][28]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux35~7_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[31][28]~q ),
	.datac(\registerfile_MIPS|register[27][28]~q ),
	.datad(\registerfile_MIPS|Mux35~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~8 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~9 (
// Equation(s):
// \registerfile_MIPS|Mux35~9_combout  = (\registerfile_MIPS|Mux35~6_combout  & (((\registerfile_MIPS|Mux35~8_combout ) # (!instruction[17])))) # (!\registerfile_MIPS|Mux35~6_combout  & (\registerfile_MIPS|Mux35~1_combout  & (instruction[17])))

	.dataa(\registerfile_MIPS|Mux35~6_combout ),
	.datab(\registerfile_MIPS|Mux35~1_combout ),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux35~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~9 .lut_mask = 16'hEA4A;
defparam \registerfile_MIPS|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y64_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux35~20 (
// Equation(s):
// \registerfile_MIPS|Mux35~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux35~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux35~19_combout ))

	.dataa(gnd),
	.datab(instruction[20]),
	.datac(\registerfile_MIPS|Mux35~19_combout ),
	.datad(\registerfile_MIPS|Mux35~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux35~20 .lut_mask = 16'hFC30;
defparam \registerfile_MIPS|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y64_N27
dffeas \register_B_1|out[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux35~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[28] .is_wysiwyg = "true";
defparam \register_B_1|out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y62_N20
cycloneiv_lcell_comb \output_register_B_1[28] (
// Equation(s):
// output_register_B_1[28] = LCELL(\register_B_1|out [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_B_1|out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_B_1[28]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[28] .lut_mask = 16'hF0F0;
defparam \output_register_B_1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y62_N21
dffeas \register_B_2|out[28] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_B_1[28]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_2|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_2|out[28] .is_wysiwyg = "true";
defparam \register_B_2|out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y64_N5
dffeas \datamemory_MIPS|MemoryRam~28 (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\register_B_2|out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory_MIPS|MemoryRam~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory_MIPS|MemoryRam~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory_MIPS|MemoryRam~28 .is_wysiwyg = "true";
defparam \datamemory_MIPS|MemoryRam~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y64_N4
cycloneiv_lcell_comb \output_datamemory[27] (
// Equation(s):
// output_datamemory[27] = LCELL((\datamemory_MIPS|MemoryRam~0_q  & (\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27~portadataout )) # (!\datamemory_MIPS|MemoryRam~0_q  & ((\datamemory_MIPS|MemoryRam~28_q ))))

	.dataa(gnd),
	.datab(\datamemory_MIPS|MemoryRam_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(\datamemory_MIPS|MemoryRam~28_q ),
	.datad(\datamemory_MIPS|MemoryRam~0_q ),
	.cin(gnd),
	.combout(output_datamemory[27]),
	.cout());
// synopsys translate_off
defparam \output_datamemory[27] .lut_mask = 16'hCCF0;
defparam \output_datamemory[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y66_N19
dffeas \register_D_2|out[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(output_register_D_1[27]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_2|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_2|out[27] .is_wysiwyg = "true";
defparam \register_D_2|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N2
cycloneiv_lcell_comb \mux_out|X[27]~27 (
// Equation(s):
// \mux_out|X[27]~27_combout  = (\register_CTRL_3|out [6] & (output_datamemory[27])) # (!\register_CTRL_3|out [6] & ((\register_D_2|out [27])))

	.dataa(output_datamemory[27]),
	.datab(gnd),
	.datac(\register_D_2|out [27]),
	.datad(\register_CTRL_3|out [6]),
	.cin(gnd),
	.combout(\mux_out|X[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_out|X[27]~27 .lut_mask = 16'hAAF0;
defparam \mux_out|X[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y67_N23
dffeas \registerfile_MIPS|register[12][27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_out|X[27]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerfile_MIPS|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerfile_MIPS|register[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerfile_MIPS|register[12][27] .is_wysiwyg = "true";
defparam \registerfile_MIPS|register[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y67_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~17 (
// Equation(s):
// \registerfile_MIPS|Mux36~17_combout  = (instruction[17] & (((instruction[16])))) # (!instruction[17] & ((instruction[16] & ((\registerfile_MIPS|register[13][27]~q ))) # (!instruction[16] & (\registerfile_MIPS|register[12][27]~q ))))

	.dataa(\registerfile_MIPS|register[12][27]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[13][27]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~17 .lut_mask = 16'hFC22;
defparam \registerfile_MIPS|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y64_N18
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~18 (
// Equation(s):
// \registerfile_MIPS|Mux36~18_combout  = (instruction[17] & ((\registerfile_MIPS|Mux36~17_combout  & (\registerfile_MIPS|register[15][27]~q )) # (!\registerfile_MIPS|Mux36~17_combout  & ((\registerfile_MIPS|register[14][27]~q ))))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux36~17_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux36~17_combout ),
	.datac(\registerfile_MIPS|register[15][27]~q ),
	.datad(\registerfile_MIPS|register[14][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~18 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y63_N20
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~14 (
// Equation(s):
// \registerfile_MIPS|Mux36~14_combout  = (instruction[16] & (instruction[17])) # (!instruction[16] & ((instruction[17] & (\registerfile_MIPS|register[2][27]~q )) # (!instruction[17] & ((\registerfile_MIPS|register[0][27]~q )))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[2][27]~q ),
	.datad(\registerfile_MIPS|register[0][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~14 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y66_N14
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~15 (
// Equation(s):
// \registerfile_MIPS|Mux36~15_combout  = (\registerfile_MIPS|Mux36~14_combout  & (((\registerfile_MIPS|register[3][27]~q )) # (!instruction[16]))) # (!\registerfile_MIPS|Mux36~14_combout  & (instruction[16] & (\registerfile_MIPS|register[1][27]~q )))

	.dataa(\registerfile_MIPS|Mux36~14_combout ),
	.datab(instruction[16]),
	.datac(\registerfile_MIPS|register[1][27]~q ),
	.datad(\registerfile_MIPS|register[3][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~15 .lut_mask = 16'hEA62;
defparam \registerfile_MIPS|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y70_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~12 (
// Equation(s):
// \registerfile_MIPS|Mux36~12_combout  = (instruction[17] & (((\registerfile_MIPS|register[10][27]~q ) # (instruction[16])))) # (!instruction[17] & (\registerfile_MIPS|register[8][27]~q  & ((!instruction[16]))))

	.dataa(\registerfile_MIPS|register[8][27]~q ),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[10][27]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~12 .lut_mask = 16'hCCE2;
defparam \registerfile_MIPS|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y70_N24
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~13 (
// Equation(s):
// \registerfile_MIPS|Mux36~13_combout  = (\registerfile_MIPS|Mux36~12_combout  & ((\registerfile_MIPS|register[11][27]~q ) # ((!instruction[16])))) # (!\registerfile_MIPS|Mux36~12_combout  & (((\registerfile_MIPS|register[9][27]~q  & instruction[16]))))

	.dataa(\registerfile_MIPS|register[11][27]~q ),
	.datab(\registerfile_MIPS|Mux36~12_combout ),
	.datac(\registerfile_MIPS|register[9][27]~q ),
	.datad(instruction[16]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~13 .lut_mask = 16'hB8CC;
defparam \registerfile_MIPS|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~16 (
// Equation(s):
// \registerfile_MIPS|Mux36~16_combout  = (instruction[18] & (((instruction[19])))) # (!instruction[18] & ((instruction[19] & ((\registerfile_MIPS|Mux36~13_combout ))) # (!instruction[19] & (\registerfile_MIPS|Mux36~15_combout ))))

	.dataa(\registerfile_MIPS|Mux36~15_combout ),
	.datab(instruction[18]),
	.datac(instruction[19]),
	.datad(\registerfile_MIPS|Mux36~13_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~16 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N4
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~10 (
// Equation(s):
// \registerfile_MIPS|Mux36~10_combout  = (instruction[16] & ((instruction[17]) # ((\registerfile_MIPS|register[5][27]~q )))) # (!instruction[16] & (!instruction[17] & ((\registerfile_MIPS|register[4][27]~q ))))

	.dataa(instruction[16]),
	.datab(instruction[17]),
	.datac(\registerfile_MIPS|register[5][27]~q ),
	.datad(\registerfile_MIPS|register[4][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~10 .lut_mask = 16'hB9A8;
defparam \registerfile_MIPS|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y65_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~11 (
// Equation(s):
// \registerfile_MIPS|Mux36~11_combout  = (instruction[17] & ((\registerfile_MIPS|Mux36~10_combout  & (\registerfile_MIPS|register[7][27]~q )) # (!\registerfile_MIPS|Mux36~10_combout  & ((\registerfile_MIPS|register[6][27]~q ))))) # (!instruction[17] & 
// (\registerfile_MIPS|Mux36~10_combout ))

	.dataa(instruction[17]),
	.datab(\registerfile_MIPS|Mux36~10_combout ),
	.datac(\registerfile_MIPS|register[7][27]~q ),
	.datad(\registerfile_MIPS|register[6][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~11 .lut_mask = 16'hE6C4;
defparam \registerfile_MIPS|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~19 (
// Equation(s):
// \registerfile_MIPS|Mux36~19_combout  = (instruction[18] & ((\registerfile_MIPS|Mux36~16_combout  & (\registerfile_MIPS|Mux36~18_combout )) # (!\registerfile_MIPS|Mux36~16_combout  & ((\registerfile_MIPS|Mux36~11_combout ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux36~16_combout ))))

	.dataa(\registerfile_MIPS|Mux36~18_combout ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|Mux36~16_combout ),
	.datad(\registerfile_MIPS|Mux36~11_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~19 .lut_mask = 16'hBCB0;
defparam \registerfile_MIPS|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N26
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~0 (
// Equation(s):
// \registerfile_MIPS|Mux36~0_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[25][27]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[17][27]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[25][27]~q ),
	.datad(\registerfile_MIPS|register[17][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~0 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N22
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~1 (
// Equation(s):
// \registerfile_MIPS|Mux36~1_combout  = (instruction[18] & ((\registerfile_MIPS|Mux36~0_combout  & ((\registerfile_MIPS|register[29][27]~q ))) # (!\registerfile_MIPS|Mux36~0_combout  & (\registerfile_MIPS|register[21][27]~q )))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux36~0_combout ))))

	.dataa(\registerfile_MIPS|register[21][27]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[29][27]~q ),
	.datad(\registerfile_MIPS|Mux36~0_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~1 .lut_mask = 16'hF388;
defparam \registerfile_MIPS|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y65_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~4 (
// Equation(s):
// \registerfile_MIPS|Mux36~4_combout  = (instruction[19] & (instruction[18])) # (!instruction[19] & ((instruction[18] & (\registerfile_MIPS|register[20][27]~q )) # (!instruction[18] & ((\registerfile_MIPS|register[16][27]~q )))))

	.dataa(instruction[19]),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[20][27]~q ),
	.datad(\registerfile_MIPS|register[16][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~4 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N6
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~5 (
// Equation(s):
// \registerfile_MIPS|Mux36~5_combout  = (instruction[19] & ((\registerfile_MIPS|Mux36~4_combout  & (\registerfile_MIPS|register[28][27]~q )) # (!\registerfile_MIPS|Mux36~4_combout  & ((\registerfile_MIPS|register[24][27]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux36~4_combout ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[28][27]~q ),
	.datac(\registerfile_MIPS|register[24][27]~q ),
	.datad(\registerfile_MIPS|Mux36~4_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~5 .lut_mask = 16'hDDA0;
defparam \registerfile_MIPS|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y60_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~2 (
// Equation(s):
// \registerfile_MIPS|Mux36~2_combout  = (instruction[19] & (((instruction[18])))) # (!instruction[19] & ((instruction[18] & ((\registerfile_MIPS|register[22][27]~q ))) # (!instruction[18] & (\registerfile_MIPS|register[18][27]~q ))))

	.dataa(instruction[19]),
	.datab(\registerfile_MIPS|register[18][27]~q ),
	.datac(\registerfile_MIPS|register[22][27]~q ),
	.datad(instruction[18]),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~2 .lut_mask = 16'hFA44;
defparam \registerfile_MIPS|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y62_N28
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~3 (
// Equation(s):
// \registerfile_MIPS|Mux36~3_combout  = (instruction[19] & ((\registerfile_MIPS|Mux36~2_combout  & (\registerfile_MIPS|register[30][27]~q )) # (!\registerfile_MIPS|Mux36~2_combout  & ((\registerfile_MIPS|register[26][27]~q ))))) # (!instruction[19] & 
// (((\registerfile_MIPS|Mux36~2_combout ))))

	.dataa(\registerfile_MIPS|register[30][27]~q ),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[26][27]~q ),
	.datad(\registerfile_MIPS|Mux36~2_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~3 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N16
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~6 (
// Equation(s):
// \registerfile_MIPS|Mux36~6_combout  = (instruction[16] & (((instruction[17])))) # (!instruction[16] & ((instruction[17] & ((\registerfile_MIPS|Mux36~3_combout ))) # (!instruction[17] & (\registerfile_MIPS|Mux36~5_combout ))))

	.dataa(\registerfile_MIPS|Mux36~5_combout ),
	.datab(instruction[16]),
	.datac(instruction[17]),
	.datad(\registerfile_MIPS|Mux36~3_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~6 .lut_mask = 16'hF2C2;
defparam \registerfile_MIPS|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y60_N30
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~7 (
// Equation(s):
// \registerfile_MIPS|Mux36~7_combout  = (instruction[18] & (instruction[19])) # (!instruction[18] & ((instruction[19] & (\registerfile_MIPS|register[27][27]~q )) # (!instruction[19] & ((\registerfile_MIPS|register[19][27]~q )))))

	.dataa(instruction[18]),
	.datab(instruction[19]),
	.datac(\registerfile_MIPS|register[27][27]~q ),
	.datad(\registerfile_MIPS|register[19][27]~q ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~7 .lut_mask = 16'hD9C8;
defparam \registerfile_MIPS|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N12
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~8 (
// Equation(s):
// \registerfile_MIPS|Mux36~8_combout  = (instruction[18] & ((\registerfile_MIPS|Mux36~7_combout  & (\registerfile_MIPS|register[31][27]~q )) # (!\registerfile_MIPS|Mux36~7_combout  & ((\registerfile_MIPS|register[23][27]~q ))))) # (!instruction[18] & 
// (((\registerfile_MIPS|Mux36~7_combout ))))

	.dataa(\registerfile_MIPS|register[31][27]~q ),
	.datab(instruction[18]),
	.datac(\registerfile_MIPS|register[23][27]~q ),
	.datad(\registerfile_MIPS|Mux36~7_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~8 .lut_mask = 16'hBBC0;
defparam \registerfile_MIPS|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N10
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~9 (
// Equation(s):
// \registerfile_MIPS|Mux36~9_combout  = (\registerfile_MIPS|Mux36~6_combout  & (((\registerfile_MIPS|Mux36~8_combout ) # (!instruction[16])))) # (!\registerfile_MIPS|Mux36~6_combout  & (\registerfile_MIPS|Mux36~1_combout  & (instruction[16])))

	.dataa(\registerfile_MIPS|Mux36~1_combout ),
	.datab(\registerfile_MIPS|Mux36~6_combout ),
	.datac(instruction[16]),
	.datad(\registerfile_MIPS|Mux36~8_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~9 .lut_mask = 16'hEC2C;
defparam \registerfile_MIPS|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N2
cycloneiv_lcell_comb \registerfile_MIPS|Mux36~20 (
// Equation(s):
// \registerfile_MIPS|Mux36~20_combout  = (instruction[20] & ((\registerfile_MIPS|Mux36~9_combout ))) # (!instruction[20] & (\registerfile_MIPS|Mux36~19_combout ))

	.dataa(\registerfile_MIPS|Mux36~19_combout ),
	.datab(gnd),
	.datac(instruction[20]),
	.datad(\registerfile_MIPS|Mux36~9_combout ),
	.cin(gnd),
	.combout(\registerfile_MIPS|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \registerfile_MIPS|Mux36~20 .lut_mask = 16'hFA0A;
defparam \registerfile_MIPS|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N3
dffeas \register_B_1|out[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\registerfile_MIPS|Mux36~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_B_1|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_B_1|out[27] .is_wysiwyg = "true";
defparam \register_B_1|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N24
cycloneiv_lcell_comb \output_register_B_1[27] (
// Equation(s):
// output_register_B_1[27] = LCELL(\register_B_1|out [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\register_B_1|out [27]),
	.cin(gnd),
	.combout(output_register_B_1[27]),
	.cout());
// synopsys translate_off
defparam \output_register_B_1[27] .lut_mask = 16'hFF00;
defparam \output_register_B_1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N12
cycloneiv_lcell_comb \mux_Execute_1|X[27]~13 (
// Equation(s):
// \mux_Execute_1|X[27]~13_combout  = (output_register_ctrl_1[10] & (\register_IMM|out [31])) # (!output_register_ctrl_1[10] & ((output_register_B_1[27])))

	.dataa(gnd),
	.datab(\register_IMM|out [31]),
	.datac(output_register_ctrl_1[10]),
	.datad(output_register_B_1[27]),
	.cin(gnd),
	.combout(\mux_Execute_1|X[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_1|X[27]~13 .lut_mask = 16'hCFC0;
defparam \mux_Execute_1|X[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N20
cycloneiv_lcell_comb \output_mult[27] (
// Equation(s):
// output_mult[27] = LCELL(\multiplicador_MIPS|ACC0|Saidas [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplicador_MIPS|ACC0|Saidas [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_mult[27]),
	.cout());
// synopsys translate_off
defparam \output_mult[27] .lut_mask = 16'hF0F0;
defparam \output_mult[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N0
cycloneiv_lcell_comb \mux_Execute_2|X[27]~68 (
// Equation(s):
// \mux_Execute_2|X[27]~68_combout  = (\register_D_1|out[8]~0_combout  & (\register_D_1|out[8]~1_combout )) # (!\register_D_1|out[8]~0_combout  & ((\register_D_1|out[8]~1_combout  & (\alu_MIPS|Add0~84_combout )) # (!\register_D_1|out[8]~1_combout  & 
// ((output_mult[27])))))

	.dataa(\register_D_1|out[8]~0_combout ),
	.datab(\register_D_1|out[8]~1_combout ),
	.datac(\alu_MIPS|Add0~84_combout ),
	.datad(output_mult[27]),
	.cin(gnd),
	.combout(\mux_Execute_2|X[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[27]~68 .lut_mask = 16'hD9C8;
defparam \mux_Execute_2|X[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y62_N26
cycloneiv_lcell_comb \mux_Execute_2|X[27]~69 (
// Equation(s):
// \mux_Execute_2|X[27]~69_combout  = (\mux_Execute_1|X[27]~13_combout  & ((\mux_Execute_2|X[27]~68_combout ) # ((output_register_A[27] & \register_D_1|out[8]~0_combout )))) # (!\mux_Execute_1|X[27]~13_combout  & (\mux_Execute_2|X[27]~68_combout  & 
// ((output_register_A[27]) # (!\register_D_1|out[8]~0_combout ))))

	.dataa(\mux_Execute_1|X[27]~13_combout ),
	.datab(output_register_A[27]),
	.datac(\register_D_1|out[8]~0_combout ),
	.datad(\mux_Execute_2|X[27]~68_combout ),
	.cin(gnd),
	.combout(\mux_Execute_2|X[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Execute_2|X[27]~69 .lut_mask = 16'hEF80;
defparam \mux_Execute_2|X[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y62_N27
dffeas \register_D_1|out[27] (
	.clk(\CLK_SYS~clkctrl_outclk ),
	.d(\mux_Execute_2|X[27]~69_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_D_1|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_D_1|out[27] .is_wysiwyg = "true";
defparam \register_D_1|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y66_N18
cycloneiv_lcell_comb \output_register_D_1[27] (
// Equation(s):
// output_register_D_1[27] = LCELL(\register_D_1|out [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\register_D_1|out [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(output_register_D_1[27]),
	.cout());
// synopsys translate_off
defparam \output_register_D_1[27] .lut_mask = 16'hF0F0;
defparam \output_register_D_1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[0]~input (
	.i(Data_BUS_READ[0]),
	.ibar(gnd),
	.o(\Data_BUS_READ[0]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[0]~input .bus_hold = "false";
defparam \Data_BUS_READ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[1]~input (
	.i(Data_BUS_READ[1]),
	.ibar(gnd),
	.o(\Data_BUS_READ[1]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[1]~input .bus_hold = "false";
defparam \Data_BUS_READ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[2]~input (
	.i(Data_BUS_READ[2]),
	.ibar(gnd),
	.o(\Data_BUS_READ[2]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[2]~input .bus_hold = "false";
defparam \Data_BUS_READ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[3]~input (
	.i(Data_BUS_READ[3]),
	.ibar(gnd),
	.o(\Data_BUS_READ[3]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[3]~input .bus_hold = "false";
defparam \Data_BUS_READ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N22
cycloneiv_io_ibuf \Data_BUS_READ[4]~input (
	.i(Data_BUS_READ[4]),
	.ibar(gnd),
	.o(\Data_BUS_READ[4]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[4]~input .bus_hold = "false";
defparam \Data_BUS_READ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N8
cycloneiv_io_ibuf \Data_BUS_READ[5]~input (
	.i(Data_BUS_READ[5]),
	.ibar(gnd),
	.o(\Data_BUS_READ[5]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[5]~input .bus_hold = "false";
defparam \Data_BUS_READ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N22
cycloneiv_io_ibuf \Data_BUS_READ[6]~input (
	.i(Data_BUS_READ[6]),
	.ibar(gnd),
	.o(\Data_BUS_READ[6]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[6]~input .bus_hold = "false";
defparam \Data_BUS_READ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneiv_io_ibuf \Data_BUS_READ[7]~input (
	.i(Data_BUS_READ[7]),
	.ibar(gnd),
	.o(\Data_BUS_READ[7]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[7]~input .bus_hold = "false";
defparam \Data_BUS_READ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N15
cycloneiv_io_ibuf \Data_BUS_READ[8]~input (
	.i(Data_BUS_READ[8]),
	.ibar(gnd),
	.o(\Data_BUS_READ[8]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[8]~input .bus_hold = "false";
defparam \Data_BUS_READ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneiv_io_ibuf \Data_BUS_READ[9]~input (
	.i(Data_BUS_READ[9]),
	.ibar(gnd),
	.o(\Data_BUS_READ[9]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[9]~input .bus_hold = "false";
defparam \Data_BUS_READ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[10]~input (
	.i(Data_BUS_READ[10]),
	.ibar(gnd),
	.o(\Data_BUS_READ[10]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[10]~input .bus_hold = "false";
defparam \Data_BUS_READ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[11]~input (
	.i(Data_BUS_READ[11]),
	.ibar(gnd),
	.o(\Data_BUS_READ[11]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[11]~input .bus_hold = "false";
defparam \Data_BUS_READ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N22
cycloneiv_io_ibuf \Data_BUS_READ[12]~input (
	.i(Data_BUS_READ[12]),
	.ibar(gnd),
	.o(\Data_BUS_READ[12]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[12]~input .bus_hold = "false";
defparam \Data_BUS_READ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N22
cycloneiv_io_ibuf \Data_BUS_READ[13]~input (
	.i(Data_BUS_READ[13]),
	.ibar(gnd),
	.o(\Data_BUS_READ[13]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[13]~input .bus_hold = "false";
defparam \Data_BUS_READ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneiv_io_ibuf \Data_BUS_READ[14]~input (
	.i(Data_BUS_READ[14]),
	.ibar(gnd),
	.o(\Data_BUS_READ[14]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[14]~input .bus_hold = "false";
defparam \Data_BUS_READ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N22
cycloneiv_io_ibuf \Data_BUS_READ[15]~input (
	.i(Data_BUS_READ[15]),
	.ibar(gnd),
	.o(\Data_BUS_READ[15]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[15]~input .bus_hold = "false";
defparam \Data_BUS_READ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[16]~input (
	.i(Data_BUS_READ[16]),
	.ibar(gnd),
	.o(\Data_BUS_READ[16]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[16]~input .bus_hold = "false";
defparam \Data_BUS_READ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[17]~input (
	.i(Data_BUS_READ[17]),
	.ibar(gnd),
	.o(\Data_BUS_READ[17]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[17]~input .bus_hold = "false";
defparam \Data_BUS_READ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[18]~input (
	.i(Data_BUS_READ[18]),
	.ibar(gnd),
	.o(\Data_BUS_READ[18]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[18]~input .bus_hold = "false";
defparam \Data_BUS_READ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N15
cycloneiv_io_ibuf \Data_BUS_READ[19]~input (
	.i(Data_BUS_READ[19]),
	.ibar(gnd),
	.o(\Data_BUS_READ[19]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[19]~input .bus_hold = "false";
defparam \Data_BUS_READ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y91_N22
cycloneiv_io_ibuf \Data_BUS_READ[20]~input (
	.i(Data_BUS_READ[20]),
	.ibar(gnd),
	.o(\Data_BUS_READ[20]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[20]~input .bus_hold = "false";
defparam \Data_BUS_READ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N1
cycloneiv_io_ibuf \Data_BUS_READ[21]~input (
	.i(Data_BUS_READ[21]),
	.ibar(gnd),
	.o(\Data_BUS_READ[21]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[21]~input .bus_hold = "false";
defparam \Data_BUS_READ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N1
cycloneiv_io_ibuf \Data_BUS_READ[22]~input (
	.i(Data_BUS_READ[22]),
	.ibar(gnd),
	.o(\Data_BUS_READ[22]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[22]~input .bus_hold = "false";
defparam \Data_BUS_READ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N15
cycloneiv_io_ibuf \Data_BUS_READ[23]~input (
	.i(Data_BUS_READ[23]),
	.ibar(gnd),
	.o(\Data_BUS_READ[23]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[23]~input .bus_hold = "false";
defparam \Data_BUS_READ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[24]~input (
	.i(Data_BUS_READ[24]),
	.ibar(gnd),
	.o(\Data_BUS_READ[24]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[24]~input .bus_hold = "false";
defparam \Data_BUS_READ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y0_N8
cycloneiv_io_ibuf \Data_BUS_READ[25]~input (
	.i(Data_BUS_READ[25]),
	.ibar(gnd),
	.o(\Data_BUS_READ[25]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[25]~input .bus_hold = "false";
defparam \Data_BUS_READ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y81_N1
cycloneiv_io_ibuf \Data_BUS_READ[26]~input (
	.i(Data_BUS_READ[26]),
	.ibar(gnd),
	.o(\Data_BUS_READ[26]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[26]~input .bus_hold = "false";
defparam \Data_BUS_READ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneiv_io_ibuf \Data_BUS_READ[27]~input (
	.i(Data_BUS_READ[27]),
	.ibar(gnd),
	.o(\Data_BUS_READ[27]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[27]~input .bus_hold = "false";
defparam \Data_BUS_READ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cycloneiv_io_ibuf \Data_BUS_READ[28]~input (
	.i(Data_BUS_READ[28]),
	.ibar(gnd),
	.o(\Data_BUS_READ[28]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[28]~input .bus_hold = "false";
defparam \Data_BUS_READ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N15
cycloneiv_io_ibuf \Data_BUS_READ[29]~input (
	.i(Data_BUS_READ[29]),
	.ibar(gnd),
	.o(\Data_BUS_READ[29]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[29]~input .bus_hold = "false";
defparam \Data_BUS_READ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneiv_io_ibuf \Data_BUS_READ[30]~input (
	.i(Data_BUS_READ[30]),
	.ibar(gnd),
	.o(\Data_BUS_READ[30]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[30]~input .bus_hold = "false";
defparam \Data_BUS_READ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N8
cycloneiv_io_ibuf \Data_BUS_READ[31]~input (
	.i(Data_BUS_READ[31]),
	.ibar(gnd),
	.o(\Data_BUS_READ[31]~input_o ));
// synopsys translate_off
defparam \Data_BUS_READ[31]~input .bus_hold = "false";
defparam \Data_BUS_READ[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
