

================================================================
== Synthesis Summary Report of 'loop_perfect'
================================================================
+ General Information: 
    * Date:           Fri Aug 13 20:05:56 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        loop_imperfect_prj
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |      Modules     | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |      & Loops     | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ loop_perfect    |     -|  -2.40|      409|  4.090e+03|         -|      410|     -|        no|     -|  2 (~0%)|  518 (~0%)|  497 (~0%)|    -|
    | o LOOP_I_LOOP_J  |     -|  -7.30|      407|  4.070e+03|         9|        1|   400|       yes|     -|        -|          -|          -|    -|
    +------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+

