Loading plugins phase: Elapsed time ==> 0s.264ms
Initializing data phase: Elapsed time ==> 1s.771ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\master\BreadBoardBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -d CY8C3246PVI-147 -s C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\master\BreadBoardBuild\Erebus_Sensor.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0025: error: Clock Error: (The source clock's frequency is unknown. Source clocks must have a known frequency or an explicit divider must be used.).
 * C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\master\BreadBoardBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cydwr (BUS_CLK)

ADD: pft.M0025: error: Clock Error: (Source clock 'PLL_OUT' contains an error.  Address the error on 'PLL_OUT' or select another source for this clock.).
 * C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\master\BreadBoardBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cydwr (MASTER_CLK)

ADD: pft.M0025: error: Clock Error: (PLL_OUT must operate in the range of 24MHz to 50MHz for the currently selected device.).
 * C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\master\BreadBoardBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cydwr (PLL_OUT)

ADD: pft.M0025: error: Clock Error: (Source clock 'BUS_CLK' contains an error.  Address the error on 'BUS_CLK' or select another source for this clock.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\USBFS_v2_60\PSoC3\USBFS_v2_60.cysch (Instance: Clock_vbus)
 * C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\master\BreadBoardBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cydwr (USBUART_Clock_vbus)

ADD: pft.M0025: error: Clock Error: (Source clock 'MASTER_CLK' contains an error.  Address the error on 'MASTER_CLK' or select another source for this clock.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_0\PSoC3\ADC_DelSig_v3_0.cysch (Instance: Ext_CP_Clk)
 * C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\master\BreadBoardBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cydwr (ADC_Ext_CP_Clk)

ADD: pft.M0025: error: Clock Error: (Source clock 'MASTER_CLK' contains an error.  Address the error on 'MASTER_CLK' or select another source for this clock.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_0\PSoC3\ADC_DelSig_v3_0.cysch (Instance: theACLK)
 * C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\master\BreadBoardBuild\Erebus_Sensor.cydsn\Erebus_Sensor.cydwr (ADC_theACLK)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.487ms
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
