Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 12:13:01 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_Clk_div_10hz/r_clk_10hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.185        0.000                      0                   43        0.226        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.185        0.000                      0                   43        0.226        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.087ns (24.303%)  route 3.386ns (75.697%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 13.244 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.998     5.317    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT6 (Prop_lut6_I2_O)        0.296     5.613 r  U_Clk_div_10hz/r_counter[23]_i_10/O
                         net (fo=1, routed)           0.665     6.278    U_Clk_div_10hz/r_counter[23]_i_10_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  U_Clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=16, routed)          0.882     7.284    U_Clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.124     7.408 r  U_Clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=9, routed)           0.841     8.248    U_Clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X57Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.372 r  U_Clk_div_10hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.372    U_Clk_div_10hz/r_counter[14]_i_1_n_0
    SLICE_X57Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.377    13.244    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[14]/C
                         clock pessimism              0.320    13.564    
                         clock uncertainty           -0.035    13.529    
    SLICE_X57Y11         FDCE (Setup_fdce_C_D)        0.029    13.558    U_Clk_div_10hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.320ns (28.787%)  route 3.265ns (71.213%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 13.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.828     5.147    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.296     5.443 f  U_Clk_div_10hz/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.667     6.110    U_Clk_div_10hz/r_counter[23]_i_9_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.234 f  U_Clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=16, routed)          0.906     7.139    U_Clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X57Y11         LUT3 (Prop_lut3_I1_O)        0.154     7.293 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           0.865     8.158    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.327     8.485 r  U_Clk_div_10hz/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.485    U_Clk_div_10hz/r_counter[8]_i_1_n_0
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.495    13.361    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[8]/C
                         clock pessimism              0.320    13.682    
                         clock uncertainty           -0.035    13.646    
    SLICE_X57Y10         FDCE (Setup_fdce_C_D)        0.031    13.677    U_Clk_div_10hz/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.115ns (24.774%)  route 3.386ns (75.226%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 13.244 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.998     5.317    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT6 (Prop_lut6_I2_O)        0.296     5.613 r  U_Clk_div_10hz/r_counter[23]_i_10/O
                         net (fo=1, routed)           0.665     6.278    U_Clk_div_10hz/r_counter[23]_i_10_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  U_Clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=16, routed)          0.882     7.284    U_Clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.124     7.408 r  U_Clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=9, routed)           0.841     8.248    U_Clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X57Y11         LUT3 (Prop_lut3_I1_O)        0.152     8.400 r  U_Clk_div_10hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     8.400    U_Clk_div_10hz/r_counter[19]_i_1_n_0
    SLICE_X57Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.377    13.244    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[19]/C
                         clock pessimism              0.320    13.564    
                         clock uncertainty           -0.035    13.529    
    SLICE_X57Y11         FDCE (Setup_fdce_C_D)        0.075    13.604    U_Clk_div_10hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.350ns (29.250%)  route 3.265ns (70.750%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 13.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.828     5.147    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.296     5.443 f  U_Clk_div_10hz/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.667     6.110    U_Clk_div_10hz/r_counter[23]_i_9_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.234 f  U_Clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=16, routed)          0.906     7.139    U_Clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X57Y11         LUT3 (Prop_lut3_I1_O)        0.154     7.293 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           0.865     8.158    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X57Y10         LUT3 (Prop_lut3_I2_O)        0.357     8.515 r  U_Clk_div_10hz/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.515    U_Clk_div_10hz/r_counter[9]_i_1_n_0
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.495    13.361    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[9]/C
                         clock pessimism              0.320    13.682    
                         clock uncertainty           -0.035    13.646    
    SLICE_X57Y10         FDCE (Setup_fdce_C_D)        0.075    13.721    U_Clk_div_10hz/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.988ns (22.410%)  route 3.421ns (77.590%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 f  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.828     5.147    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.296     5.443 r  U_Clk_div_10hz/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.667     6.110    U_Clk_div_10hz/r_counter[23]_i_9_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.234 r  U_Clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=16, routed)          1.261     7.495    U_Clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I1_O)        0.149     7.644 r  U_Clk_div_10hz/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.664     8.308    U_Clk_div_10hz/r_counter[21]_i_1_n_0
    SLICE_X56Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.623    13.489    U_Clk_div_10hz/w_run_stop
    SLICE_X56Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[21]/C
                         clock pessimism              0.388    13.878    
                         clock uncertainty           -0.035    13.842    
    SLICE_X56Y12         FDCE (Setup_fdce_C_D)       -0.262    13.580    U_Clk_div_10hz/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.580    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.087ns (24.749%)  route 3.305ns (75.251%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 13.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.998     5.317    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT6 (Prop_lut6_I2_O)        0.296     5.613 r  U_Clk_div_10hz/r_counter[23]_i_10/O
                         net (fo=1, routed)           0.665     6.278    U_Clk_div_10hz/r_counter[23]_i_10_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  U_Clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=16, routed)          0.882     7.284    U_Clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.124     7.408 r  U_Clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=9, routed)           0.760     8.168    U_Clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X57Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.292 r  U_Clk_div_10hz/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.292    U_Clk_div_10hz/r_counter[11]_i_1_n_0
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.495    13.361    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[11]/C
                         clock pessimism              0.320    13.682    
                         clock uncertainty           -0.035    13.646    
    SLICE_X57Y10         FDCE (Setup_fdce_C_D)        0.029    13.675    U_Clk_div_10hz/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.113ns (25.192%)  route 3.305ns (74.808%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 13.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.998     5.317    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT6 (Prop_lut6_I2_O)        0.296     5.613 r  U_Clk_div_10hz/r_counter[23]_i_10/O
                         net (fo=1, routed)           0.665     6.278    U_Clk_div_10hz/r_counter[23]_i_10_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  U_Clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=16, routed)          0.882     7.284    U_Clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.124     7.408 r  U_Clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=9, routed)           0.760     8.168    U_Clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X57Y10         LUT3 (Prop_lut3_I1_O)        0.150     8.318 r  U_Clk_div_10hz/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.318    U_Clk_div_10hz/r_counter[6]_i_1_n_0
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.495    13.361    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
                         clock pessimism              0.320    13.682    
                         clock uncertainty           -0.035    13.646    
    SLICE_X57Y10         FDCE (Setup_fdce_C_D)        0.075    13.721    U_Clk_div_10hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_clk_10hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.320ns (30.550%)  route 3.001ns (69.450%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 13.380 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 f  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.828     5.147    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.296     5.443 r  U_Clk_div_10hz/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.667     6.110    U_Clk_div_10hz/r_counter[23]_i_9_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.234 r  U_Clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=16, routed)          0.906     7.139    U_Clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X57Y11         LUT3 (Prop_lut3_I1_O)        0.154     7.293 f  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           0.600     7.894    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X55Y12         LUT5 (Prop_lut5_I0_O)        0.327     8.221 r  U_Clk_div_10hz/r_clk_10hz_i_1/O
                         net (fo=1, routed)           0.000     8.221    U_Clk_div_10hz/r_clk_10hz_i_1_n_0
    SLICE_X55Y12         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.514    13.380    U_Clk_div_10hz/w_run_stop
    SLICE_X55Y12         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/C
                         clock pessimism              0.320    13.701    
                         clock uncertainty           -0.035    13.665    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.029    13.694    U_Clk_div_10hz/r_clk_10hz_reg
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.320ns (29.936%)  route 3.089ns (70.064%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.828     5.147    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.296     5.443 f  U_Clk_div_10hz/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.667     6.110    U_Clk_div_10hz/r_counter[23]_i_9_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.234 f  U_Clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=16, routed)          0.906     7.139    U_Clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X57Y11         LUT3 (Prop_lut3_I1_O)        0.154     7.293 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           0.689     7.982    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X57Y12         LUT3 (Prop_lut3_I2_O)        0.327     8.309 r  U_Clk_div_10hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.309    U_Clk_div_10hz/r_counter[18]_i_1_n_0
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.623    13.489    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[18]/C
                         clock pessimism              0.410    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X57Y12         FDCE (Setup_fdce_C_D)        0.031    13.895    U_Clk_div_10hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.348ns (30.378%)  route 3.089ns (69.622%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.605     3.063    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.713     3.900    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.419     4.319 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.828     5.147    U_Clk_div_10hz/r_counter[22]
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.296     5.443 f  U_Clk_div_10hz/r_counter[23]_i_9/O
                         net (fo=1, routed)           0.667     6.110    U_Clk_div_10hz/r_counter[23]_i_9_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.234 f  U_Clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=16, routed)          0.906     7.139    U_Clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X57Y11         LUT3 (Prop_lut3_I1_O)        0.154     7.293 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           0.689     7.982    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X57Y12         LUT3 (Prop_lut3_I2_O)        0.355     8.337 r  U_Clk_div_10hz/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.337    U_Clk_div_10hz/r_counter[22]_i_1_n_0
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.379    12.767    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.100    12.867 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.623    13.489    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
                         clock pessimism              0.410    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X57Y12         FDCE (Setup_fdce_C_D)        0.075    13.939    U_Clk_div_10hz/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.227ns (53.765%)  route 0.195ns (46.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.269     1.259    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.128     1.387 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.195     1.582    U_Clk_div_10hz/r_counter[6]
    SLICE_X57Y12         LUT5 (Prop_lut5_I2_O)        0.099     1.681 r  U_Clk_div_10hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.681    U_Clk_div_10hz/r_counter[17]_i_1_n_0
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.374     1.669    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[17]/C
                         clock pessimism             -0.306     1.364    
    SLICE_X57Y12         FDCE (Hold_fdce_C_D)         0.091     1.455    U_Clk_div_10hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (66.073%)  route 0.117ns (33.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.269     1.259    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.128     1.387 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.117     1.503    U_Clk_div_10hz/r_counter[6]
    SLICE_X57Y10         LUT5 (Prop_lut5_I2_O)        0.099     1.602 r  U_Clk_div_10hz/r_counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.602    U_Clk_div_10hz/r_counter[13]_i_1__1_n_0
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.300     1.595    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[13]/C
                         clock pessimism             -0.337     1.259    
    SLICE_X57Y10         FDCE (Hold_fdce_C_D)         0.092     1.351    U_Clk_div_10hz/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_clk_10hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_clk_10hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.273     1.263    U_Clk_div_10hz/w_run_stop
    SLICE_X55Y12         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.404 r  U_Clk_div_10hz/r_clk_10hz_reg/Q
                         net (fo=15, routed)          0.170     1.574    U_Clk_div_10hz/r_clk_10hz_reg_0
    SLICE_X55Y12         LUT5 (Prop_lut5_I4_O)        0.045     1.619 r  U_Clk_div_10hz/r_clk_10hz_i_1/O
                         net (fo=1, routed)           0.000     1.619    U_Clk_div_10hz/r_clk_10hz_i_1_n_0
    SLICE_X55Y12         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.302     1.598    U_Clk_div_10hz/w_run_stop
    SLICE_X55Y12         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/C
                         clock pessimism             -0.335     1.263    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.091     1.354    U_Clk_div_10hz/r_clk_10hz_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.504%)  route 0.207ns (52.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.339     1.329    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y8          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.470 f  U_Clk_div_10hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.207     1.677    U_Clk_div_10hz/r_counter[0]
    SLICE_X57Y8          LUT1 (Prop_lut1_I0_O)        0.046     1.723 r  U_Clk_div_10hz/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.723    U_Clk_div_10hz/r_counter[0]_i_1_n_0
    SLICE_X57Y8          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.380     1.676    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y8          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[0]/C
                         clock pessimism             -0.347     1.329    
    SLICE_X57Y8          FDCE (Hold_fdce_C_D)         0.105     1.434    U_Clk_div_10hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.227ns (52.354%)  route 0.207ns (47.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.269     1.259    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.128     1.387 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.207     1.593    U_Clk_div_10hz/r_counter[6]
    SLICE_X57Y9          LUT5 (Prop_lut5_I2_O)        0.099     1.692 r  U_Clk_div_10hz/r_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.692    U_Clk_div_10hz/r_counter[5]_i_1__1_n_0
    SLICE_X57Y9          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.316     1.612    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y9          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[5]/C
                         clock pessimism             -0.306     1.306    
    SLICE_X57Y9          FDCE (Hold_fdce_C_D)         0.092     1.398    U_Clk_div_10hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.227ns (52.233%)  route 0.208ns (47.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.269     1.259    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.128     1.387 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.208     1.594    U_Clk_div_10hz/r_counter[6]
    SLICE_X57Y9          LUT5 (Prop_lut5_I2_O)        0.099     1.693 r  U_Clk_div_10hz/r_counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.693    U_Clk_div_10hz/r_counter[1]_i_1__2_n_0
    SLICE_X57Y9          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.316     1.612    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y9          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[1]/C
                         clock pessimism             -0.306     1.306    
    SLICE_X57Y9          FDCE (Hold_fdce_C_D)         0.091     1.397    U_Clk_div_10hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.254ns (55.370%)  route 0.205ns (44.630%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.209     1.199    U_Clk_div_10hz/w_run_stop
    SLICE_X54Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.363 f  U_Clk_div_10hz/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.072     1.436    U_Clk_div_10hz/r_counter[10]
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.045     1.481 r  U_Clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=16, routed)          0.132     1.613    U_Clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I3_O)        0.045     1.658 r  U_Clk_div_10hz/r_counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.658    U_Clk_div_10hz/r_counter[16]_i_1__0_n_0
    SLICE_X57Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.236     1.532    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[16]/C
                         clock pessimism             -0.306     1.226    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.092     1.318    U_Clk_div_10hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.605%)  route 0.240ns (51.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.269     1.259    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.128     1.387 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.240     1.627    U_Clk_div_10hz/r_counter[6]
    SLICE_X55Y11         LUT5 (Prop_lut5_I2_O)        0.099     1.726 r  U_Clk_div_10hz/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.726    U_Clk_div_10hz/r_counter[15]_i_1__0_n_0
    SLICE_X55Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.303     1.598    U_Clk_div_10hz/w_run_stop
    SLICE_X55Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[15]/C
                         clock pessimism             -0.306     1.293    
    SLICE_X55Y11         FDCE (Hold_fdce_C_D)         0.091     1.384    U_Clk_div_10hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.254ns (46.424%)  route 0.293ns (53.576%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.209     1.199    U_Clk_div_10hz/w_run_stop
    SLICE_X54Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.363 f  U_Clk_div_10hz/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.072     1.436    U_Clk_div_10hz/r_counter[10]
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.045     1.481 r  U_Clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=16, routed)          0.221     1.701    U_Clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X57Y9          LUT5 (Prop_lut5_I3_O)        0.045     1.746 r  U_Clk_div_10hz/r_counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.746    U_Clk_div_10hz/r_counter[7]_i_1__1_n_0
    SLICE_X57Y9          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.316     1.612    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y9          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[7]/C
                         clock pessimism             -0.306     1.306    
    SLICE_X57Y9          FDCE (Hold_fdce_C_D)         0.092     1.398    U_Clk_div_10hz/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.254ns (41.084%)  route 0.364ns (58.916%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.719     0.945    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.209     1.199    U_Clk_div_10hz/w_run_stop
    SLICE_X54Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.164     1.363 f  U_Clk_div_10hz/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.072     1.436    U_Clk_div_10hz/r_counter[10]
    SLICE_X55Y10         LUT5 (Prop_lut5_I2_O)        0.045     1.481 r  U_Clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=16, routed)          0.292     1.772    U_Clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.045     1.817 r  U_Clk_div_10hz/r_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.817    U_Clk_div_10hz/r_counter[3]_i_1__1_n_0
    SLICE_X57Y8          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.826     1.240    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.296 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.380     1.676    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y8          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[3]/C
                         clock pessimism             -0.306     1.370    
    SLICE_X57Y8          FDCE (Hold_fdce_C_D)         0.092     1.462    U_Clk_div_10hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   U_Clk_div_10hz/r_clk_10hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y8    U_Clk_div_10hz/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   U_Clk_div_10hz/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y10   U_Clk_div_10hz/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y10   U_Clk_div_10hz/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y10   U_Clk_div_10hz/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   U_Clk_div_10hz/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   U_Clk_div_10hz/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   U_Clk_div_10hz/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Clk_div_10hz/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Clk_div_10hz/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Clk_div_10hz/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Clk_div_10hz/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_Clk_div_10hz/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Clk_div_10hz/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Clk_div_10hz/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Clk_div_10hz/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Clk_div_10hz/r_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_Clk_div_10hz/r_clk_10hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_Clk_div_10hz/r_clk_10hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Clk_div_10hz/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_Clk_div_10hz/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   U_Clk_div_10hz/r_counter_reg[11]/C



