{"sha": "17ec4b792b8a5c8b454928efe409f62c4e356ffe", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTdlYzRiNzkyYjhhNWM4YjQ1NDkyOGVmZTQwOWY2MmM0ZTM1NmZmZQ==", "commit": {"author": {"name": "Andreas Krebbel", "email": "krebbel@linux.vnet.ibm.com", "date": "2017-09-26T10:35:53Z"}, "committer": {"name": "Andreas Krebbel", "email": "krebbel@gcc.gnu.org", "date": "2017-09-26T10:35:53Z"}, "message": "S/390: Fix vmslg instruction and builtin.\n\ngcc/ChangeLog:\n\n2017-09-26  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>\n\n\t* config/s390/vx-builtins.md (\"vmslg\"): Add missing operand in\n\tassembler output.\n\t* config/s390/s390-builtins.def: Fix constraint on op4.\n\nFrom-SVN: r253198", "tree": {"sha": "8f8e86d0db5d577558b3598f2ae4ac5e7fbc279f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8f8e86d0db5d577558b3598f2ae4ac5e7fbc279f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/17ec4b792b8a5c8b454928efe409f62c4e356ffe", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/17ec4b792b8a5c8b454928efe409f62c4e356ffe", "html_url": "https://github.com/Rust-GCC/gccrs/commit/17ec4b792b8a5c8b454928efe409f62c4e356ffe", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/17ec4b792b8a5c8b454928efe409f62c4e356ffe/comments", "author": null, "committer": null, "parents": [{"sha": "0c9ce4e61873debeede4b37b437ece5432c23ac7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0c9ce4e61873debeede4b37b437ece5432c23ac7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0c9ce4e61873debeede4b37b437ece5432c23ac7"}], "stats": {"total": 12, "additions": 9, "deletions": 3}, "files": [{"sha": "87801a43cc3c9db41dd800e4ffad0d79bef9a316", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/17ec4b792b8a5c8b454928efe409f62c4e356ffe/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/17ec4b792b8a5c8b454928efe409f62c4e356ffe/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=17ec4b792b8a5c8b454928efe409f62c4e356ffe", "patch": "@@ -1,3 +1,9 @@\n+2017-09-26  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>\n+\n+\t* config/s390/vx-builtins.md (\"vmslg\"): Add missing operand in\n+\tassembler output.\n+\t* config/s390/s390-builtins.def: Fix constraint on op4.\n+\n 2017-09-26  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>\n \n \t* config/s390/s390.c (s390_expand_vec_compare): Use the new mode"}, {"sha": "3f7bae7ca56f65faac2d63b34aa2a27ef112a84a", "filename": "gcc/config/s390/s390-builtins.def", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/17ec4b792b8a5c8b454928efe409f62c4e356ffe/gcc%2Fconfig%2Fs390%2Fs390-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/17ec4b792b8a5c8b454928efe409f62c4e356ffe/gcc%2Fconfig%2Fs390%2Fs390-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fs390-builtins.def?ref=17ec4b792b8a5c8b454928efe409f62c4e356ffe", "patch": "@@ -2271,7 +2271,7 @@ OB_DEF_VAR (s390_vec_test_mask_dbl,     s390_vtm,           0,\n B_DEF      (s390_vtm,                   vec_test_mask_intv16qi,0,               B_VX,               0,                  BT_FN_INT_UV16QI_UV16QI)\n \n B_DEF      (s390_vec_msum_u128,         vec_msumv2di,       0,                  B_VXE,              O4_U2,              BT_FN_UV16QI_UV2DI_UV2DI_UV16QI_INT)\n-B_DEF      (s390_vmslg,                 vmslg,              0,                  B_VXE,              O4_U2,              BT_FN_INT128_UV2DI_UV2DI_INT128_INT)\n+B_DEF      (s390_vmslg,                 vmslg,              0,                  B_VXE,              O4_U4,              BT_FN_INT128_UV2DI_UV2DI_INT128_INT)\n \n OB_DEF     (s390_vec_eqv,               s390_vec_eqv_b8,    s390_vec_eqv_dbl_c, B_VXE,              BT_FN_OV4SI_OV4SI_OV4SI)\n OB_DEF_VAR (s390_vec_eqv_b8,            s390_vnx,           0,                  0,                  BT_OV_BV16QI_BV16QI_BV16QI)"}, {"sha": "7fb176c2fa47667e0b2c71b27b0a2d1faee906d9", "filename": "gcc/config/s390/vx-builtins.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/17ec4b792b8a5c8b454928efe409f62c4e356ffe/gcc%2Fconfig%2Fs390%2Fvx-builtins.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/17ec4b792b8a5c8b454928efe409f62c4e356ffe/gcc%2Fconfig%2Fs390%2Fvx-builtins.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fvx-builtins.md?ref=17ec4b792b8a5c8b454928efe409f62c4e356ffe", "patch": "@@ -1190,7 +1190,7 @@\n \t\t       (match_operand:QI    4 \"const_mask_operand\" \"C\")]\n \t\t      UNSPEC_VEC_MSUM))]\n   \"TARGET_VXE\"\n-  \"vmslg\\t%v0,%v1,%v2,%v3\"\n+  \"vmslg\\t%v0,%v1,%v2,%v3,%4\"\n   [(set_attr \"op_type\" \"VRR\")])\n \n (define_insn \"vmslg\"\n@@ -1201,7 +1201,7 @@\n \t\t    (match_operand:QI    4 \"const_mask_operand\" \"C\")]\n \t\t   UNSPEC_VEC_MSUM))]\n   \"TARGET_VXE\"\n-  \"vmslg\\t%v0,%v1,%v2,%v3\"\n+  \"vmslg\\t%v0,%v1,%v2,%v3,%4\"\n   [(set_attr \"op_type\" \"VRR\")])\n \n "}]}