<pre>name: desc_test_14
description: Test
should_fail: 0
tags: 5.6.4
incdirs: 
top_module: 
files: <a href="../../../../tests/generic/desc/desc_test_14.sv.html" target="file-frame">tests/generic/desc/desc_test_14.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../tests/generic/desc/desc_test_14.sv.html" target="file-frame">tests/generic/desc/desc_test_14.sv</a>' to AST representation.
Generating RTLIL representation for module `\foo_mod'.
Successfully finished Verilog frontend.
</pre>