// Seed: 3203247267
module module_0 #(
    parameter id_1 = 32'd15,
    parameter id_2 = 32'd87
);
  wire _id_1;
  reg _id_2, id_3;
  logic [7:0][id_1  -  id_1 : id_2] id_4, id_5, id_6;
  assign id_5 = id_6;
  always id_3 = id_4[-1];
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    output wand id_0,
    output tri1 id_1,
    input supply0 _id_2,
    input tri0 id_3,
    output tri id_4,
    input tri id_5,
    output supply1 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input wand id_9,
    input tri id_10[-1 : 1],
    input uwire id_11,
    input wire id_12,
    output supply0 id_13,
    input supply0 id_14
);
  reg [1 : id_2] id_16;
  wire id_17, id_18;
  module_0 modCall_1 ();
  assign id_16 = 1;
  always begin : LABEL_0
    begin : LABEL_1
      id_16 = id_11;
      @(posedge 1 or -1);
      @(negedge id_5);
      begin : LABEL_2
        $unsigned(96);
        ;
      end
    end
  end
  assign id_1 = -1;
  assign id_7 = id_16.id_16;
endmodule
