// Seed: 2091768692
module module_0 ();
  logic [7:0] id_1;
  if ("") begin : LABEL_0
    wire id_2;
  end
  assign id_1 = id_1;
  assign id_1[1] = id_1;
  wire [1 : 1] id_3;
  assign id_1 = id_1[1];
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_3 = 32'd72
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  wire id_5;
  wire [id_1 : id_3] id_6;
  assign id_3 = id_6;
  wire id_7;
endmodule
