*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Fri Dec 16 00:29:00 EET 2022
         ppid/pid : 3477/3487
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/WallaceTree
         logfile  : /home/vlsi/Desktop/WallaceTree/oasys.log.00
         tmpdir   : /tmp/oasys.3477/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/0_init_design.tcl
Directory /home/vlsi/Desktop/WallaceTree/integrationMult does not exists, creating...
Directory /home/vlsi/Desktop/WallaceTree/integrationMult/logs does not exists, creating...
Directory /home/vlsi/Desktop/WallaceTree/integrationMult/rpt does not exists, creating...
Directory /home/vlsi/Desktop/WallaceTree/integrationMult/odb does not exists, creating...
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /home/vlsi/Desktop/WallaceTree/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/WallaceTree/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
error:   cannot access memory pp directly ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:20)[27])  [VLOG-1002]
info:    module mulTree ignored due to previous errors ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[14])  [VLOG-1072]
error:   1 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/WallaceTree/integrationMult exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/logs exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/rpt exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module FA ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module RCA64 ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[12])  [VLOG-1206]
warning: overwriting previous definition of module CSA ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[10])  [VLOG-1206]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: overwriting previous definition of module products ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[15])  [VLOG-1206]
error:   cannot access memory pp directly ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:20)[27])  [VLOG-1002]
info:    module mulTree ignored due to previous errors ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[14])  [VLOG-1072]
error:   1 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module FA ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module RCA64 ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[12])  [VLOG-1206]
warning: overwriting previous definition of module CSA ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[10])  [VLOG-1206]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: overwriting previous definition of module products ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[15])  [VLOG-1206]
error:   cannot access memory pp directly ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:20)[27])  [VLOG-1002]
info:    module mulTree ignored due to previous errors ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[14])  [VLOG-1072]
error:   1 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module FA ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module RCA64 ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[12])  [VLOG-1206]
warning: overwriting previous definition of module CSA ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[10])  [VLOG-1206]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: overwriting previous definition of module products ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[15])  [VLOG-1206]
error:   cannot access memory pp directly ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:20)[27])  [VLOG-1002]
info:    module mulTree ignored due to previous errors ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[14])  [VLOG-1072]
error:   1 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/WallaceTree/integrationMult exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/logs exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/rpt exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module FA ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module RCA64 ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[12])  [VLOG-1206]
warning: overwriting previous definition of module CSA ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[10])  [VLOG-1206]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: overwriting previous definition of module products ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[15])  [VLOG-1206]
error:   cannot access memory pp directly ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:20)[27])  [VLOG-1002]
info:    module mulTree ignored due to previous errors ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[14])  [VLOG-1072]
error:   1 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module FA ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module RCA64 ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[12])  [VLOG-1206]
warning: overwriting previous definition of module CSA ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[10])  [VLOG-1206]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: overwriting previous definition of module products ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[15])  [VLOG-1206]
error:   cannot access memory pp directly ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[27])  [VLOG-1002]
info:    module mulTree ignored due to previous errors ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[14])  [VLOG-1072]
error:   1 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module FA ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module RCA64 ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[12])  [VLOG-1206]
warning: overwriting previous definition of module CSA ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[10])  [VLOG-1206]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: overwriting previous definition of module products ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[15])  [VLOG-1206]
warning: range is not allowed in a prefix ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[28])  [VLOG-1363]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/0_init_design.tcl
/home/vlsi/Desktop/WallaceTree/integrationMult exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/logs exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/rpt exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module FA ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module RCA64 ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[12])  [VLOG-1206]
warning: overwriting previous definition of module CSA ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[10])  [VLOG-1206]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: overwriting previous definition of module products ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[15])  [VLOG-1206]
warning: range is not allowed in a prefix ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[28])  [VLOG-1363]
warning: overwriting previous definition of module mulTree ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[14])  [VLOG-1206]
warning: overwriting previous definition of module registerNbits ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[20])  [VLOG-1206]
warning: overwriting previous definition of module integrationMult ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[22])  [VLOG-1206]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:01(cpu)/0:22:36(wall) 86MB(vsz)/323MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
error:   some part of part-select [63:0] does not lie in range [32:0] of prefix 'pp' ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-548]
note:    the above message has more detailed information, see "message VLOG-548"
error:   failed synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-402]
error:   failed synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-402]
finished synthesize at 00:00:02(cpu)/0:22:37(wall) 86MB(vsz)/347MB(peak)
error:   3 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> source scripts/0_init_design.tcl
/home/vlsi/Desktop/WallaceTree/integrationMult exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/logs exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/rpt exists and will be used.
/home/vlsi/Desktop/WallaceTree/integrationMult/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: range is not allowed in a prefix ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[28])  [VLOG-1363]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:02(cpu)/0:23:54(wall) 81MB(vsz)/347MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
error:   some part of part-select [63:0] does not lie in range [32:0] of prefix 'pp' ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-548]
error:   failed synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-402]
error:   failed synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-402]
finished synthesize at 00:00:02(cpu)/0:23:54(wall) 88MB(vsz)/349MB(peak)
error:   3 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: range is not allowed in a prefix ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[28])  [VLOG-1363]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:02(cpu)/0:24:47(wall) 84MB(vsz)/349MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
error:   index of slice not supported ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[27])  [VLOG-101]
error:   failed synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-402]
error:   failed synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-402]
finished synthesize at 00:00:03(cpu)/0:24:47(wall) 91MB(vsz)/351MB(peak)
error:   3 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:03(cpu)/0:26:41(wall) 91MB(vsz)/351MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATE_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = (null), control_port = (null), control_point = none, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
error:   no modules found to synthesize  [VLOG-405]
note:    the above message has more detailed information, see "message VLOG-405"
finished synthesize at 00:00:03(cpu)/0:26:41(wall) 91MB(vsz)/351MB(peak)
error:   1 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: range is not allowed in a prefix ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[28])  [VLOG-1363]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:03(cpu)/0:27:04(wall) 87MB(vsz)/351MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
error:   index of slice not supported ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[27])  [VLOG-101]
error:   failed synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-402]
error:   failed synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-402]
finished synthesize at 00:00:03(cpu)/0:27:04(wall) 94MB(vsz)/353MB(peak)
error:   3 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: range is not allowed in a prefix ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[28])  [VLOG-1363]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:03(cpu)/0:27:35(wall) 88MB(vsz)/353MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
error:   some part of part-select [63:0] does not lie in range [32:0] of prefix 'pp' ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-548]
error:   failed synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-402]
error:   failed synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-402]
finished synthesize at 00:00:04(cpu)/0:27:35(wall) 96MB(vsz)/355MB(peak)
error:   3 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: range is not allowed in a prefix ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[28])  [VLOG-1363]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:04(cpu)/0:30:43(wall) 93MB(vsz)/355MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
error:   some part of part-select [63:0] does not lie in range [32:0] of prefix 'pp' ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-548]
error:   failed synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-402]
error:   failed synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-402]
finished synthesize at 00:00:04(cpu)/0:30:44(wall) 98MB(vsz)/357MB(peak)
error:   3 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
error:   cannot access memory pp directly ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[27])  [VLOG-1002]
info:    module mulTree ignored due to previous errors ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[14])  [VLOG-1072]
error:   1 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module FA ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module RCA64 ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[12])  [VLOG-1206]
warning: overwriting previous definition of module CSA ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[10])  [VLOG-1206]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: overwriting previous definition of module products ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[15])  [VLOG-1206]
warning: range is not allowed in a prefix ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[28])  [VLOG-1363]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:04(cpu)/0:31:26(wall) 95MB(vsz)/357MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
error:   index of slice not supported ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[27])  [VLOG-101]
error:   failed synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-402]
error:   failed synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-402]
finished synthesize at 00:00:05(cpu)/0:31:27(wall) 100MB(vsz)/361MB(peak)
error:   3 error message(s) issued while executing command 'synthesize'
Synthesize failed
    while executing
"synthesize -module ${top_module} "
    invoked from within
"if { $parameters == 1 } {
     synthesize -module ${top_module} -parameters ${param_values}
} else {
     synthesize -module ${top_module} 
}"
    (file "scripts/2_synthesize_optimize.tcl" line 33)
    invoked from within
"tcl_source scripts/2_synthesize_optimize.tcl"
> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/Desktop/WallaceTree/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {FA.v ripple.v CSA.v products.v mulTree.v multiply.v} -include {/home/vlsi/Desktop/WallaceTree/rtl// /home/vlsi/Desktop/WallaceTree/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'FA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/FA.v' using search_path variable.  [CMD-126]
info:    File 'ripple.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/ripple.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/CSA.v' using search_path variable.  [CMD-126]
info:    File 'products.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/products.v' using search_path variable.  [CMD-126]
info:    File 'mulTree.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v' using search_path variable.  [CMD-126]
info:    File 'multiply.v', resolved to path '/home/vlsi/Desktop/WallaceTree/rtl/multiply.v' using search_path variable.  [CMD-126]
warning: port pp must not be declared to be an array ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:5)[21])  [VLOG-1627]
warning: multiple packed dimensions are not allowed in this mode of verilog ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:13)[22])  [VLOG-1680]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module integrationMult
starting synthesize at 00:00:05(cpu)/0:33:25(wall) 98MB(vsz)/361MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'integrationMult' (depth 1) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-400]
info:    synthesizing module 'registerNbits' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-400]
info:    module 'registerNbits' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'registerNbits' (depth 2) (1#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:2)[7])  [VLOG-401]
info:    synthesizing module 'mulTree' (depth 2) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'products' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-400]
info:    module 'products' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'pp_reg[0]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[1]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[2]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[3]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[4]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[5]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[6]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[7]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[8]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
warning: inferring latch for variable 'pp_reg[9]' ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:16)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:20)[4], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:25)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:26)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:29)[3], (/home/vlsi/Desktop/WallaceTree/rtl/products.v:30)[3])  [VLOG-566]
-------> Message [VLOG-566] suppressed 23 times
info:    done synthesizing module 'products' (depth 3) (2#7) ((/home/vlsi/Desktop/WallaceTree/rtl/products.v:1)[7])  [VLOG-401]
warning: unpacked array element sign mismatch in connection of port 'pp': bit [63:0]A[32:0] vs bit [32:0][63:0]B ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-595]
warning: unpacked array element sign mismatch in assignment: bit [32:0][63:0]A vs bit [63:0]B[32:0] ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-595]
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
note:    the above message has more detailed information, see "message VLOG-516"
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
warning: variable 'pp' should not be used in output port connection ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:21)[25])  [VLOG-516]
-------> Message [VLOG-516] suppressed 23 times
info:    synthesizing module 'CSA' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[7])  [VLOG-400]
info:    module 'CSA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CSA' (depth 3) (3#7) ((/home/vlsi/Desktop/WallaceTree/rtl/CSA.v:21)[7])  [VLOG-401]
info:    synthesizing module 'RCA64' (depth 3) ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[7])  [VLOG-400]
info:    synthesizing module 'FA' (depth 4) ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[7])  [VLOG-400]
info:    module 'FA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'FA' (depth 4) (4#7) ((/home/vlsi/Desktop/WallaceTree/rtl/FA.v:1)[7])  [VLOG-401]
info:    module 'RCA64' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'RCA64' (depth 3) (5#7) ((/home/vlsi/Desktop/WallaceTree/rtl/ripple.v:1)[7])  [VLOG-401]
info:    module 'mulTree' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'CSA' for 3 instances  [NL-105]
info:    uniquifying module 'CSA' for 5 instances  [NL-105]
info:    uniquifying module 'CSA' for 6 instances  [NL-105]
info:    uniquifying module 'CSA' for 8 instances  [NL-105]
info:    uniquifying module 'FA' for 64 instances  [NL-105]
info:    uniquifying module 'CSA' for 9 instances  [NL-105]
info:    done synthesizing module 'mulTree' (depth 2) (6#7) ((/home/vlsi/Desktop/WallaceTree/rtl/mulTree.v:1)[7])  [VLOG-401]
info:    module 'integrationMult' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'registerNbits' for 4 instances  [NL-105]
info:    done synthesizing module 'integrationMult' (depth 1) (7#7) ((/home/vlsi/Desktop/WallaceTree/rtl/multiply.v:17)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:05(cpu)/0:33:26(wall) 143MB(vsz)/375MB(peak)
> write_design /home/vlsi/Desktop/WallaceTree/integrationMult/odb/2_synthesized.odb
info:    design 'integrationMult' has no physical info  [WRITE-120]
warning: WrSdc.. design 'integrationMult' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/WallaceTree/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> #set transition          0.1
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> 
> #set_input_transition    ${transition} [ all_inputs ]
> #set_input_delay 1 [all_inputs]
> #set_output_delay 0.5 [all_outputs]
> 
> set_input_delay -clock vsysclk -rise 0.2 [all_inputs]
> set_output_delay -clock vsysclk -fall 0.5 [all_outputs]
> 
> #set_input_delay -clock vsysclk  1 [all_inputs]
> #set_output_delay -clock vsysclk 0.5 [all_outputs]
> #set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|      64|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|    2112|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+---------------+-----------+------------
                        |               |Area (squm)|Leakage (uW)
------------------------+---------------+-----------+------------
Design Name             |integrationMult|           |            
  Total Instances       |          15608|      21514|     449.447
    Macros              |              0|          0|       0.000
    Pads                |              0|          0|       0.000
    Phys                |              0|          0|       0.000
    Blackboxes          |              0|          0|       0.000
    Cells               |          15608|      21514|     449.447
      Buffers           |              0|          0|       0.000
      Inverters         |           6095|       3243|      87.483
      Clock-Gates       |              4|         16|       0.237
      Combinational     |           7269|      12058|     265.298
      Latches           |           2112|       5618|      86.303
      FlipFlops         |            128|        579|      10.126
       Single-Bit FF    |            128|        579|      10.126
       Multi-Bit FF     |              0|          0|       0.000
       Clock-Gated      |            128|           |            
       Bits             |            128|        579|      10.126
         Load-Enabled   |              0|           |            
         Clock-Gated    |            128|           |            
  Tristate Pin Count    |              0|           |            
Physical Info           |Unplaced       |           |            
  Chip Size (mm x mm)   |               |          0|            
  Fixed Cell Area       |               |          0|            
    Phys Only           |              0|          0|            
  Placeable Area        |               |          0|            
  Movable Cell Area     |               |      21514|            
  Utilization (%)       |               |           |            
  Chip Utilization (%)  |               |           |            
  Total Wire Length (mm)|          0.000|           |            
  Longest Wire (mm)     |               |           |            
  Average Wire (mm)     |               |           |            
------------------------+---------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk reset en inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] }
# group_path -from clk reset en {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk reset en inputA[31] inputA[30] inputA[29] inputA[28] inputA[27] inputA[26] inputA[25] inputA[24] inputA[23] inputA[22] inputA[21] inputA[20] inputA[19] inputA[18] inputA[17] inputA[16] inputA[15] inputA[14] inputA[13] inputA[12] inputA[11] inputA[10] inputA[9] inputA[8] inputA[7] inputA[6] inputA[5] inputA[4] inputA[3] inputA[2] inputA[1] inputA[0] inputB[31] inputB[30] inputB[29] inputB[28] inputB[27] inputB[26] inputB[25] inputB[24] inputB[23] inputB[22] inputB[21] inputB[20] inputB[19] inputB[18] inputB[17] inputB[16] inputB[15] inputB[14] inputB[13] inputB[12] inputB[11] inputB[10] inputB[9] inputB[8] inputB[7] inputB[6] inputB[5] inputB[4] inputB[3] inputB[2] inputB[1] inputB[0] } -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] resu... (message truncated)
# group_path -from clk reset en {inputA[31]} {inputA[30]} {inputA[29]} {inputA[28]} {inputA[27]} {inputA[26]} {inputA[25]} {inputA[24]} {inputA[23]} {inputA[22]} {inputA[21]} {inputA[20]} {inputA[19]} {inputA[18]} {inputA[17]} {inputA[16]} {inputA[15]} {inputA[14]} {inputA[13]} {inputA[12]} {inputA[11]} {inputA[10]} {inputA[9]} {inputA[8]} {inputA[7]} {inputA[6]} {inputA[5]} {inputA[4]} {inputA[3]} {inputA[2]} {inputA[1]} {inputA[0]} {inputB[31]} {inputB[30]} {inputB[29]} {inputB[28]} {inputB[27]} {inputB[26]} {inputB[25]} {inputB[24]} {inputB[23]} {inputB[22]} {inputB[21]} {inputB[20]} {inputB[19]} {inputB[18]} {inputB[17]} {inputB[16]} {inputB[15]} {inputB[14]} {inputB[13]} {inputB[12]} {inputB[11]} {inputB[10]} {inputB[9]} {inputB[8]} {inputB[7]} {inputB[6]} {inputB[5]} {inputB[4]} {inputB[3]} {inputB[2]} {inputB[1]} {inputB[0]} -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> all_outputs
> group_path -name R2O -to { result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] result[37] result[36] result[35] result[34] result[33] result[32] result[31] result[30] result[29] result[28] result[27] result[26] result[25] result[24] result[23] result[22] result[21] result[20] result[19] result[18] result[17] result[16] result[15] result[14] result[13] result[12] result[11] result[10] result[9] result[8] result[7] result[6] result[5] result[4] result[3] result[2] result[1] result[0] }
# group_path -to {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> optimize -virtual
starting optimize at 00:00:07(cpu)/0:33:27(wall) 146MB(vsz)/377MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=4572:  /home/vlsi/Desktop/WallaceTree/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 21440.7squm (#1, 0 secs)
info: optimized 'mulTree__GB3' area changed -549.0squm (x1), total 20891.6squm (#2)
info: optimized 'mulTree__GB0' area changed -6612.0squm (x1), total 14279.7squm (#3)
info: optimized 'mulTree__GB2' area changed -415.0squm (x1), total 13864.7squm (#4)
info: optimized 'mulTree__GB1' area changed -339.4squm (x1), total 13525.3squm (#5)
info: optimized 'mulTree__GB4' area changed -701.2squm (x1), total 12824.1squm (#6)
info: optimized 'integrationMult__GC0' area changed -3.2squm (x1), total 12820.9squm (#7)
info: optimized '<TOP>' area changed 0.0squm (x1), total 12820.9squm (#8, 0 secs)
info: optimized 'mulTree__GB0' area changed 0.0squm (x1), total 12820.9squm (#9)
info: optimized 'mulTree__GB3' area changed -1305.8squm (x1), total 11515.1squm (#10)
info: optimized 'mulTree__GB1' area changed -732.6squm (x1), total 10782.6squm (#11)
info: optimized 'mulTree__GB4' area changed -926.7squm (x1), total 9855.8squm (#12)
info: optimized 'mulTree__GB2' area changed -614.5squm (x1), total 9241.4squm (#13)
info: optimized '<TOP>' area changed 0.0squm (x1), total 9241.4squm (#14, 0 secs)
info: optimized 'mulTree__GB3' area changed 0.0squm (x1), total 9241.4squm (#15)
info: optimized 'mulTree__GB4' area changed -301.1squm (x1), total 8940.3squm (#16)
info: optimized 'mulTree__GB2' area changed -86.2squm (x1), total 8854.1squm (#17)
info: optimized 'mulTree__GB1' area changed 0.0squm (x1), total 8854.1squm (#18)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8854.1squm (#19, 0 secs)
info: optimized 'mulTree__GB2' area changed 0.0squm (x1), total 8854.1squm (#20)
info: optimized 'mulTree__GB4' area changed -82.5squm (x1), total 8771.6squm (#21)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8771.6squm (#22, 0 secs)
info: optimized 'mulTree__GB4' area changed 0.0squm (x1), total 8771.6squm (#23)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8771.6squm (#24, 0 secs)
done optimizing area at 00:01:01(cpu)/0:34:23(wall) 135MB(vsz)/401MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'integrationMult' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 8771.6squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -1528.1ps
info: activated path group I2R @ 1698.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1406.4ps
info: (0) optimizing 'i_0/I1[63]' (path group default) @ -1528.1ps(1/2) (0 secs)
info: (1) optimizing 'i_0/I1[62]' (path group default) @ -510.4ps(1/2) (6 secs)
info: (2) optimizing 'i_0/I1[62]' (path group default) @ -490.2ps(1/2) (0 secs)
info: (3) optimizing 'i_0/I1[62]' (path group default) @ -384.0ps(1/2) (3 secs)
info: (4) optimizing 'i_0/I1[62]' (path group default) @ -383.2ps(1/2) (1 secs)
info: (5) optimizing 'i_0/I1[62]' (path group default) @ -375.9ps(1/2) (1 secs)
info: (6) optimizing 'i_0/I1[63]' (path group default) @ -364.9ps(1/2) (1 secs)
info: (7) optimizing 'i_0/I1[63]' (path group default) @ -363.3ps(1/2) (1 secs)
info: optimization accepted active group hill climbing move (-1244.4/regenerate.G 881.1ps)
info: optimization accepted active group hill climbing move (-365.9/regenerate.Id 2.6ps)
info: (8) optimizing 'i_0/I1[63]' (path group default) @ -1276.5ps(1/2) (17 secs)
info: (9) optimizing 'i_0/I1[63]' (path group default) @ -1271.7ps(1/2) (7 secs)
info: (10) optimizing 'i_0/I1[63]' (path group default) @ -1238.3ps(1/2) (1 secs)
info: (11) optimizing 'i_0/I1[63]' (path group default) @ -1261.6ps(1/2) (6 secs)
info: trying repartition rtl-partition
info: Repartitioning rtl-partition mulTree__GB4 instance multiplier/i_4
info: Repartitioning rtl-partition mulTree__GB2 instance multiplier/i_2
info: Repartitioning rtl-partition mulTree__GB0 instance multiplier/i_0
info: repartitioned rtl for critical pin 'outB/out_reg[31]/D' @ -1261.6ps (post repartition slack @ -1261.6ps)
info: finished path group default @ -958.9ps
info: finished path group R2O @ 1403.7ps
info: finished path group I2R @ 1698.2ps
info: reactivating path groups
info: reactivated path group default @ -958.9ps
info: reactivated path group I2R @ 1698.2ps
info: reactivated path group R2O @ 1403.7ps
info: (12) optimizing 'i_0/I1[63]' (path group default) @ -958.9ps(1/2) (25 secs)
info: (13) optimizing 'i_0/I1[63]' (path group default) @ -954.0ps(1/2) (0 secs)
info: trying repartition rtl-partition
One More Try ...
info: finished path group default @ -929.9ps
info: finished path group R2O @ 1403.7ps
info: finished path group I2R @ 1698.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module integrationMult
info: skipped 'integrationMult__GC0' [1] (1#4)
info: skipped 'mulTree__GB1' [1] (2#4)
info: optimized 'mulTree__GB3' area recovered 0.0 squm (x1), total 0.0 squm (3#4), 0.07 secs
info: skipped 'mulTree__GTE0' [1] (4#4)
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: -929.9ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:02:12(cpu)/0:35:37(wall) 170MB(vsz)/431MB(peak)
finished optimize at 00:02:12(cpu)/0:35:37(wall) 170MB(vsz)/431MB(peak)
> write_design /home/vlsi/Desktop/WallaceTree/integrationMult/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: regA/out_reg[4]/Q
    (Clocked by vsysclk R)
Endpoint: outB/out_reg[31]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1961.3
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.7)
Data arrival time: 2891.2
Slack: -929.9
Logic depth: 129
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
regA/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
regA/out_reg[4]/CK->Q    DFF_X1*                 rr    164.7    164.7    164.7      0.0      0.0     11.4     82.4     32              /PD_TOP        (1.10)
multiplier/Products/i_4_32/A1->ZN
                         NAND2_X4                rf    191.3     26.6     26.3      0.3     15.3      0.3     25.7      1              /PD_TOP        (1.10)
multiplier/Products/i_4_31/A->ZN
                         INV_X8                  fr    214.8     23.5     23.5      0.0     15.7      0.8     34.0      3              /PD_TOP        (1.10)
multiplier/CSA1/i_1_95/A->ZN
                         OAI21_X4                rf    233.8     19.0     19.0      0.0     12.7      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/CSA1/i_1_93/A1->ZN
                         NAND2_X4                fr    254.8     21.0     21.0      0.0      9.3      3.9     15.0      3              /PD_TOP        (1.10)
multiplier/CSA11/i_0_4/A->ZN
                         XNOR2_X2                rr    294.4     39.6     39.3      0.3     15.2      0.3      3.4      1              /PD_TOP        (1.10)
multiplier/CSA11/i_0_5/A->ZN
                         XNOR2_X2                rr    349.6     55.2     55.2      0.0     21.2      3.9     15.0      3              /PD_TOP        (1.10)
multiplier/CSA17/i_0_12/A->ZN
                         XNOR2_X2                rr    397.1     47.5     47.2      0.3     48.1      0.3      3.4      1              /PD_TOP        (1.10)
multiplier/CSA17/i_0_13/A->ZN
                         XNOR2_X2                rr    449.4     52.3     52.3      0.0     21.2      0.8     12.5      3              /PD_TOP        (1.10)
multiplier/CSA22/i_0_9/B->ZN
                         XNOR2_X2                rf    480.9     31.5     31.5      0.0     42.4      0.5      6.5      2              /PD_TOP        (1.10)
multiplier/CSA25/i_0_8/B->ZN
                         XNOR2_X2                fr    574.7     93.8     93.8      0.0     13.2      0.3     25.7      1              /PD_TOP        (1.10)
multiplier/CSA25/i_0_7/A->ZN
                         INV_X8                  rf    581.4      6.7      6.7      0.0     72.9      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/CSA27/i_1_7/A1->ZN
                         NAND2_X4                fr    606.2     24.8     24.8      0.0      3.8      0.3     25.7      1              /PD_TOP        (1.10)
multiplier/CSA27/i_1_6/A->ZN
                         INV_X8                  rf    620.5     14.3     14.3      0.0     21.3      0.5     28.2      2              /PD_TOP        (1.10)
multiplier/CSA28/i_0_6/A->ZN
                         INV_X8                  fr    629.5      9.0      9.0      0.0      6.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA28/i_0_7/B->ZN
                         XNOR2_X2                rr    671.8     42.3     42.3      0.0      5.2      0.5      7.4      2              /PD_TOP        (1.10)
multiplier/CSA29/i_1_5/A1->ZN
                         NAND2_X4                rf    703.4     31.6     31.6      0.0     30.6      0.3     25.7      1              /PD_TOP        (1.10)
multiplier/CSA29/i_1_4/A->ZN
                         INV_X8                  fr    725.1     21.7     21.7      0.0     15.7      0.5     28.2      2              /PD_TOP        (1.10)
multiplier/CSA30/i_0_4/A->ZN
                         INV_X8                  rf    731.4      6.3      6.3      0.0     11.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/CSA30/i_0_5/B->ZN
                         XNOR2_X2                ff    773.6     42.2     42.2      0.0      3.4      0.8      9.9      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_11_Full_Adder/i_0_3/A1->ZN
                         OR2_X4                  ff    816.9     43.3     43.3      0.0     16.1      0.3      4.2      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_11_Full_Adder/i_0_2/A2->ZN
                         NAND2_X4                fr    833.0     16.1     16.1      0.0      8.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_11_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    847.4     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    861.1     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_12_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    875.6     14.5     14.5      0.0      9.4      0.5      8.2      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_1/A2->ZN
                         NAND2_X4                fr    891.9     16.3     16.3      0.0      8.5      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_13_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    906.3     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    920.0     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_14_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    934.4     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    948.1     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_15_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    962.5     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr    976.2     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_16_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf    990.6     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1004.3     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_17_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1018.7     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1032.4     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_18_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1046.8     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1060.5     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_19_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1074.9     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1088.6     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_20_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1103.0     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1116.7     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_21_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1131.1     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1144.8     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_22_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1159.2     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1172.9     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_23_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1187.3     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1201.0     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_24_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1215.4     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1229.1     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_25_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1246.2     17.1     17.1      0.0      9.4      0.8     12.8      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   1273.1     26.9     26.9      0.0     10.3      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_26_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   1285.7     12.6     12.6      0.0     21.9      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1298.4     12.7     12.7      0.0      6.5      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_27_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1315.3     16.9     16.9      0.0      9.4      0.8     12.3      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1342.1     26.8     26.8      0.0     10.1      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_28_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1362.3     20.2     20.2      0.0     18.1      0.8     12.3      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1389.1     26.8     26.8      0.0     10.1      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_29_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1406.5     17.4     17.4      0.0     18.1      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1420.2     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_30_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1434.6     14.4     14.4      0.0      9.4      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1448.3     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_31_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1465.4     17.1     17.1      0.0      9.4      0.8     12.8      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   1492.3     26.9     26.9      0.0     10.3      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_32_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   1504.9     12.6     12.6      0.0     21.9      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1517.6     12.7     12.7      0.0      6.5      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_33_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4*               rf   1544.2     26.6     26.6      0.0      9.4      0.5     29.7      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_3/A->ZN
                         INV_X8                  fr   1556.7     12.5     12.5      0.0     15.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_34_Full_Adder/i_0_0/B1->ZN
                         AOI21_X4                rf   1573.2     16.5     16.5      0.0      5.3      0.9     12.4      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1600.3     27.1     27.1      0.0     10.9      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_35_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4*               rf   1630.4     30.1     30.1      0.0     18.1      0.5     29.7      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_3/A->ZN
                         INV_X8                  fr   1642.9     12.5     12.5      0.0     15.3      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_36_Full_Adder/i_0_0/B1->ZN
                         AOI21_X4                rf   1659.4     16.5     16.5      0.0      5.3      0.9     12.4      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1686.5     27.1     27.1      0.0     10.9      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_37_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1706.7     20.2     20.2      0.0     18.1      0.8     12.3      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1733.5     26.8     26.8      0.0     10.1      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_38_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1750.9     17.4     17.4      0.0     18.1      0.5      8.0      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   1764.6     13.7     13.7      0.0      8.4      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_39_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1781.7     17.1     17.1      0.0      9.4      0.8     12.8      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   1808.6     26.9     26.9      0.0     10.3      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_40_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4*                rf   1836.3     27.7     27.7      0.0     21.9      1.2     38.3      4              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1865.2     28.9     28.9      0.0     15.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_41_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1885.3     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   1912.1     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_42_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   1926.6     14.5     14.5      0.0     21.9      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   1952.2     25.6     25.6      0.0      7.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_43_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   1972.3     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   1999.1     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_44_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2013.6     14.5     14.5      0.0     21.9      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   2039.2     25.6     25.6      0.0      7.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_45_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   2059.3     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   2086.1     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_46_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2100.7     14.6     14.6      0.0     21.9      0.8     11.9      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_2/A1->ZN
                         NOR2_X4                 fr   2123.1     22.4     22.4      0.0      7.4      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_47_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                rf   2143.4     20.3     20.3      0.0     15.5      0.9     11.8      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   2171.1     27.7     27.7      0.0     12.5      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_48_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   2191.2     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   2218.0     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_49_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2232.6     14.6     14.6      0.0     21.9      0.8     11.9      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_2/A1->ZN
                         NOR2_X4                 fr   2255.0     22.4     22.4      0.0      7.4      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_50_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                rf   2275.3     20.3     20.3      0.0     15.5      0.9     11.8      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_1/B1->ZN
                         OAI21_X4                fr   2303.0     27.7     27.7      0.0     12.5      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_51_Full_Adder/i_0_0/A1->ZN
                         NAND2_X4                rf   2323.1     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_1/B1->ZN
                         AOI21_X4                fr   2349.9     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_52_Full_Adder/i_0_0/A1->ZN
                         NOR2_X4                 rf   2364.5     14.6     14.6      0.0     21.9      0.8     11.9      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_2/A1->ZN
                         NOR2_X4                 fr   2386.9     22.4     22.4      0.0      7.4      0.3      4.3      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_53_Full_Adder/i_0_0/B1->ZN
                         OAI21_X4                rf   2407.2     20.3     20.3      0.0     15.5      0.9     11.8      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2434.9     27.7     27.7      0.0     12.5      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_54_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2455.0     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2481.8     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_55_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4                 rf   2496.3     14.5     14.5      0.0     21.9      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2521.9     25.6     25.6      0.0      7.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_56_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2541.7     19.8     19.8      0.0     18.1      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2568.4     26.7     26.7      0.0      9.9      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_57_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2588.5     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2615.3     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_58_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4                 rf   2629.8     14.5     14.5      0.0     21.9      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2655.4     25.6     25.6      0.0      7.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_59_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2675.5     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2702.3     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_60_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4                 rf   2716.8     14.5     14.5      0.0     21.9      0.8     11.7      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_1_1/B1->ZN
                         OAI21_X4                fr   2742.4     25.6     25.6      0.0      7.3      0.3      4.1      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_61_Full_Adder/i_1_0/A1->ZN
                         NAND2_X4                rf   2762.5     20.1     20.1      0.0     18.1      0.8     12.2      3              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_1_1/B1->ZN
                         AOI21_X4                fr   2789.3     26.8     26.8      0.0     10.1      0.3      4.5      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_62_Full_Adder/i_1_0/A1->ZN
                         NOR2_X4*                rf   2812.1     22.8     22.8      0.0     21.9      3.7     29.7      2              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_4/A->ZN
                         INV_X8                  fr   2824.5     12.4     12.4      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_2/A1->ZN
                         NAND2_X4                rf   2835.2     10.7     10.7      0.0      5.2      0.3      4.0      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_1/A1->ZN
                         NAND2_X4                fr   2861.5     26.3     26.3      0.0      6.9      0.3     25.7      1              /PD_TOP        (1.10)
multiplier/ripple_adder/genblk1_63_Full_Adder/i_0_0/A->ZN
                         INV_X8                  rf   2868.9      7.4      7.4      0.0     21.3      3.2      5.3      1              /PD_TOP        (1.10)
outB/i_1_32/A1->ZN       AND2_X4                 ff   2891.2     22.0     22.0      0.0      3.6      0.3      1.4      1              /PD_TOP        (1.10)
outB/out_reg[31]/D       DFF_X1#                  f   2891.2      0.3               0.3      4.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: reset
    (Clocked by vsysclk R)
Endpoint: regA/clk_gate_out_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1914.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.1)
Data arrival time: 216.7
Slack: 1698.2
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
reset                    {set_input_delay}        r    200.0    200.0    200.0                        3.3    113.9      8                                   
regA/i_0_0/A2->ZN        OR2_X4                  rr    216.7     16.6     16.6      0.0      0.0      0.3      1.2      1              /PD_TOP        (1.10)
regA/clk_gate_out_reg/E  CLKGATETST_X2            r    216.7      0.1               0.1      5.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outB/out_reg[30]/Q
    (Clocked by vsysclk R)
Endpoint: result[62]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 96.3
Slack: 1403.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
outB/clk_gate_out_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
outB/out_reg[30]/CK->Q   DFF_X2#                 rf     96.2     96.2     96.2      0.0      0.0      1.5     11.5      1              /PD_TOP        (1.10)
result[62]                                        f     96.3      0.1               0.1     10.4                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|   -929.9
2    |I2R    | 1.000|      0.0|   1698.2
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1403.7
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/WallaceTree/integrationMult/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 183.875000 -bottom 153.875 -top 183.875000
info:    create placement blockage 'blk_top' (0.000000 153.875000) (183.875000 183.875000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 183.875000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (183.875000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 183.875000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 183.875000)  [FP-103]
> create_blockage -name blk_right -type macro -left 153.875 -right 183.875000 -bottom 0 -top 183.875000
info:    create placement blockage 'blk_right' (153.875000 0.000000) (183.875000 183.875000)  [FP-103]
> optimize -place
starting optimize at 00:02:12(cpu)/0:35:37(wall) 171MB(vsz)/431MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
1 paths groups are using slack shift mode, the slacks are shifted to negative 6 gate delay (108.000000ps) 
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 4, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -107 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -107 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -107 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -107 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -107 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
