                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
# TCL script for DC
#######################################################
set hdlin_translate_off_skip_text "true"
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
true
set verilogout_no_tri             "true"
true
set default_schematic_options     "-size infinite"
-size infinite
set write_name_nets_same_as_ports "true"
true
#
#######################################################
#
# dc_shell TcL startup script:
# Some design environment variables:
#
set search_path ". $search_path ./library"
. . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /opt/Foundary_Library/TSMC90/aci/sc-x/synopsys ./library
#
# tc = Typical; bc = Best; wc = Worst:
set target_library typical.db
typical.db
set link_library   "* typical.db"
* typical.db
#
set symbol_library tsmc090.sdb
tsmc090.sdb
#
# ---------------------------------
#
# Set up a work library for this design in a subdirectory:
define_design_lib mac_xzy -path ./Intro_TopSynth
1
#
# Precompile and check all modules:
analyze -work mac_xzy -format verilog "../rtl/mac/mac_xzy.v" 
Running PRESTO HDLC
Compiling source file ../rtl/mac/mac_xzy.v
Presto compilation completed successfully.
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical.db'
1
analyze -work mac_xzy -format verilog "../rtl/mac/mac_unit.v"
Running PRESTO HDLC
Compiling source file ../rtl/mac/mac_unit.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/adder/cla/cla_nbit.v" 
Running PRESTO HDLC
Compiling source file ../rtl/adder/cla/cla_nbit.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/adder/adder/add_normalizer.v" 
Running PRESTO HDLC
Compiling source file ../rtl/adder/adder/add_normalizer.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/adder/adder/alignment.v" 
Running PRESTO HDLC
Compiling source file ../rtl/adder/adder/alignment.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/adder/adder/int_fp_add.v" 
Running PRESTO HDLC
Compiling source file ../rtl/adder/adder/int_fp_add.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/multiplier/mul/mul_normalizer.v" 
Running PRESTO HDLC
Compiling source file ../rtl/multiplier/mul/mul_normalizer.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/multiplier/vedic/mul16x16.v" 
Running PRESTO HDLC
Compiling source file ../rtl/multiplier/vedic/mul16x16.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/multiplier/vedic/mul2x2.v" 
Running PRESTO HDLC
Compiling source file ../rtl/multiplier/vedic/mul2x2.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/multiplier/vedic/mul4x4.v" 
Running PRESTO HDLC
Compiling source file ../rtl/multiplier/vedic/mul4x4.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/multiplier/vedic/mul8x8.v" 
Running PRESTO HDLC
Compiling source file ../rtl/multiplier/vedic/mul8x8.v
Presto compilation completed successfully.
1
analyze -work mac_xzy -format verilog "../rtl/multiplier/mul/int_fp_mul.v" 
Running PRESTO HDLC
Compiling source file ../rtl/multiplier/mul/int_fp_mul.v
Presto compilation completed successfully.
1
#
# Prelink the complete design (top module):
elaborate -work mac_xzy mac_xzy
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'typical'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine mac_xzy line 48 in file
		'../rtl/mac/mac_xzy.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      b_reg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      c_reg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mode_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      a_reg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fast.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fast_leakage.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/fastz.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/slow.db'
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical_leakage.db'
Elaborated 1 design.
Current design is now 'mac_xzy'.
Information: Building the design 'mac_unit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'int_fp_add'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'int_fp_mul'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'alignment'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cla_nbit' instantiated from design 'int_fp_add' with
	the parameters "n=11". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cla_nbit' instantiated from design 'int_fp_add' with
	the parameters "n=5". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'add_normalizer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul16x16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul_normalizer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul8x8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cla_nbit' instantiated from design 'mul16x16' with
	the parameters "n=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul4x4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cla_nbit' instantiated from design 'mul8x8' with
	the parameters "n=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul2x2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cla_nbit' instantiated from design 'mul4x4' with
	the parameters "n=6". (HDL-193)
Presto compilation completed successfully.
1
#
# ---------------------------------
#
set_operating_conditions   typical
Using operating conditions 'typical' found in library 'typical'.
1
# Must specify every module ("design"):
set_wire_load_model -name "tsmc090_wl10" [all_designs]
1
#
# For XG mode portability to back-end tools:
# set_fix_multiple_port_nets -all -buffer_constants
#
# Some netlist-level design rules:
# set_drive      5.0 [all_inputs]
# set_load       1.0 [all_outputs]
# set_max_fanout 5   [all_inputs]
#
# Design-specific constraints:
# set_max_area   200
# set_max_delay  0.5 -to [all_outputs]
#
# Drop into interactive mode for compile & optimize:
#
create_clock -name "clock" -period 4 -waveform { 0 2 }  { clk }
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
| fast                               | 1.300000                |           |
| fast_leakage                       | 1.300000                |           |
| fastz                              | 1.300000                |           |
| slow                               | 1.300000                |           |
| typical                            | 1.300000                |           |
| typical_leakage                    | 1.300000                |           |
============================================================================


Information: There are 153 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mul_normalizer'
  Processing 'cla_nbit_n5_0'
  Processing 'cla_nbit_n24_0'
  Processing 'cla_nbit_n12_0'
  Processing 'cla_nbit_n6_0'
  Processing 'mul2x2_0'
  Processing 'mul4x4_0'
  Processing 'mul8x8_0'
  Processing 'mul16x16'
  Processing 'int_fp_mul'
  Processing 'add_normalizer'
  Processing 'cla_nbit_n11'
  Processing 'alignment'
  Processing 'int_fp_add'
  Processing 'mac_unit'
  Processing 'mac_xzy'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'int_fp_mul_DW01_sub_0'
  Processing 'int_fp_mul_DW01_sub_1'
  Processing 'int_fp_mul_DW01_sub_2'
  Processing 'mul_normalizer_DW01_inc_0'
  Processing 'int_fp_add_DW01_sub_0'
  Processing 'int_fp_add_DW01_cmp2_0'
  Processing 'add_normalizer_DW01_inc_0'
  Processing 'add_normalizer_DW01_inc_1'
  Processing 'alignment_DW_rash_0'
  Processing 'alignment_DW01_sub_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41  452321.3      4.59      72.5       2.2                          
    0:00:41  452321.3      4.59      72.5       2.2                          
    0:00:41  452321.3      4.59      72.5       2.2                          
    0:00:41  452322.0      4.58      72.3       2.2                          
    0:00:41  452322.0      4.58      72.3       2.2                          
    0:00:44  427605.9      8.27     127.7       1.1                          
    0:00:46  427082.0      7.53     115.8       0.7                          
    0:00:46  427075.2      7.83     122.2       0.7                          
    0:00:47  427237.0      7.42     115.9       0.7                          
    0:00:47  427209.5      7.29     113.6       0.7                          
    0:00:47  427245.4      7.22     112.7       0.7                          
    0:00:47  427290.7      6.92     107.7       0.7                          
    0:00:48  427296.3      6.93     107.7       0.7                          
    0:00:48  427316.8      6.79     105.5       0.7                          
    0:00:48  427283.6      6.88     106.7       0.7                          
    0:00:48  427336.0      6.85     106.3       0.7                          
    0:00:48  427336.0      6.85     106.3       0.7                          
    0:00:48  427336.0      6.85     106.3       0.7                          
    0:00:48  427336.0      6.85     106.3       0.7                          
    0:00:48  427372.6      6.98     108.5       0.3                          
    0:00:48  427405.1      6.98     108.4       0.0                          
    0:00:48  427414.3      6.85     106.2       0.0                          
    0:00:48  427414.3      6.85     106.2       0.0                          
    0:00:48  427414.3      6.85     106.2       0.0                          
    0:00:48  427414.3      6.85     106.2       0.0                          
    0:00:50  428263.0      6.05      93.9       0.0 c_reg_reg[14]/D          
    0:00:51  428775.8      5.67      87.8       0.0 c_reg_reg[14]/D          
    0:00:52  429356.6      5.27      83.8       0.0 c_reg_reg[14]/D          
    0:00:53  429695.0      5.14      81.3       0.0 c_reg_reg[2]/D           
    0:00:54  430152.0      4.93      77.6       0.0 c_reg_reg[14]/D          
    0:00:56  435989.0      4.67      73.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:56  435989.0      4.67      73.9       0.0                          
    0:00:57  436169.6      4.54      71.8       0.0 c_reg_reg[11]/D          
    0:00:58  436310.7      4.49      71.1       0.1 c_reg_reg[13]/D          
    0:00:58  436578.5      4.48      70.8       0.4 c_reg_reg[13]/D          
    0:00:59  436663.4      4.45      70.4       0.4 c_reg_reg[13]/D          
    0:00:59  437114.1      4.43      70.1       0.4 c_reg_reg[11]/D          
    0:01:01  437196.7      4.38      69.3       0.4 c_reg_reg[14]/D          
    0:01:02  437312.4      4.29      68.0       0.4 c_reg_reg[13]/D          
    0:01:02  437347.6      4.24      67.1       0.4 c_reg_reg[14]/D          
    0:01:03  437356.7      4.20      66.5       0.4 c_reg_reg[14]/D          
    0:01:04  437553.1      4.18      66.2       0.4 c_reg_reg[14]/D          
    0:01:04  437496.5      4.17      66.0       0.4 c_reg_reg[14]/D          
    0:01:05  437741.0      4.15      65.7       0.4 c_reg_reg[14]/D          
    0:01:05  437916.2      4.12      65.3       0.4 c_reg_reg[14]/D          
    0:01:06  437974.1      4.12      65.2       0.4 c_reg_reg[11]/D          
    0:01:07  438075.7      4.06      64.2       0.4 c_reg_reg[13]/D          
    0:01:07  438154.9      4.04      64.1       0.4 c_reg_reg[13]/D          
    0:01:07  438173.9      4.03      63.9       0.4 c_reg_reg[13]/D          
    0:01:08  438284.8      4.01      63.7       0.4 c_reg_reg[13]/D          
    0:01:08  438409.2      4.00      63.5       0.4 c_reg_reg[13]/D          
    0:01:08  438390.0      3.99      63.4       0.4 c_reg_reg[13]/D          
    0:01:09  438483.3      3.98      63.2       0.4 c_reg_reg[13]/D          
    0:01:10  438639.3      3.95      62.5       0.4 c_reg_reg[14]/D          
    0:01:10  439047.7      3.91      61.9       0.6 c_reg_reg[14]/D          
    0:01:11  439122.6      3.90      61.8       0.6 c_reg_reg[14]/D          
    0:01:11  439230.1      3.88      61.5       0.6 c_reg_reg[14]/D          
    0:01:12  439369.2      3.84      60.8       0.6 c_reg_reg[14]/D          
    0:01:13  439490.7      3.81      60.3       0.6 c_reg_reg[14]/D          
    0:01:13  439494.2      3.79      60.0       0.6 c_reg_reg[14]/D          
    0:01:14  439590.4      3.77      59.8       0.6 c_reg_reg[14]/D          
    0:01:14  440287.3      3.74      59.3       0.6 c_reg_reg[14]/D          
    0:01:15  440350.2      3.73      59.2       0.6 c_reg_reg[14]/D          
    0:01:15  440290.1      3.73      59.1       0.6 c_reg_reg[14]/D          
    0:01:15  440404.6      3.72      59.0       0.6 c_reg_reg[14]/D          
    0:01:16  440412.4      3.71      58.9       0.6 c_reg_reg[14]/D          
    0:01:16  440410.3      3.71      58.9       0.6 c_reg_reg[14]/D          
    0:01:17  440661.1      3.71      58.7       0.6 c_reg_reg[13]/D          
    0:01:17  440984.9      3.70      58.6       0.6 c_reg_reg[13]/D          
    0:01:17  441390.6      3.68      58.3       0.6 c_reg_reg[13]/D          
    0:01:18  441552.4      3.67      58.1       0.6 c_reg_reg[13]/D          
    0:01:18  441724.9      3.66      57.9       0.6 c_reg_reg[13]/D          
    0:01:18  442002.0      3.65      57.7       0.6 c_reg_reg[13]/D          
    0:01:19  442339.1      3.64      57.7       0.6 c_reg_reg[13]/D          
    0:01:19  442392.2      3.63      57.5       0.6 c_reg_reg[13]/D          
    0:01:19  442573.8      3.61      57.3       0.6 c_reg_reg[13]/D          
    0:01:20  442838.2      3.61      57.2       0.6 c_reg_reg[13]/D          
    0:01:20  443070.7      3.60      57.1       0.6 c_reg_reg[13]/D          
    0:01:20  443238.2      3.59      57.0       0.6 c_reg_reg[13]/D          
    0:01:20  443439.0      3.58      56.7       0.3 c_reg_reg[4]/D           
    0:01:21  443497.7      3.57      56.6       0.3 c_reg_reg[14]/D          
    0:01:21  443866.7      3.56      56.4       0.3 c_reg_reg[14]/D          
    0:01:22  443873.0      3.55      56.4       0.3 c_reg_reg[14]/D          
    0:01:22  444074.5      3.54      56.2       0.3 c_reg_reg[14]/D          
    0:01:22  444088.6      3.54      56.1       0.4 c_reg_reg[12]/D          
    0:01:23  444161.4      3.52      55.9       0.4 c_reg_reg[14]/D          
    0:01:23  444415.1      3.51      55.9       0.7 c_reg_reg[14]/D          
    0:01:23  444695.0      3.51      55.7       0.7 c_reg_reg[14]/D          
    0:01:23  444683.7      3.50      55.7       0.7 c_reg_reg[14]/D          
    0:01:24  444792.6      3.49      55.6       0.8 c_reg_reg[14]/D          
    0:01:24  445009.6      3.48      55.4       0.8 c_reg_reg[13]/D          
    0:01:24  445096.5      3.47      55.2       0.8 c_reg_reg[15]/D          
    0:01:25  445332.5      3.46      54.9       0.8 c_reg_reg[13]/D          
    0:01:25  445554.5      3.44      54.7       0.8 c_reg_reg[12]/D          
    0:01:25  445833.7      3.43      54.6       0.8 c_reg_reg[14]/D          
    0:01:26  445821.7      3.42      54.4       0.8 c_reg_reg[14]/D          
    0:01:26  446124.2      3.42      54.3       0.8 c_reg_reg[14]/D          
    0:01:26  446105.9      3.41      54.3       0.8 c_reg_reg[13]/D          
    0:01:27  446014.0      3.40      54.1       0.8 c_reg_reg[14]/D          
    0:01:27  446132.7      3.40      54.0       0.8 c_reg_reg[14]/D          
    0:01:27  446195.6      3.39      54.0       0.8 c_reg_reg[14]/D          
    0:01:28  446249.3      3.39      53.9       0.8 c_reg_reg[14]/D          
    0:01:28  446317.9      3.38      53.8       0.8 c_reg_reg[14]/D          
    0:01:28  446336.2      3.37      53.7       0.8 c_reg_reg[14]/D          
    0:01:28  446421.1      3.37      53.7       0.8 c_reg_reg[14]/D          
    0:01:29  446421.1      3.37      53.6       0.8 c_reg_reg[14]/D          
    0:01:29  446609.2      3.36      53.5       0.8 c_reg_reg[14]/D          
    0:01:30  446723.0      3.36      53.5       0.8 c_reg_reg[14]/D          
    0:01:30  446870.7      3.36      53.5       0.8 c_reg_reg[7]/D           
    0:01:30  446943.5      3.35      53.3       0.8 c_reg_reg[14]/D          
    0:01:31  447144.9      3.34      53.2       0.8 c_reg_reg[14]/D          
    0:01:31  447232.5      3.34      53.1       0.8 c_reg_reg[4]/D           
    0:01:31  447234.6      3.33      53.1       0.8 c_reg_reg[4]/D           
    0:01:31  447306.0      3.33      52.9       0.8 c_reg_reg[4]/D           
    0:01:32  447523.0      3.31      52.8       0.8 c_reg_reg[14]/D          
    0:01:32  447690.5      3.31      52.7       0.8 c_reg_reg[14]/D          
    0:01:32  447843.2      3.30      52.6       0.8 c_reg_reg[14]/D          
    0:01:33  447790.9      3.30      52.6       0.8 c_reg_reg[14]/D          
    0:01:34  447986.6      3.30      52.5       0.8 c_reg_reg[14]/D          
    0:01:34  448119.5      3.29      52.5       0.8 c_reg_reg[12]/D          
    0:01:34  448168.2      3.29      52.4       0.8 c_reg_reg[8]/D           
    0:01:34  448181.7      3.29      52.4       0.8 c_reg_reg[14]/D          
    0:01:35  448341.4      3.28      52.3       0.8 c_reg_reg[14]/D          
    0:01:35  448484.9      3.28      52.2       0.8 c_reg_reg[14]/D          
    0:01:35  448470.1      3.28      52.2       0.8 c_reg_reg[14]/D          
    0:01:36  448350.7      3.27      52.1       0.8 c_reg_reg[14]/D          
    0:01:36  448504.1      3.27      52.1       0.8 c_reg_reg[14]/D          
    0:01:36  448509.0      3.27      52.0       0.8 c_reg_reg[14]/D          
    0:01:37  448506.2      3.26      52.0       0.8 c_reg_reg[14]/D          
    0:01:37  448708.4      3.26      52.0       0.8 c_reg_reg[14]/D          
    0:01:37  448705.6      3.26      51.9       0.8 c_reg_reg[3]/D           
    0:01:38  448791.1      3.25      51.8       0.8 c_reg_reg[15]/D          
    0:01:38  448873.8      3.25      51.8       0.8 c_reg_reg[14]/D          
    0:01:38  449054.7      3.24      51.6       0.8 c_reg_reg[13]/D          
    0:01:39  449411.7      3.24      51.6       0.8 c_reg_reg[13]/D          
    0:01:39  449506.4      3.23      51.4       0.8 c_reg_reg[12]/D          
    0:01:39  449578.5      3.23      51.3       0.8 c_reg_reg[12]/D          
    0:01:40  449876.1      3.22      51.3       0.8 c_reg_reg[14]/D          
    0:01:40  449847.8      3.22      51.2       0.8 c_reg_reg[12]/D          
    0:01:40  449899.4      3.21      51.1       0.8 c_reg_reg[14]/D          
    0:01:40  449958.7      3.21      51.0       0.8 c_reg_reg[13]/D          
    0:01:41  450184.2      3.20      51.0       1.1 c_reg_reg[13]/D          
    0:01:41  450242.9      3.20      50.9       1.1 c_reg_reg[14]/D          
    0:01:42  450166.5      3.19      50.8       1.1 c_reg_reg[12]/D          
    0:01:42  450221.6      3.19      50.8       1.1 c_reg_reg[14]/D          
    0:01:42  450230.8      3.19      50.7       1.1 c_reg_reg[13]/D          
    0:01:42  450454.1      3.19      50.7       1.1 c_reg_reg[13]/D          
    0:01:43  450518.5      3.18      50.7       1.1 c_reg_reg[14]/D          
    0:01:43  450579.9      3.18      50.7       1.1 c_reg_reg[14]/D          
    0:01:43  450775.1      3.18      50.7       1.1 c_reg_reg[14]/D          
    0:01:44  450820.3      3.18      50.6       1.1 c_reg_reg[5]/D           
    0:01:44  450824.6      3.18      50.5       1.1 c_reg_reg[12]/D          
    0:01:44  450830.2      3.17      50.5       1.1 c_reg_reg[12]/D          
    0:01:45  450777.9      3.17      50.4       1.1 c_reg_reg[14]/D          
    0:01:45  450775.8      3.17      50.4       1.1 c_reg_reg[13]/D          
    0:01:45  450842.2      3.16      50.3       1.1 c_reg_reg[14]/D          
    0:01:45  450908.6      3.16      50.3       1.1 c_reg_reg[14]/D          
    0:01:46  451049.9      3.16      50.2       1.1 c_reg_reg[14]/D          
    0:01:46  451093.8      3.16      50.2       1.1 c_reg_reg[14]/D          
    0:01:46  451237.9      3.15      50.1       1.1 c_reg_reg[14]/D          
    0:01:47  451401.9      3.15      50.0       1.1 c_reg_reg[14]/D          
    0:01:47  451385.0      3.15      50.0       1.1 c_reg_reg[14]/D          
    0:01:47  451578.7      3.14      50.0       1.1 c_reg_reg[14]/D          
    0:01:48  451759.6      3.14      49.9       1.1 c_reg_reg[14]/D          
    0:01:48  451881.9      3.13      49.7       1.1 c_reg_reg[14]/D          
    0:01:48  452143.5      3.12      49.6       1.1 c_reg_reg[14]/D          
    0:01:48  452135.0      3.12      49.6       1.1 c_reg_reg[14]/D          
    0:01:49  452199.3      3.11      49.5       1.1 c_reg_reg[14]/D          
    0:01:49  452261.5      3.11      49.5       1.1 c_reg_reg[14]/D          
    0:01:49  452404.2      3.11      49.5       1.1 c_reg_reg[14]/D          
    0:01:50  452421.1      3.11      49.4       1.1 c_reg_reg[14]/D          
    0:01:50  452554.0      3.10      49.4       1.1 c_reg_reg[14]/D          
    0:01:50  452549.8      3.10      49.3       1.1 c_reg_reg[14]/D          
    0:01:51  452553.3      3.10      49.3       1.1 c_reg_reg[14]/D          
    0:01:51  452604.9      3.10      49.3       1.1 c_reg_reg[14]/D          
    0:01:51  452688.3      3.10      49.3       1.1 c_reg_reg[14]/D          
    0:01:52  452685.5      3.10      49.3       1.1 c_reg_reg[14]/D          
    0:01:52  452682.0      3.09      49.3       1.1 c_reg_reg[14]/D          
    0:01:52  452924.4      3.09      49.2       1.1 c_reg_reg[14]/D          
    0:01:53  452928.6      3.09      49.2       1.1 c_reg_reg[14]/D          
    0:01:53  452932.2      3.09      49.1       1.1 c_reg_reg[12]/D          
    0:01:53  452930.0      3.09      49.1       1.1 c_reg_reg[14]/D          
    0:01:53  452914.5      3.08      49.1       1.1 c_reg_reg[14]/D          
    0:01:54  452912.4      3.08      49.0       1.1 c_reg_reg[9]/D           
    0:01:54  452918.8      3.08      49.0       1.1 c_reg_reg[9]/D           
    0:01:54  453130.1      3.07      49.0       1.1 c_reg_reg[14]/D          
    0:01:54  453224.2      3.07      48.9       1.1 c_reg_reg[14]/D          
    0:01:55  453293.4      3.06      48.8       1.1 c_reg_reg[14]/D          
    0:01:55  453531.6      3.06      48.7       1.1 c_reg_reg[14]/D          
    0:01:56  453686.4      3.05      48.6       1.1 c_reg_reg[14]/D          
    0:01:56  453952.9      3.05      48.5       1.1 c_reg_reg[14]/D          
    0:01:56  454244.9      3.05      48.5       1.1 c_reg_reg[14]/D          
    0:01:57  454411.0      3.05      48.5       1.1 c_reg_reg[14]/D          
    0:01:57  454486.6      3.04      48.5       1.1 c_reg_reg[14]/D          
    0:01:57  454490.8      3.04      48.4       1.1 c_reg_reg[14]/D          
    0:01:57  454575.0      3.04      48.4       1.1 c_reg_reg[14]/D          
    0:01:58  454574.3      3.04      48.3       1.1 c_reg_reg[12]/D          
    0:01:58  454508.6      3.03      48.3       1.1 c_reg_reg[14]/D          
    0:01:59  454570.1      3.03      48.3       1.1 c_reg_reg[14]/D          
    0:01:59  454814.6      3.03      48.3       1.1 c_reg_reg[14]/D          
    0:01:59  454806.1      3.03      48.3       1.1 c_reg_reg[13]/D          
    0:02:00  454809.6      3.03      48.3       1.1 c_reg_reg[13]/D          
    0:02:00  454808.9      3.03      48.2       1.1 c_reg_reg[13]/D          
    0:02:00  454917.8      3.03      48.2       1.1 c_reg_reg[13]/D          
    0:02:00  454994.1      3.03      48.2       1.1 c_reg_reg[13]/D          
    0:02:01  455095.2      3.03      48.2       1.1 c_reg_reg[14]/D          
    0:02:01  455201.9      3.03      48.2       1.1 c_reg_reg[14]/D          
    0:02:01  455200.5      3.03      48.2       1.1 c_reg_reg[14]/D          
    0:02:01  455250.7      3.03      48.2       1.1 c_reg_reg[14]/D          
    0:02:02  455252.1      3.02      48.2       1.1 c_reg_reg[14]/D          
    0:02:02  455256.4      3.02      48.1       1.1 c_reg_reg[14]/D          
    0:02:02  455320.0      3.02      48.1       1.1 c_reg_reg[14]/D          
    0:02:03  455318.6      3.02      48.1       1.1 c_reg_reg[14]/D          
    0:02:03  455262.7      3.02      48.1       1.4 c_reg_reg[14]/D          
    0:02:03  455258.5      3.02      48.1       1.4 c_reg_reg[14]/D          
    0:02:03  455305.9      3.02      48.1       1.4 c_reg_reg[14]/D          
    0:02:04  455306.6      3.02      48.1       1.4 c_reg_reg[14]/D          
    0:02:04  455303.7      3.02      48.0       1.4 c_reg_reg[14]/D          
    0:02:04  455288.9      3.01      48.0       1.4 c_reg_reg[14]/D          
    0:02:04  455493.2      3.01      48.0       1.4 c_reg_reg[14]/D          
    0:02:05  455497.5      3.01      48.0       1.4 c_reg_reg[14]/D          
    0:02:05  455503.8      3.01      47.9       1.4 c_reg_reg[14]/D          
    0:02:05  455611.3      3.01      47.9       1.4 c_reg_reg[14]/D          
    0:02:06  455648.7      3.01      47.9       1.4 c_reg_reg[14]/D          
    0:02:06  455711.6      3.00      47.9       1.4 c_reg_reg[14]/D          
    0:02:06  455710.2      3.00      47.9       1.4 c_reg_reg[14]/D          
    0:02:06  455708.8      3.00      47.8       1.4 c_reg_reg[12]/D          
    0:02:07  455708.8      3.00      47.8       1.4 c_reg_reg[14]/D          
    0:02:08  455775.2      3.00      47.8       1.4 c_reg_reg[14]/D          
    0:02:08  455774.5      3.00      47.8       1.4 c_reg_reg[14]/D          
    0:02:09  455776.0      3.00      47.8       1.4 c_reg_reg[13]/D          
    0:02:09  455786.5      3.00      47.8       1.4 c_reg_reg[13]/D          
    0:02:09  455788.7      3.00      47.8       1.4 c_reg_reg[12]/D          
    0:02:09  455794.3      3.00      47.8       1.4 c_reg_reg[13]/D          
    0:02:09  455794.3      3.00      47.8       1.4 c_reg_reg[12]/D          
    0:02:10  455882.7      3.00      47.8       1.4 c_reg_reg[14]/D          
    0:02:10  456029.0      3.00      47.8       1.4 c_reg_reg[14]/D          
    0:02:10  456090.5      3.00      47.8       1.4 c_reg_reg[12]/D          
    0:02:10  456089.8      3.00      47.8       1.4 c_reg_reg[14]/D          
    0:02:11  456084.9      3.00      47.7       1.4 c_reg_reg[14]/D          
    0:02:12  456086.3      3.00      47.7       1.4 c_reg_reg[14]/D          
    0:02:12  456095.5      3.00      47.7       1.4 c_reg_reg[14]/D          
    0:02:13  456094.8      3.00      47.7       1.4 c_reg_reg[14]/D          
    0:02:13  456111.0      3.00      47.7       1.4 c_reg_reg[14]/D          
    0:02:13  456100.4      3.00      47.7       1.4 c_reg_reg[13]/D          
    0:02:13  456031.2      2.99      47.7       1.4 c_reg_reg[14]/D          
    0:02:14  455959.1      2.99      47.7       1.4 c_reg_reg[14]/D          
    0:02:14  455959.8      2.99      47.7       1.4 c_reg_reg[14]/D          
    0:02:14  455912.4      2.99      47.7       1.4 c_reg_reg[13]/D          
    0:02:14  455964.0      2.99      47.7       1.4 c_reg_reg[13]/D          
    0:02:15  455918.8      2.99      47.7       1.4 c_reg_reg[14]/D          
    0:02:19  455910.3      2.99      47.7       1.4 c_reg_reg[14]/D          
    0:02:20  455921.6      2.99      47.7       1.4 c_reg_reg[14]/D          
    0:02:21  456023.4      2.99      47.6       1.4 c_reg_reg[8]/D           
    0:02:22  455940.7      2.98      47.5       1.4 c_reg_reg[14]/D          
    0:02:23  456171.2      2.97      47.3       1.5 c_reg_reg[14]/D          
    0:02:25  456171.2      2.97      47.3       1.5                          
    0:02:25  456092.1      2.97      47.3       1.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:25  456092.1      2.97      47.3       1.5                          
    0:02:26  457098.8      2.97      47.3       0.1 c_reg_reg[14]/D          
    0:02:26  457153.2      2.96      47.2       0.1 c_reg_reg[11]/D          
    0:02:27  457496.7      2.96      47.0       0.1 c_reg_reg[12]/D          
    0:02:27  457578.6      2.95      47.0       0.1 c_reg_reg[13]/D          
    0:02:28  457738.4      2.95      46.9       0.1 c_reg_reg[14]/D          
    0:02:28  457680.4      2.94      46.8       0.1 c_reg_reg[13]/D          
    0:02:29  457814.7      2.94      46.7       0.1 c_reg_reg[14]/D          
    0:02:29  457829.5      2.94      46.6       0.1 c_reg_reg[6]/D           
    0:02:30  457845.0      2.93      46.5       0.1 c_reg_reg[14]/D          
    0:02:30  457968.7      2.93      46.5       0.1 c_reg_reg[14]/D          
    0:02:30  457958.1      2.93      46.5       0.1 c_reg_reg[14]/D          
    0:02:31  458001.3      2.93      46.5       0.1 u_mac/add/b[12]          
    0:02:31  458307.4      2.93      46.5       0.1 u_mac/add/b[10]          
    0:02:32  458318.7      2.93      46.5       0.0 c_reg_reg[14]/D          
    0:02:33  458416.2      2.93      46.5       0.0                          
    0:02:33  458459.4      2.92      46.4       0.0                          
    0:02:33  458403.5      2.92      46.4       0.0                          
    0:02:34  458413.4      2.92      46.4       0.0                          
    0:02:34  458410.6      2.91      46.4       0.0                          
    0:02:35  458544.8      2.91      46.4       0.0                          
    0:02:35  458483.4      2.91      46.3       0.0                          
    0:02:35  458482.0      2.91      46.3       0.0                          
    0:02:36  458489.0      2.91      46.2       0.0                          
    0:02:36  458542.0      2.90      46.2       0.0                          
    0:02:36  458541.3      2.90      46.2       0.0                          
    0:02:37  458577.3      2.90      46.1       0.0                          
    0:02:37  458580.1      2.90      46.1       0.0                          
    0:02:37  458532.0      2.90      46.1       0.0                          
    0:02:38  458597.1      2.90      46.1       0.0                          
    0:02:38  458598.5      2.90      46.0       0.0                          
    0:02:38  458624.6      2.89      45.9       0.0                          
    0:02:38  458690.3      2.89      45.9       0.0                          
    0:02:38  458697.4      2.89      45.7       0.0                          
    0:02:39  458809.0      2.89      45.6       0.0                          
    0:02:39  458808.3      2.89      45.5       0.0                          
    0:02:39  458815.4      2.89      45.5       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:39  458815.4      2.89      45.5       0.0                          
    0:02:39  458815.4      2.89      45.5       0.0                          
    0:02:40  454135.1      2.98      46.7       0.0                          
    0:02:40  453268.4      2.98      46.7       0.0                          
    0:02:40  453016.0      2.98      46.8       0.0                          
    0:02:40  452966.5      2.98      46.8       0.0                          
    0:02:40  452917.1      2.98      46.8       0.0                          
    0:02:40  452917.1      2.98      46.8       0.0                          
    0:02:40  453055.5      2.93      45.9       0.0 c_reg_reg[12]/D          
    0:02:41  453095.2      2.91      45.7       0.0 c_reg_reg[14]/D          
    0:02:41  453105.0      2.91      45.6       0.0 c_reg_reg[14]/D          
    0:02:42  453152.4      2.91      45.7       0.0                          
    0:02:42  452618.3      3.34      47.7       0.0                          
    0:02:42  452470.1      3.34      47.7       0.0                          
    0:02:43  452297.9      3.34      47.7       0.0                          
    0:02:43  452212.6      3.34      47.7       0.0                          
    0:02:43  452201.3      3.34      47.7       0.0                          
    0:02:43  452201.3      3.34      47.7       0.0                          
    0:02:43  452201.3      3.34      47.7       0.0                          
    0:02:43  452201.3      3.34      47.7       0.0                          
    0:02:43  452261.9      2.98      46.8       0.0 c_reg_reg[13]/D          
    0:02:44  452261.1      2.94      46.0       0.0 c_reg_reg[13]/D          
    0:02:45  452290.8      2.93      45.9       0.0 c_reg_reg[13]/D          
    0:02:45  452337.3      2.92      45.7       0.0 c_reg_reg[13]/D          
    0:02:46  452392.5      2.92      45.7       0.0 c_reg_reg[13]/D          
    0:02:46  452449.0      2.91      45.7       0.0 c_reg_reg[13]/D          
    0:02:47  452393.9      2.91      45.6       0.0 c_reg_reg[13]/D          
    0:02:47  452486.4      2.91      45.6       0.0 c_reg_reg[13]/D          
    0:02:48  452429.2      2.91      45.6       0.0 c_reg_reg[13]/D          
    0:02:48  452433.4      2.90      45.6       0.0 c_reg_reg[13]/D          
    0:02:49  452439.0      2.90      45.6       0.0 c_reg_reg[13]/D          
    0:02:49  452494.9      2.90      45.5       0.0 c_reg_reg[13]/D          
    0:02:50  452811.6      2.89      45.5       0.0 c_reg_reg[13]/D          
    0:02:50  453061.9      2.89      45.7       0.0 c_reg_reg[14]/D          
    0:02:51  453055.5      2.89      45.7       0.0 c_reg_reg[14]/D          
    0:02:52  453157.2      2.88      45.6       0.0 c_reg_reg[14]/D          
    0:02:52  453343.8      2.88      45.5       0.0 c_reg_reg[14]/D          
    0:02:53  453350.8      2.88      45.5       0.0 c_reg_reg[14]/D          
    0:02:54  453304.2      2.87      45.5       0.0 c_reg_reg[14]/D          
    0:02:54  453361.4      2.87      45.5       0.0 c_reg_reg[14]/D          
    0:02:55  453299.2      2.87      45.4       0.0                          
    0:02:55  452999.5      2.87      45.4       0.0                          
    0:02:55  452598.6      2.87      45.4       0.0                          
    0:02:55  451664.1      2.87      45.4       0.0                          
    0:02:56  451013.6      2.87      45.4       0.0                          
    0:02:56  450491.2      2.87      45.4       0.0                          
    0:02:57  450491.9      2.87      45.4       0.0                          
    0:02:57  450597.3      2.87      45.4       0.0                          
    0:02:57  450602.9      2.86      45.3       0.0                          
    0:02:58  450667.2      2.86      45.3       0.0                          
    0:02:58  450666.5      2.86      45.3       0.0                          
    0:02:58  450670.7      2.86      45.3       0.0                          
    0:02:58  450659.5      2.86      45.3       0.0                          
    0:02:59  450672.2      2.86      45.2       0.0                          
    0:02:59  450619.8      2.86      45.2       0.0                          
    0:02:59  450629.7      2.86      45.1       0.0                          
    0:02:59  450687.7      2.86      45.1       0.0                          
    0:02:59  450691.9      2.86      44.8       0.0                          
    0:03:00  450689.8      2.86      44.8       0.0                          
    0:03:00  450739.3      2.86      44.8       0.0 c_reg_reg[13]/D          
    0:03:00  450832.6      2.86      44.8       0.0 c_reg_reg[14]/D          
    0:03:01  450900.5      2.86      45.1       0.0 c_reg_reg[14]/D          
    0:03:01  450900.5      2.86      45.1       0.0 c_reg_reg[14]/D          
    0:03:01  450888.5      2.86      45.1       0.0 c_reg_reg[14]/D          
    0:03:01  450834.0      2.85      45.1       0.0 c_reg_reg[14]/D          
    0:03:02  450770.4      2.85      45.1       0.0 c_reg_reg[14]/D          
    0:03:02  450774.0      2.85      45.1       0.0 c_reg_reg[14]/D          
    0:03:02  450869.4      2.85      45.1       0.0 c_reg_reg[14]/D          
    0:03:03  450861.6      2.85      45.0       0.0 c_reg_reg[14]/D          
    0:03:04  450873.6      2.85      44.9       0.0 c_reg_reg[14]/D          
    0:03:04  450878.6      2.85      44.9       0.0 c_reg_reg[14]/D          
    0:03:04  450827.7      2.85      44.9       0.0 c_reg_reg[14]/D          
    0:03:06  450826.3      2.85      44.9       0.0 c_reg_reg[14]/D          
    0:03:06  450825.6      2.85      44.9       0.0 c_reg_reg[14]/D          
    0:03:06  450829.8      2.85      44.9       0.0 c_reg_reg[13]/D          
    0:03:07  450830.5      2.85      44.9       0.0 c_reg_reg[14]/D          
    0:03:07  450922.4      2.85      44.9       0.0 c_reg_reg[14]/D          
    0:03:07  450974.0      2.85      44.9       0.0 c_reg_reg[14]/D          
    0:03:08  450907.6      2.84      44.9       0.0 c_reg_reg[14]/D          
    0:03:08  450960.6      2.84      44.8       0.0 c_reg_reg[14]/D          
    0:03:08  451027.8      2.84      44.8       0.0 c_reg_reg[14]/D          
    0:03:09  451100.5      2.84      44.8       0.0 c_reg_reg[14]/D          
    0:03:09  451108.3      2.84      44.8       0.0 c_reg_reg[14]/D          
    0:03:10  451215.7      2.84      44.7       0.0 c_reg_reg[14]/D          
    0:03:10  451225.6      2.83      44.7       0.0 c_reg_reg[14]/D          
    0:03:10  451225.6      2.83      44.7       0.0 c_reg_reg[14]/D          
    0:03:11  451292.7      2.83      44.7       0.0 c_reg_reg[14]/D          
    0:03:11  451296.3      2.83      44.6       0.0 c_reg_reg[15]/D          
    0:03:11  451246.1      2.83      44.6       0.0 c_reg_reg[14]/D          
    0:03:11  451297.7      2.83      44.6       0.0 c_reg_reg[12]/D          
    0:03:12  451277.9      2.83      44.6       0.0 c_reg_reg[14]/D          
    0:03:12  451280.7      2.82      44.6       0.0 c_reg_reg[14]/D          
    0:03:12  451287.8      2.82      44.6       0.0 c_reg_reg[14]/D          
    0:03:13  451334.5      2.82      44.7       0.0 c_reg_reg[14]/D          
    0:03:13  451332.4      2.82      44.7       0.0 c_reg_reg[14]/D          
    0:03:13  451330.9      2.82      44.7       0.0 c_reg_reg[13]/D          
    0:03:14  451326.0      2.82      44.7       0.0 c_reg_reg[12]/D          
    0:03:14  451328.1      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:15  451325.3      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:15  451273.0      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:16  451225.6      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:16  451221.4      2.82      44.7       0.0 c_reg_reg[13]/D          
    0:03:16  451219.3      2.82      44.7       0.0 c_reg_reg[12]/D          
    0:03:17  451277.2      2.82      44.7       0.0 c_reg_reg[13]/D          
    0:03:17  451328.1      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:18  451379.0      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:18  451376.2      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:19  451376.2      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:19  451376.2      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:20  451421.5      2.82      44.6       0.0 c_reg_reg[12]/D          
    0:03:20  451478.7      2.81      44.6       0.0 c_reg_reg[12]/D          
    0:03:21  451478.7      2.81      44.6       0.0 c_reg_reg[13]/D          
    0:03:23  451490.7      2.81      44.6       0.0 c_reg_reg[12]/D          
    0:03:24  451493.5      2.81      44.6       0.0 c_reg_reg[13]/D          
    0:03:24  451543.0      2.81      44.6       0.0 c_reg_reg[13]/D          
    0:03:24  451543.7      2.81      44.6       0.0 c_reg_reg[12]/D          
Loading db file '/opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#
# check the timing and area infomation
report_timing 
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_xzy
Version: K-2015.06
Date   : Sat Jul 18 11:28:32 2020
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: c_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_xzy            tsmc090_wl10          typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  b_reg_reg[4]/CK (DFFRHQX8)                              0.00       0.00 r
  b_reg_reg[4]/Q (DFFRHQX8)                               0.11       0.11 f
  u_mac/in_b[4] (mac_unit)                                0.00       0.11 f
  u_mac/mul/b[4] (int_fp_mul)                             0.00       0.11 f
  u_mac/mul/U85/Y (CLKINVX24)                             0.03       0.14 r
  u_mac/mul/U75/Y (NAND4X8)                               0.04       0.18 f
  u_mac/mul/U188/Y (OAI211X4)                             0.10       0.27 r
  u_mac/mul/U96/Y (XOR2X8)                                0.07       0.35 f
  u_mac/mul/u1/b[6] (mul16x16)                            0.00       0.35 f
  u_mac/mul/u1/U19/Y (CLKBUFX40)                          0.08       0.43 f
  u_mac/mul/u1/u4/b[6] (mul8x8_1)                         0.00       0.43 f
  u_mac/mul/u1/u4/u2/b[2] (mul4x4_3)                      0.00       0.43 f
  u_mac/mul/u1/u4/u2/u2/b[0] (mul2x2_11)                  0.00       0.43 f
  u_mac/mul/u1/u4/u2/u2/U10/Y (AOI211X4)                  0.13       0.56 r
  u_mac/mul/u1/u4/u2/u2/c[2] (mul2x2_11)                  0.00       0.56 r
  u_mac/mul/u1/u4/u2/u5/b[2] (cla_nbit_n6_9)              0.00       0.56 r
  u_mac/mul/u1/u4/u2/u5/U9/Y (BUFX16)                     0.07       0.63 r
  u_mac/mul/u1/u4/u2/u5/U10/Y (OR2X4)                     0.07       0.70 r
  u_mac/mul/u1/u4/u2/u5/U5/Y (NAND4X8)                    0.05       0.75 f
  u_mac/mul/u1/u4/u2/u5/U45/Y (OAI21X8)                   0.06       0.81 r
  u_mac/mul/u1/u4/u2/u5/co (cla_nbit_n6_9)                0.00       0.81 r
  u_mac/mul/u1/u4/u2/u6/ci (cla_nbit_n6_8)                0.00       0.81 r
  u_mac/mul/u1/u4/u2/u6/U23/Y (NOR2BX8)                   0.04       0.86 f
  u_mac/mul/u1/u4/u2/u6/U10/Y (AOI21X8)                   0.06       0.92 r
  u_mac/mul/u1/u4/u2/u6/U7/Y (OR3X8)                      0.06       0.97 r
  u_mac/mul/u1/u4/u2/u6/U40/Y (OAI221X4)                  0.07       1.04 f
  u_mac/mul/u1/u4/u2/u6/U24/Y (CLKINVX12)                 0.04       1.08 r
  u_mac/mul/u1/u4/u2/u6/U39/Y (XOR3X4)                    0.10       1.18 r
  u_mac/mul/u1/u4/u2/u6/s[4] (cla_nbit_n6_8)              0.00       1.18 r
  u_mac/mul/u1/u4/u2/u7/b[4] (cla_nbit_n6_7)              0.00       1.18 r
  u_mac/mul/u1/u4/u2/u7/U45/CON (ACHCONX2)                0.11       1.29 f
  u_mac/mul/u1/u4/u2/u7/U10/Y (INVX8)                     0.06       1.35 r
  u_mac/mul/u1/u4/u2/u7/U33/Y (NAND2X8)                   0.03       1.38 f
  u_mac/mul/u1/u4/u2/u7/U47/Y (XOR2X8)                    0.05       1.42 f
  u_mac/mul/u1/u4/u2/u7/U48/Y (XOR2X8)                    0.07       1.49 r
  u_mac/mul/u1/u4/u2/u7/s[5] (cla_nbit_n6_7)              0.00       1.49 r
  u_mac/mul/u1/u4/u2/c[7] (mul4x4_3)                      0.00       1.49 r
  u_mac/mul/u1/u4/u5/b[7] (cla_nbit_n12_3)                0.00       1.49 r
  u_mac/mul/u1/u4/u5/U31/Y (CLKINVX24)                    0.04       1.53 f
  u_mac/mul/u1/u4/u5/U6/Y (NAND4X8)                       0.05       1.58 r
  u_mac/mul/u1/u4/u5/U44/Y (AOI21X8)                      0.03       1.61 f
  u_mac/mul/u1/u4/u5/U69/Y (AOI21X8)                      0.08       1.70 r
  u_mac/mul/u1/u4/u5/co (cla_nbit_n12_3)                  0.00       1.70 r
  u_mac/mul/u1/u4/u6/ci (cla_nbit_n12_2)                  0.00       1.70 r
  u_mac/mul/u1/u4/u6/U13/Y (INVX12)                       0.03       1.73 f
  u_mac/mul/u1/u4/u6/U14/Y (CLKINVX12)                    0.03       1.76 r
  u_mac/mul/u1/u4/u6/U45/Y (OAI2BB1X4)                    0.06       1.82 r
  u_mac/mul/u1/u4/u6/U74/Y (XOR3X4)                       0.10       1.91 r
  u_mac/mul/u1/u4/u6/s[1] (cla_nbit_n12_2)                0.00       1.91 r
  u_mac/mul/u1/u4/u7/b[1] (cla_nbit_n12_1)                0.00       1.91 r
  u_mac/mul/u1/u4/u7/U44/Y (BUFX20)                       0.05       1.97 r
  u_mac/mul/u1/u4/u7/U22/Y (INVX18)                       0.02       1.98 f
  u_mac/mul/u1/u4/u7/U51/Y (OAI2B2X4)                     0.07       2.05 f
  u_mac/mul/u1/u4/u7/U84/Y (OAI221X4)                     0.12       2.17 r
  u_mac/mul/u1/u4/u7/U65/Y (NAND3X8)                      0.08       2.26 f
  u_mac/mul/u1/u4/u7/U45/Y (AOI21BX4)                     0.08       2.33 f
  u_mac/mul/u1/u4/u7/U87/Y (AOI222X4)                     0.16       2.49 r
  u_mac/mul/u1/u4/u7/U6/Y (AOI21X8)                       0.04       2.53 f
  u_mac/mul/u1/u4/u7/U5/Y (CLKINVX24)                     0.03       2.57 r
  u_mac/mul/u1/u4/u7/U98/Y (OAI2BB1X4)                    0.06       2.63 r
  u_mac/mul/u1/u4/u7/U2/Y (XOR3X4)                        0.11       2.73 r
  u_mac/mul/u1/u4/u7/s[10] (cla_nbit_n12_1)               0.00       2.73 r
  u_mac/mul/u1/u4/c[14] (mul8x8_1)                        0.00       2.73 r
  u_mac/mul/u1/u6/b[6] (cla_nbit_n24_2)                   0.00       2.73 r
  u_mac/mul/u1/u6/U147/Y (NAND2BX8)                       0.05       2.79 r
  u_mac/mul/u1/u6/U142/Y (NAND3X8)                        0.04       2.83 f
  u_mac/mul/u1/u6/U30/Y (OAI21X8)                         0.05       2.88 r
  u_mac/mul/u1/u6/U24/Y (INVX18)                          0.03       2.91 f
  u_mac/mul/u1/u6/U62/Y (OAI221X4)                        0.10       3.00 r
  u_mac/mul/u1/u6/U22/Y (XOR3X4)                          0.12       3.13 f
  u_mac/mul/u1/u6/U1/Y (INVX20)                           0.05       3.18 r
  u_mac/mul/u1/u6/s[10] (cla_nbit_n24_2)                  0.00       3.18 r
  u_mac/mul/u1/u7/b[10] (cla_nbit_n24_1)                  0.00       3.18 r
  u_mac/mul/u1/u7/U31/Y (OAI2B11X4)                       0.12       3.30 r
  u_mac/mul/u1/u7/U5/Y (NAND2X8)                          0.04       3.34 f
  u_mac/mul/u1/u7/U103/Y (NAND2X8)                        0.03       3.38 r
  u_mac/mul/u1/u7/U97/Y (NAND2X8)                         0.02       3.40 f
  u_mac/mul/u1/u7/U167/Y (XNOR3X4)                        0.11       3.51 r
  u_mac/mul/u1/u7/s[13] (cla_nbit_n24_1)                  0.00       3.51 r
  u_mac/mul/u1/c[21] (mul16x16)                           0.00       3.51 r
  u_mac/mul/u4/mantissa_prod[21] (mul_normalizer)         0.00       3.51 r
  u_mac/mul/u4/U32/Y (CLKBUFX40)                          0.08       3.58 r
  u_mac/mul/u4/U21/Y (MX2X4)                              0.09       3.67 f
  u_mac/mul/u4/result[8] (mul_normalizer)                 0.00       3.67 f
  u_mac/mul/U25/Y (INVX12)                                0.03       3.70 r
  u_mac/mul/U82/Y (OAI21X8)                               0.03       3.73 f
  u_mac/mul/c[8] (int_fp_mul)                             0.00       3.73 f
  u_mac/add/a[8] (int_fp_add)                             0.00       3.73 f
  u_mac/add/U219/Y (BUFX20)                               0.05       3.78 f
  u_mac/add/U187/Y (AOI2BB2X4)                            0.07       3.85 f
  u_mac/add/U274/Y (OAI31X4)                              0.12       3.98 r
  u_mac/add/U270/Y (AOI211X4)                             0.04       4.02 f
  u_mac/add/U277/Y (OAI31X4)                              0.11       4.13 r
  u_mac/add/U227/Y (BUFX10)                               0.07       4.20 r
  u_mac/add/U41/Y (INVX18)                                0.03       4.22 f
  u_mac/add/U130/Y (NOR2X8)                               0.05       4.27 r
  u_mac/add/U150/Y (MXI2X6)                               0.06       4.33 r
  u_mac/add/u1/smaller[10] (alignment)                    0.00       4.33 r
  u_mac/add/u1/U16/Y (BUFX20)                             0.05       4.39 r
  u_mac/add/u1/u1/b[0] (cla_nbit_n5_2)                    0.00       4.39 r
  u_mac/add/u1/u1/U38/CO (ACHCINX2)                       0.14       4.53 r
  u_mac/add/u1/u1/U1/Y (BUFX10)                           0.07       4.60 r
  u_mac/add/u1/u1/U17/Y (INVX16)                          0.02       4.62 f
  u_mac/add/u1/u1/U33/Y (XOR3X4)                          0.09       4.71 r
  u_mac/add/u1/u1/s[1] (cla_nbit_n5_2)                    0.00       4.71 r
  u_mac/add/u1/srl_14/SH[1] (alignment_DW_rash_1)         0.00       4.71 r
  u_mac/add/u1/srl_14/U132/Y (BUFX20)                     0.05       4.76 r
  u_mac/add/u1/srl_14/U113/Y (NAND2BX8)                   0.06       4.82 r
  u_mac/add/u1/srl_14/U65/Y (INVX20)                      0.04       4.85 f
  u_mac/add/u1/srl_14/U57/Y (AND2X4)                      0.06       4.92 f
  u_mac/add/u1/srl_14/U120/Y (NOR2X8)                     0.05       4.97 r
  u_mac/add/u1/srl_14/U106/Y (NAND2X8)                    0.04       5.01 f
  u_mac/add/u1/srl_14/U39/Y (NAND2X8)                     0.03       5.05 r
  u_mac/add/u1/srl_14/U59/Y (MXI2X8)                      0.03       5.08 f
  u_mac/add/u1/srl_14/U108/Y (NAND2BX8)                   0.04       5.12 r
  u_mac/add/u1/srl_14/U43/Y (NAND2X8)                     0.05       5.16 f
  u_mac/add/u1/srl_14/B[1] (alignment_DW_rash_1)          0.00       5.16 f
  u_mac/add/u1/aligned_small[1] (alignment)               0.00       5.16 f
  u_mac/add/U278/Y (NOR3X8)                               0.08       5.24 r
  u_mac/add/U183/Y (NAND3X8)                              0.06       5.30 f
  u_mac/add/U141/Y (CLKINVX24)                            0.04       5.34 r
  u_mac/add/U5/Y (INVX20)                                 0.02       5.36 f
  u_mac/add/U179/Y (OAI32X4)                              0.12       5.47 r
  u_mac/add/U223/Y (OAI221X4)                             0.09       5.57 f
  u_mac/add/u2/b[8] (cla_nbit_n11)                        0.00       5.57 f
  u_mac/add/u2/U29/Y (INVX10)                             0.06       5.63 r
  u_mac/add/u2/U79/Y (AOI21BX4)                           0.08       5.72 f
  u_mac/add/u2/U89/Y (OAI2BB1X4)                          0.08       5.80 f
  u_mac/add/u2/U42/Y (CLKNAND2X8)                         0.04       5.84 r
  u_mac/add/u2/U7/Y (XOR3X4)                              0.11       5.94 f
  u_mac/add/u2/s[9] (cla_nbit_n11)                        0.00       5.94 f
  u_mac/add/u4/mantissa_add[9] (add_normalizer)           0.00       5.94 f
  u_mac/add/u4/U103/Y (BUFX20)                            0.06       6.01 f
  u_mac/add/u4/U72/Y (CLKINVX40)                          0.02       6.03 r
  u_mac/add/u4/U12/Y (INVX14)                             0.02       6.05 f
  u_mac/add/u4/U135/Y (OAI222X4)                          0.12       6.17 r
  u_mac/add/u4/U25/Y (NAND2X8)                            0.04       6.21 f
  u_mac/add/u4/U40/Y (XOR2X8)                             0.08       6.29 r
  u_mac/add/u4/u1/b[1] (cla_nbit_n5_1)                    0.00       6.29 r
  u_mac/add/u4/u1/U43/CO (ACHCINX2)                       0.17       6.46 r
  u_mac/add/u4/u1/U27/Y (XOR2X8)                          0.08       6.54 r
  u_mac/add/u4/u1/s[2] (cla_nbit_n5_1)                    0.00       6.54 r
  u_mac/add/u4/U96/Y (NAND2X8)                            0.04       6.57 f
  u_mac/add/u4/U67/Y (CLKNAND2X12)                        0.03       6.61 r
  u_mac/add/u4/result[12] (add_normalizer)                0.00       6.61 r
  u_mac/add/U163/Y (MXI2X8)                               0.04       6.64 f
  u_mac/add/U104/Y (CLKINVX24)                            0.03       6.68 r
  u_mac/add/c[12] (int_fp_add)                            0.00       6.68 r
  u_mac/mac_out[12] (mac_unit)                            0.00       6.68 r
  U72/Y (NAND2X8)                                         0.03       6.71 f
  U73/Y (CLKNAND2X12)                                     0.03       6.74 r
  c_reg_reg[12]/D (DFFRQX1)                               0.00       6.74 r
  data arrival time                                                  6.74

  clock clock (rise edge)                                 4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  c_reg_reg[12]/CK (DFFRQX1)                              0.00       4.00 r
  library setup time                                     -0.07       3.93
  data required time                                                 3.93
  --------------------------------------------------------------------------
  data required time                                                 3.93
  data arrival time                                                 -6.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.81


1
report_area
 
****************************************
Report : area
Design : mac_xzy
Version: K-2015.06
Date   : Sat Jul 18 11:28:32 2020
****************************************

Library(s) Used:

    typical (File: /opt/Foundary_Library/TSMC90/aci/sc-x/synopsys/typical.db)

Number of ports:                         3086
Number of nets:                          7180
Number of cells:                         4331
Number of combinational cells:           4093
Number of sequential cells:                77
Number of macros/black boxes:               0
Number of buf/inv:                       1017
Number of references:                      20

Combinational area:              28875.974737
Buf/Inv area:                     5401.368042
Noncombinational area:            1032.292801
Macro/Black Box area:                0.000000
Net Interconnect area:          421635.449036

Total cell area:                 29908.267538
Total area:                     451543.716574
1
# 
# Save the netlist in Synopsys (ddc) format:
# write -hierarchy -format ddc
#
# Save the netlist in verilog netlist format:
write -hierarchy -format verilog -output Intro_TopNetlist.v
Writing verilog file '/home/IC/workspae/INT_FP_MAC/sy/Intro_TopNetlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 10 nets to module int_fp_mul using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
#
# Write a Standard Delay Format (SDF) back-annotation
# file for future simulation, using DC library delays:
# write_sdf mac_xzy.SDF
#
# Quit DC:
exit

Memory usage for main task 275 Mbytes.
Memory usage for this session 275 Mbytes.
CPU usage for this session 215 seconds ( 0.06 hours ).

Thank you...
