#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep  9 20:52:01 2021
# Process ID: 26392
# Current directory: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1
# Command line: vivado.exe -log design_1_multi_sha256d_axi_ip_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_multi_sha256d_axi_ip_0_1.tcl
# Log file: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/design_1_multi_sha256d_axi_ip_0_1.vds
# Journal file: D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_multi_sha256d_axi_ip_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_multi_sha256d_axi_ip_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.039 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_multi_sha256d_axi_ip_0_1' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_multi_sha256d_axi_ip_0_1/synth/design_1_multi_sha256d_axi_ip_0_1.vhd:112]
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b11111111111111111111111111111111 
	Parameter C_IRQ_SENSITIVITY bound to: 0 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter SHA256D_INST_N bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'multi_sha256d_axi_ip_intr_v1_0' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0.vhd:5' bound to instance 'U0' of component 'multi_sha256d_axi_ip_intr_v1_0' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_multi_sha256d_axi_ip_0_1/synth/design_1_multi_sha256d_axi_ip_0_1.vhd:243]
INFO: [Synth 8-638] synthesizing module 'multi_sha256d_axi_ip_intr_v1_0' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0.vhd:88]
	Parameter SHA256D_INST_N bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 0 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 0 - type: integer 
	Parameter SIZE bound to: 640 - type: integer 
	Parameter SHA256D_INST_N bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:6' bound to instance 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst' of component 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0.vhd:216]
INFO: [Synth 8-638] synthesizing module 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:102]
	Parameter SIZE bound to: 640 - type: integer 
	Parameter SHA256D_INST_N bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'slv_reg9' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg10' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg11' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg12' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg13' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg14' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg15' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg16' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg17' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg18' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg19' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg20' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg21' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg22' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg23' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg24' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg25' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-614] signal 'slv_reg26' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:650]
	Parameter N_INST bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'multi_sha256d' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/multi_sha256d.vhd:35' bound to instance 'multi_sha256d_inst' of component 'multi_sha256d' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:742]
INFO: [Synth 8-638] synthesizing module 'multi_sha256d' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/multi_sha256d.vhd:46]
	Parameter N_INST bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256d' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/sha256d.vhd:47]
	Parameter SIZE bound to: 640 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/sha256.vhd:49]
	Parameter SIZE bound to: 640 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (1#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/counter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sha256' (2#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/sha256.vhd:49]
INFO: [Synth 8-638] synthesizing module 'sha256__parameterized0' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/sha256.vhd:49]
	Parameter SIZE bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (2#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/counter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sha256__parameterized0' (2#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/sha256.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sha256d' (3#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/sha256d.vhd:47]
WARNING: [Synth 8-614] signal 'target' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/multi_sha256d.vhd:90]
WARNING: [Synth 8-614] signal 'nonce_index' is read in the process but is not in the sensitivity list [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/multi_sha256d.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'multi_sha256d' (4#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/multi_sha256d.vhd:46]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:788]
INFO: [Synth 8-638] synthesizing module 'oled_driver' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_driver.vhd:60]
	Parameter PAGES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'spi_controller' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/spi_controller.vhd:34' bound to instance 'spi_control_inst' of component 'spi_controller' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_driver.vhd:172]
INFO: [Synth 8-638] synthesizing module 'spi_controller' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/spi_controller.vhd:55]
INFO: [Synth 8-226] default block is never used [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/spi_controller.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'spi_controller' (5#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/spi_controller.vhd:55]
INFO: [Synth 8-3491] module 'delay_module' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/delay_module.vhd:29' bound to instance 'delay_module_inst' of component 'delay_module' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_driver.vhd:183]
INFO: [Synth 8-638] synthesizing module 'delay_module' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/delay_module.vhd:52]
	Parameter resolution bound to: 17 - type: integer 
	Parameter scale bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_module' (6#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/delay_module.vhd:52]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter TERMINAL bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'oled_counter' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_counter.vhd:8' bound to instance 'page_counter' of component 'oled_counter' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_driver.vhd:191]
INFO: [Synth 8-638] synthesizing module 'oled_counter' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_counter.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter TERMINAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oled_counter' (7#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_counter.vhd:31]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter TERMINAL bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'oled_counter' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_counter.vhd:8' bound to instance 'char_counter_inst' of component 'oled_counter' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_driver.vhd:204]
INFO: [Synth 8-638] synthesizing module 'oled_counter__parameterized1' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_counter.vhd:31]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter TERMINAL bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oled_counter__parameterized1' (7#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_counter.vhd:31]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter TERMINAL bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'oled_counter' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_counter.vhd:8' bound to instance 'col_counter_inst' of component 'oled_counter' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_driver.vhd:216]
INFO: [Synth 8-638] synthesizing module 'oled_counter__parameterized3' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_counter.vhd:31]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter TERMINAL bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oled_counter__parameterized3' (7#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_counter.vhd:31]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/ascii_rom.vhd:11' bound to instance 'ascii_rom_inst' of component 'ascii_rom' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_driver.vhd:243]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/ascii_rom.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (8#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/ascii_rom.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'oled_driver' (9#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/src/oled_driver.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI' (10#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:102]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b11111111111111111111111111111111 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR' declared at 'd:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR.vhd:5' bound to instance 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR_inst' of component 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0.vhd:259]
INFO: [Synth 8-638] synthesizing module 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR' [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR' (11#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'multi_sha256d_axi_ip_intr_v1_0' (12#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ipshared/fa2c/hdl/multi_sha256d_axi_ip_intr_v1_0.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_multi_sha256d_axi_ip_0_1' (13#1) [d:/Uni/RL/sha256d_zedboard/sha256d_final.gen/sources_1/bd/design_1/ip/design_1_multi_sha256d_axi_ip_0_1/synth/design_1_multi_sha256d_axi_ip_0_1.vhd:112]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1190.121 ; gain = 82.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1215.004 ; gain = 106.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1215.004 ; gain = 106.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.415 . Memory (MB): peak = 1215.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1339.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 1343.734 ; gain = 3.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1343.734 ; gain = 235.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1343.734 ; gain = 235.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1343.734 ; gain = 235.695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'sha256d'
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'multi_sha256d'
INFO: [Synth 8-802] inferred FSM for state register 'pstate_reg' in module 'delay_module'
INFO: [Synth 8-802] inferred FSM for state register 'pstate_reg' in module 'oled_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                          0000001 |                              110
                 waiting |                          0000010 |                              000
                  round1 |                          0000100 |                              001
           waitinground1 |                          0001000 |                              010
                  round2 |                          0010000 |                              011
           waitinground2 |                          0100000 |                              100
                finished |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'one-hot' in module 'sha256d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              100
                 waiting |                              001 |                              000
              start_work |                              010 |                              001
                 working |                              011 |                              010
                finished |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'sequential' in module 'multi_sha256d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   count |                              010 |                               01
                 timesup |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_reg' using encoding 'one-hot' in module 'delay_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
                   init0 |                            00001 |                            00001
                   init1 |                            00010 |                            00010
                   init2 |                            00011 |                            00011
                   init3 |                            00100 |                            00100
                   init4 |                            00101 |                            00101
                   init5 |                            00110 |                            00110
                   init6 |                            00111 |                            00111
                   init7 |                            01000 |                            01000
                   init8 |                            01001 |                            01001
                   init9 |                            01010 |                            01010
                  init10 |                            01011 |                            01011
                  init11 |                            01100 |                            01100
                   ready |                            01101 |                            01101
               poweroff0 |                            01110 |                            10000
               poweroff1 |                            01111 |                            10001
               poweroff2 |                            10000 |                            10010
               off_state |                            10001 |                            11000
              printline0 |                            10010 |                            10011
              printline1 |                            10011 |                            10100
              printline2 |                            10100 |                            10101
              printline3 |                            10101 |                            10110
              printline4 |                            10110 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_reg' using encoding 'sequential' in module 'oled_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1343.734 ; gain = 235.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 4     
	   5 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 46    
	   2 Input   18 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 20    
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              640 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	               32 Bit    Registers := 368   
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 14    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2     
	   9 Input  256 Bit        Muxes := 4     
	   4 Input  256 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 37    
	   4 Input   32 Bit        Muxes := 4     
	   9 Input   32 Bit        Muxes := 64    
	  29 Input   32 Bit        Muxes := 28    
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  23 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 26    
	   7 Input    7 Bit        Muxes := 2     
	  23 Input    7 Bit        Muxes := 1     
	  23 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 12    
	  11 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 88    
	  10 Input    1 Bit        Muxes := 256   
	   9 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	  23 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:06 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------------------+----------------------------+---------------+----------------+
|Module Name                       | RTL Object                 | Depth x Width | Implemented As | 
+----------------------------------+----------------------------+---------------+----------------+
|sha256                            | K[63]                      | 64x32         | LUT            | 
|sha256                            | K[63]                      | 64x32         | LUT            | 
|ascii_rom                         | rom_data[0]                | 1024x8        | LUT            | 
|oled_driver                       | char_code                  | 32x7          | LUT            | 
|design_1_multi_sha256d_axi_ip_0_1 | K[63]                      | 64x32         | LUT            | 
|design_1_multi_sha256d_axi_ip_0_1 | K[63]                      | 64x32         | LUT            | 
|oled_driver                       | char_code                  | 32x7          | LUT            | 
|oled_driver                       | ascii_rom_inst/rom_data[0] | 1024x8        | LUT            | 
+----------------------------------+----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:13 ; elapsed = 00:03:13 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:14 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:18 ; elapsed = 00:03:19 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:26 ; elapsed = 00:03:27 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:26 ; elapsed = 00:03:27 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:30 ; elapsed = 00:03:31 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:30 ; elapsed = 00:03:31 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:31 ; elapsed = 00:03:32 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:31 ; elapsed = 00:03:32 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   533|
|2     |LUT1   |     5|
|3     |LUT2   |  2442|
|4     |LUT3   |  2093|
|5     |LUT4   |  1155|
|6     |LUT5   |  1727|
|7     |LUT6   | 11020|
|8     |MUXF7  |  4534|
|9     |MUXF8  |  1509|
|10    |FDCE   | 12888|
|11    |FDPE   |    41|
|12    |FDRE   |  1279|
|13    |FDSE   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:31 ; elapsed = 00:03:32 . Memory (MB): peak = 1429.559 ; gain = 321.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:15 ; elapsed = 00:03:26 . Memory (MB): peak = 1429.559 ; gain = 192.789
Synthesis Optimization Complete : Time (s): cpu = 00:03:32 ; elapsed = 00:03:32 . Memory (MB): peak = 1429.559 ; gain = 321.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 1429.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6576 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1429.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:46 ; elapsed = 00:03:48 . Memory (MB): peak = 1429.559 ; gain = 321.520
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/design_1_multi_sha256d_axi_ip_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1429.559 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_multi_sha256d_axi_ip_0_1, cache-ID = df0e74c5d45726d7
INFO: [Coretcl 2-1174] Renamed 26 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Uni/RL/sha256d_zedboard/sha256d_final.runs/design_1_multi_sha256d_axi_ip_0_1_synth_1/design_1_multi_sha256d_axi_ip_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1429.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_multi_sha256d_axi_ip_0_1_utilization_synth.rpt -pb design_1_multi_sha256d_axi_ip_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  9 20:56:19 2021...
