;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;
;;; @file       common/7189/includes/hif.s
;;;
;;; @project    EM7189
;;;
;;; @brief      <DESCRIPTION>
;;;
;;; @classification  Confidential
;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;
;;; @copyright Copyright (C) 2015-2018 EM Microelectronic
;;; @cond
;;;
;;; All rights reserved.
;;;
;;; Redistribution and use in source and binary forms, with or without
;;; modification, are permitted provided that the following conditions are met:
;;; 1. Redistributions of source code must retain the above copyright notice,
;;; this list of conditions and the following disclaimer.
;;; 2. Redistributions in binary form must reproduce the above copyright notice,
;;; this list of conditions and the following disclaimer in the documentation
;;; and/or other materials provided with the distribution.
;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;
;;; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
;;; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
;;; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
;;; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
;;; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
;;; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
;;; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
;;; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
;;; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
;;; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
;;; POSSIBILITY OF SUCH DAMAGE.
;;; @endcond
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

.ifndef HIF_S
.define HIF_S, 1


.define REG_HIF_CHN0, 0xf00000
.define     HIF_CHN0_CHN0_PDATA_SHIFT, 0
.define     HIF_CHN0_CHN0_PDATA_MASK,  0xffffffff

.define REG_HIF_CHN1, 0xf00004
.define     HIF_CHN1_CHN1_PDATA_SHIFT, 0
.define     HIF_CHN1_CHN1_PDATA_MASK,  0xffffffff

.define REG_HIF_CHN2, 0xf00008
.define     HIF_CHN2_CHN2_PDATA_SHIFT, 0
.define     HIF_CHN2_CHN2_PDATA_MASK,  0xffffffff

.define REG_HIF_CHN3, 0xf0000c
.define     HIF_CHN3_CHN3_PDATA_SHIFT, 0
.define     HIF_CHN3_CHN3_PDATA_MASK,  0xffffffff

.define REG_HIF_CHNCTRL0, 0xf00010
.define     HIF_CHNCTRL0_CHN0_TBYTES_SHIFT, 0
.define     HIF_CHNCTRL0_CHN0_TBYTES_MASK,  0xffff
.define     HIF_CHNCTRL0_CHN0_WMARK_SHIFT, 16
.define     HIF_CHNCTRL0_CHN0_WMARK_MASK,  0x1f0000
.define     HIF_CHNCTRL0_CHN0_TSIZE_SHIFT, 21
.define     HIF_CHNCTRL0_CHN0_TSIZE_MASK,  0x600000
.define     HIF_CHNCTRL0_CHN0_TSIZE_BYTE, 0x0
.define     HIF_CHNCTRL0_CHN0_TSIZE_HALF_WORD, 0x1
.define     HIF_CHNCTRL0_CHN0_TSIZE_WORD, 0x2

.define     HIF_CHNCTRL0_RESERVED_23_23_SHIFT, 23
.define     HIF_CHNCTRL0_RESERVED_23_23_MASK,  0x800000
.define     HIF_CHNCTRL0_CHN0_BBYTES_SHIFT, 24
.define     HIF_CHNCTRL0_CHN0_BBYTES_MASK,  0x3f000000
.define     HIF_CHNCTRL0_CHN0_LOCK_SHIFT, 30
.define     HIF_CHNCTRL0_CHN0_LOCK_MASK,  0x40000000
.define     HIF_CHNCTRL0_CHN0_DISCARD_SHIFT, 31
.define     HIF_CHNCTRL0_CHN0_DISCARD_MASK,  0x80000000

.define REG_HIF_CHNCTRL1, 0xf00014
.define     HIF_CHNCTRL1_CHN1_TBYTES_SHIFT, 0
.define     HIF_CHNCTRL1_CHN1_TBYTES_MASK,  0xffff
.define     HIF_CHNCTRL1_CHN1_WMARK_SHIFT, 16
.define     HIF_CHNCTRL1_CHN1_WMARK_MASK,  0x1f0000
.define     HIF_CHNCTRL1_CHN1_TSIZE_SHIFT, 21
.define     HIF_CHNCTRL1_CHN1_TSIZE_MASK,  0x600000
.define     HIF_CHNCTRL1_CHN1_TSIZE_BYTE, 0x0
.define     HIF_CHNCTRL1_CHN1_TSIZE_HALF_WORD, 0x1
.define     HIF_CHNCTRL1_CHN1_TSIZE_WORD, 0x2

.define     HIF_CHNCTRL1_RESERVED_23_23_SHIFT, 23
.define     HIF_CHNCTRL1_RESERVED_23_23_MASK,  0x800000
.define     HIF_CHNCTRL1_CHN1_BBYTES_SHIFT, 24
.define     HIF_CHNCTRL1_CHN1_BBYTES_MASK,  0x3f000000
.define     HIF_CHNCTRL1_CHN1_LOCK_SHIFT, 30
.define     HIF_CHNCTRL1_CHN1_LOCK_MASK,  0x40000000
.define     HIF_CHNCTRL1_CHN1_DISCARD_SHIFT, 31
.define     HIF_CHNCTRL1_CHN1_DISCARD_MASK,  0x80000000

.define REG_HIF_CHNCTRL2, 0xf00018
.define     HIF_CHNCTRL2_CHN2_TBYTES_SHIFT, 0
.define     HIF_CHNCTRL2_CHN2_TBYTES_MASK,  0xffff
.define     HIF_CHNCTRL2_CHN2_WMARK_SHIFT, 16
.define     HIF_CHNCTRL2_CHN2_WMARK_MASK,  0x1f0000
.define     HIF_CHNCTRL2_CHN2_TSIZE_SHIFT, 21
.define     HIF_CHNCTRL2_CHN2_TSIZE_MASK,  0x600000
.define     HIF_CHNCTRL2_CHN2_TSIZE_BYTE, 0x0
.define     HIF_CHNCTRL2_CHN2_TSIZE_HALF_WORD, 0x1
.define     HIF_CHNCTRL2_CHN2_TSIZE_WORD, 0x2

.define     HIF_CHNCTRL2_RESERVED_23_23_SHIFT, 23
.define     HIF_CHNCTRL2_RESERVED_23_23_MASK,  0x800000
.define     HIF_CHNCTRL2_CHN2_BBYTES_SHIFT, 24
.define     HIF_CHNCTRL2_CHN2_BBYTES_MASK,  0x3f000000
.define     HIF_CHNCTRL2_CHN2_LOCK_SHIFT, 30
.define     HIF_CHNCTRL2_CHN2_LOCK_MASK,  0x40000000
.define     HIF_CHNCTRL2_CHN2_DISCARD_SHIFT, 31
.define     HIF_CHNCTRL2_CHN2_DISCARD_MASK,  0x80000000

.define REG_HIF_CHNCTRL3, 0xf0001c
.define     HIF_CHNCTRL3_CHN3_TBYTES_SHIFT, 0
.define     HIF_CHNCTRL3_CHN3_TBYTES_MASK,  0xffff
.define     HIF_CHNCTRL3_CHN3_WMARK_SHIFT, 16
.define     HIF_CHNCTRL3_CHN3_WMARK_MASK,  0x1f0000
.define     HIF_CHNCTRL3_CHN3_TSIZE_SHIFT, 21
.define     HIF_CHNCTRL3_CHN3_TSIZE_MASK,  0x600000
.define     HIF_CHNCTRL3_CHN3_TSIZE_BYTE, 0x0
.define     HIF_CHNCTRL3_CHN3_TSIZE_HALF_WORD, 0x1
.define     HIF_CHNCTRL3_CHN3_TSIZE_WORD, 0x2

.define     HIF_CHNCTRL3_RESERVED_23_23_SHIFT, 23
.define     HIF_CHNCTRL3_RESERVED_23_23_MASK,  0x800000
.define     HIF_CHNCTRL3_CHN3_BBYTES_SHIFT, 24
.define     HIF_CHNCTRL3_CHN3_BBYTES_MASK,  0x3f000000
.define     HIF_CHNCTRL3_CHN3_LOCK_SHIFT, 30
.define     HIF_CHNCTRL3_CHN3_LOCK_MASK,  0x40000000
.define     HIF_CHNCTRL3_CHN3_DISCARD_SHIFT, 31
.define     HIF_CHNCTRL3_CHN3_DISCARD_MASK,  0x80000000

.define REG_HIF_I2CADDR, 0xf00020
.define     HIF_I2CADDR_I2C_DEV_ADDR_SHIFT, 0
.define     HIF_I2CADDR_I2C_DEV_ADDR_MASK,  0x7f
.define     HIF_I2CADDR_RESERVED_31_7_SHIFT, 7
.define     HIF_I2CADDR_RESERVED_31_7_MASK,  0xffffff80

.define REG_HIF_CRC, 0xf00024

.define REG_HIF_HOSTINFO0, 0xf00028
.define     HIF_HOSTINFO0_RD_ADDR_SHIFT, 0
.define     HIF_HOSTINFO0_RD_ADDR_MASK,  0x7f
.define     HIF_HOSTINFO0_RESERVED_7_7_SHIFT, 7
.define     HIF_HOSTINFO0_RESERVED_7_7_MASK,  0x80
.define     HIF_HOSTINFO0_RD_DATA_SHIFT, 8
.define     HIF_HOSTINFO0_RD_DATA_MASK,  0xff00
.define     HIF_HOSTINFO0_WR_ADDR_SHIFT, 16
.define     HIF_HOSTINFO0_WR_ADDR_MASK,  0x7f0000
.define     HIF_HOSTINFO0_RESERVED_23_23_SHIFT, 23
.define     HIF_HOSTINFO0_RESERVED_23_23_MASK,  0x800000
.define     HIF_HOSTINFO0_WR_DATA_SHIFT, 24
.define     HIF_HOSTINFO0_WR_DATA_MASK,  0xff000000

.define REG_HIF_HOSTINFO1, 0xf0002c
.define     HIF_HOSTINFO1_HOST_ACTIVE_SHIFT, 0
.define     HIF_HOSTINFO1_HOST_ACTIVE_MASK,  0x1
.define     HIF_HOSTINFO1_HOST_PROTO_SHIFT, 1
.define     HIF_HOSTINFO1_HOST_PROTO_MASK,  0x2
.define     HIF_HOSTINFO1_HOST_PROTO_I2C_MODE, 0x0
.define     HIF_HOSTINFO1_HOST_PROTO_SPI_MODE, 0x1

.define     HIF_HOSTINFO1_RESERVED_7_2_SHIFT, 2
.define     HIF_HOSTINFO1_RESERVED_7_2_MASK,  0xfc
.define     HIF_HOSTINFO1_HOST_CHN_ACC_SHIFT, 8
.define     HIF_HOSTINFO1_HOST_CHN_ACC_MASK,  0x300
.define     HIF_HOSTINFO1_RESERVED_31_10_SHIFT, 10
.define     HIF_HOSTINFO1_RESERVED_31_10_MASK,  0xfffffc00


.define REG_HOST_RESERVED_0, 0xf00058 ; 8 bit reserved register

.define REG_HOST_CHIP_CONTROL, 0xf00059 ; Host writeable register to control run level during boot; also can clear error regs.
.define     HOST_CHIP_CONTROL_TURBO_MODE_DISABLE_SHIFT, 0
.define     HOST_CHIP_CONTROL_TURBO_MODE_DISABLE_MASK,  0x1
.define     HOST_CHIP_CONTROL_CLEAR_ERROR_REGS_SHIFT, 1
.define     HOST_CHIP_CONTROL_CLEAR_ERROR_REGS_MASK,  0x2

.define REG_HOST_HOST_INTERFACE_CONTROL, 0xf0005a ; Host writeable register to cause immediate actions.
.define     HOST_HOST_INTERFACE_CONTROL_ABORT_TRANSFER_CH0_SHIFT, 0
.define     HOST_HOST_INTERFACE_CONTROL_ABORT_TRANSFER_CH0_MASK,  0x1
.define     HOST_HOST_INTERFACE_CONTROL_ABORT_TRANSFER_CH1_SHIFT, 1
.define     HOST_HOST_INTERFACE_CONTROL_ABORT_TRANSFER_CH1_MASK,  0x2
.define     HOST_HOST_INTERFACE_CONTROL_ABORT_TRANSFER_CH2_SHIFT, 2
.define     HOST_HOST_INTERFACE_CONTROL_ABORT_TRANSFER_CH2_MASK,  0x4
.define     HOST_HOST_INTERFACE_CONTROL_ABORT_TRANSFER_CH3_SHIFT, 3
.define     HOST_HOST_INTERFACE_CONTROL_ABORT_TRANSFER_CH3_MASK,  0x8
.define     HOST_HOST_INTERFACE_CONTROL_AP_SUSPENDED_SHIFT, 4
.define     HOST_HOST_INTERFACE_CONTROL_AP_SUSPENDED_MASK,  0x10
.define     HOST_HOST_INTERFACE_CONTROL_NED_COORDINATES_SHIFT, 5
.define     HOST_HOST_INTERFACE_CONTROL_NED_COORDINATES_MASK,  0x20
.define     HOST_HOST_INTERFACE_CONTROL_OUTPUT_HOST_EV_REQ_TS_SHIFT, 6
.define     HOST_HOST_INTERFACE_CONTROL_OUTPUT_HOST_EV_REQ_TS_MASK,  0x40
.define     HOST_HOST_INTERFACE_CONTROL_ASYNC_STATUS_CH_SHIFT, 7
.define     HOST_HOST_INTERFACE_CONTROL_ASYNC_STATUS_CH_MASK,  0x80

.define REG_HOST_HOST_INTERRUPT_CONTROL, 0xf0005b
.define     HOST_HOST_INTERRUPT_CONTROL_WAKEUP_FIFO_INTERRUPT_MASK_SHIFT, 0
.define     HOST_HOST_INTERRUPT_CONTROL_WAKEUP_FIFO_INTERRUPT_MASK_MASK,  0x1
.define     HOST_HOST_INTERRUPT_CONTROL_NONWAKEUP_FIFO_INTERRUPT_MASK_SHIFT, 1
.define     HOST_HOST_INTERRUPT_CONTROL_NONWAKEUP_FIFO_INTERRUPT_MASK_MASK,  0x2
.define     HOST_HOST_INTERRUPT_CONTROL_STATUS_AVAILABLE_INTERRUPT_MASK_SHIFT, 2
.define     HOST_HOST_INTERRUPT_CONTROL_STATUS_AVAILABLE_INTERRUPT_MASK_MASK,  0x4
.define     HOST_HOST_INTERRUPT_CONTROL_DEBUG_AVAILABLE_INTERRUPT_MASK_SHIFT, 3
.define     HOST_HOST_INTERRUPT_CONTROL_DEBUG_AVAILABLE_INTERRUPT_MASK_MASK,  0x8
.define     HOST_HOST_INTERRUPT_CONTROL_FAULT_INTERRUPT_MASK_SHIFT, 4
.define     HOST_HOST_INTERRUPT_CONTROL_FAULT_INTERRUPT_MASK_MASK,  0x10
.define     HOST_HOST_INTERRUPT_CONTROL_ACTIVE_LOW_INTERRUPT_SHIFT, 5
.define     HOST_HOST_INTERRUPT_CONTROL_ACTIVE_LOW_INTERRUPT_MASK,  0x20
.define     HOST_HOST_INTERRUPT_CONTROL_EDGE_INTERRUPT_SHIFT, 6
.define     HOST_HOST_INTERRUPT_CONTROL_EDGE_INTERRUPT_MASK,  0x40
.define     HOST_HOST_INTERRUPT_CONTROL_OPEN_DRAIN_INTERRUPT_SHIFT, 7
.define     HOST_HOST_INTERRUPT_CONTROL_OPEN_DRAIN_INTERRUPT_MASK,  0x80

.define REG_HOST_GP1, 0xf0005c
.define     HOST_GP1_HOST_GP1_7_0_SHIFT, 0
.define     HOST_GP1_HOST_GP1_7_0_MASK,  0xff
.define     HOST_GP1_HOST_GP1_15_8_SHIFT, 8
.define     HOST_GP1_HOST_GP1_15_8_MASK,  0xff00
.define     HOST_GP1_HOST_GP1_23_16_SHIFT, 16
.define     HOST_GP1_HOST_GP1_23_16_MASK,  0xff0000
.define     HOST_GP1_HOST_GP1_31_24_SHIFT, 24
.define     HOST_GP1_HOST_GP1_31_24_MASK,  0xff000000

.define REG_HOST_GP2, 0xf00060
.define     HOST_GP2_HOST_GP2_7_0_SHIFT, 0
.define     HOST_GP2_HOST_GP2_7_0_MASK,  0xff
.define     HOST_GP2_HOST_GP2_15_8_SHIFT, 8
.define     HOST_GP2_HOST_GP2_15_8_MASK,  0xff00
.define     HOST_GP2_HOST_GP2_23_16_SHIFT, 16
.define     HOST_GP2_HOST_GP2_23_16_MASK,  0xff0000
.define     HOST_GP2_HOST_GP2_31_24_SHIFT, 24
.define     HOST_GP2_HOST_GP2_31_24_MASK,  0xff000000

.define REG_HOST_GP3, 0xf00064
.define     HOST_GP3_HOST_GP3_7_0_SHIFT, 0
.define     HOST_GP3_HOST_GP3_7_0_MASK,  0xff
.define     HOST_GP3_HOST_GP3_15_8_SHIFT, 8
.define     HOST_GP3_HOST_GP3_15_8_MASK,  0xff00
.define     HOST_GP3_HOST_GP3_23_16_SHIFT, 16
.define     HOST_GP3_HOST_GP3_23_16_MASK,  0xff0000
.define     HOST_GP3_HOST_GP3_31_24_SHIFT, 24
.define     HOST_GP3_HOST_GP3_31_24_MASK,  0xff000000


.define REG_PROC_IDINFO, 0xf00034
.define     PROC_IDINFO_PROD_ID_SHIFT, 0
.define     PROC_IDINFO_PROD_ID_MASK,  0xff
.define     PROC_IDINFO_REV_ID_SHIFT, 8
.define     PROC_IDINFO_REV_ID_MASK,  0xff00
.define     PROC_IDINFO_RESERVED_31_16_SHIFT, 16
.define     PROC_IDINFO_RESERVED_31_16_MASK,  0xffff0000

.define REG_PROC_VERSION_0, 0xf00038
.define     PROC_VERSION_0_ROM_VERSION_SHIFT, 0
.define     PROC_VERSION_0_ROM_VERSION_MASK,  0xffff
.define     PROC_VERSION_0_KERNEL_VERSION_SHIFT, 16
.define     PROC_VERSION_0_KERNEL_VERSION_MASK,  0xffff0000

.define REG_PROC_VERSION_1, 0xf0003c
.define     PROC_VERSION_1_USER_VERSION_SHIFT, 0
.define     PROC_VERSION_1_USER_VERSION_MASK,  0xffff

.define REG_PROC_FEATURE_STATUS, 0xf0003e ; General purpose registers for communicating information between sensor hub FW and host.
.define     PROC_FEATURE_STATUS_FLASH_DESCRIPTOR_LOADED_SHIFT, 0
.define     PROC_FEATURE_STATUS_FLASH_DESCRIPTOR_LOADED_MASK,  0x1
.define     PROC_FEATURE_STATUS_RESERVED_1_SHIFT, 1
.define     PROC_FEATURE_STATUS_RESERVED_1_MASK,  0x2
.define     PROC_FEATURE_STATUS_HOST_INT_ID_SHIFT, 2
.define     PROC_FEATURE_STATUS_HOST_INT_ID_MASK,  0x1c
.define     PROC_FEATURE_STATUS_ALGO_ID_SHIFT, 5
.define     PROC_FEATURE_STATUS_ALGO_ID_MASK,  0xe0

.define REG_PROC_BOOT_STATUS, 0xf0003f ; General purpose registers for communicating information between sensor hub FW and host.
.define     PROC_BOOT_STATUS_FLASH_DETECTED_SHIFT, 0
.define     PROC_BOOT_STATUS_FLASH_DETECTED_MASK,  0x1
.define     PROC_BOOT_STATUS_FLASH_VERIFY_DONE_SHIFT, 1
.define     PROC_BOOT_STATUS_FLASH_VERIFY_DONE_MASK,  0x2
.define     PROC_BOOT_STATUS_FLASH_VERIFY_ERROR_SHIFT, 2
.define     PROC_BOOT_STATUS_FLASH_VERIFY_ERROR_MASK,  0x4
.define     PROC_BOOT_STATUS_NO_FLASH_SHIFT, 3
.define     PROC_BOOT_STATUS_NO_FLASH_MASK,  0x8
.define     PROC_BOOT_STATUS_HOST_INTERFACE_READY_SHIFT, 4
.define     PROC_BOOT_STATUS_HOST_INTERFACE_READY_MASK,  0x10
.define     PROC_BOOT_STATUS_FIRMWARE_VERIFY_DONE_SHIFT, 5
.define     PROC_BOOT_STATUS_FIRMWARE_VERIFY_DONE_MASK,  0x20
.define     PROC_BOOT_STATUS_FIRMWARE_VERIFY_ERROR_SHIFT, 6
.define     PROC_BOOT_STATUS_FIRMWARE_VERIFY_ERROR_MASK,  0x40
.define     PROC_BOOT_STATUS_FIRMWARE_IDLE_SHIFT, 7
.define     PROC_BOOT_STATUS_FIRMWARE_IDLE_MASK,  0x80

.define REG_PROC_HOST_TIMESTAMP_0, 0xf00040
.define     PROC_HOST_TIMESTAMP_0_TIMESTAMP_0_SHIFT, 0
.define     PROC_HOST_TIMESTAMP_0_TIMESTAMP_0_MASK,  0xff
.define     PROC_HOST_TIMESTAMP_0_TIMESTAMP_1_SHIFT, 8
.define     PROC_HOST_TIMESTAMP_0_TIMESTAMP_1_MASK,  0xff00
.define     PROC_HOST_TIMESTAMP_0_TIMESTAMP_2_SHIFT, 16
.define     PROC_HOST_TIMESTAMP_0_TIMESTAMP_2_MASK,  0xff0000
.define     PROC_HOST_TIMESTAMP_0_TIMESTAMP_3_SHIFT, 24
.define     PROC_HOST_TIMESTAMP_0_TIMESTAMP_3_MASK,  0xff000000

.define REG_PROC_TIMESTAMP_4, 0xf00044 ; MSB of timestamp.

.define REG_PROC_BST_PRODUCT_TYPE, 0xf00045 ; Value stored in OTP byte 11.

.define REG_PROC_RESERVED_3, 0xf00046 ; reserved 8 bit register

.define REG_PROC_INTERRUPT_STATUS, 0xf00047 ; General purpose registers for communicating information between sensor hub FW and host.
.define     PROC_INTERRUPT_STATUS_HOST_IRQ_SHIFT, 0
.define     PROC_INTERRUPT_STATUS_HOST_IRQ_MASK,  0x1
.define     PROC_INTERRUPT_STATUS_WAKEUP_FIFO_SHIFT, 1
.define     PROC_INTERRUPT_STATUS_WAKEUP_FIFO_MASK,  0x6
.define     PROC_INTERRUPT_STATUS_NONWAKEUP_FIFO_SHIFT, 3
.define     PROC_INTERRUPT_STATUS_NONWAKEUP_FIFO_MASK,  0x18
.define     PROC_INTERRUPT_STATUS_STATUS_SHIFT, 5
.define     PROC_INTERRUPT_STATUS_STATUS_MASK,  0x20
.define     PROC_INTERRUPT_STATUS_DEBUG_SHIFT, 6
.define     PROC_INTERRUPT_STATUS_DEBUG_MASK,  0x40
.define     PROC_INTERRUPT_STATUS_RESET_OR_FAULT_SHIFT, 7
.define     PROC_INTERRUPT_STATUS_RESET_OR_FAULT_MASK,  0x80

.define REG_PROC_DEBUG, 0xf00048
.define     PROC_DEBUG_ERROR_SHIFT, 0
.define     PROC_DEBUG_ERROR_MASK,  0xff
.define     PROC_DEBUG_INTERRUPT_STATE_SHIFT, 8
.define     PROC_DEBUG_INTERRUPT_STATE_MASK,  0xff00
.define     PROC_DEBUG_DEBUG_VALUE_SHIFT, 16
.define     PROC_DEBUG_DEBUG_VALUE_MASK,  0xff0000
.define     PROC_DEBUG_DEBUG_STATE_SHIFT, 24
.define     PROC_DEBUG_DEBUG_STATE_MASK,  0xff000000

.define REG_PROC_GP5, 0xf0004c
.define     PROC_GP5_PROC_GP5_7_0_SHIFT, 0
.define     PROC_GP5_PROC_GP5_7_0_MASK,  0xff
.define     PROC_GP5_PROC_GP5_15_8_SHIFT, 8
.define     PROC_GP5_PROC_GP5_15_8_MASK,  0xff00
.define     PROC_GP5_PROC_GP5_23_16_SHIFT, 16
.define     PROC_GP5_PROC_GP5_23_16_MASK,  0xff0000
.define     PROC_GP5_PROC_GP5_31_24_SHIFT, 24
.define     PROC_GP5_PROC_GP5_31_24_MASK,  0xff000000

.define REG_PROC_GP6, 0xf00050
.define     PROC_GP6_PROC_GP6_7_0_SHIFT, 0
.define     PROC_GP6_PROC_GP6_7_0_MASK,  0xff
.define     PROC_GP6_PROC_GP6_15_8_SHIFT, 8
.define     PROC_GP6_PROC_GP6_15_8_MASK,  0xff00
.define     PROC_GP6_PROC_GP6_23_16_SHIFT, 16
.define     PROC_GP6_PROC_GP6_23_16_MASK,  0xff0000
.define     PROC_GP6_PROC_GP6_31_24_SHIFT, 24
.define     PROC_GP6_PROC_GP6_31_24_MASK,  0xff000000

.define REG_PROC_GP7, 0xf00054
.define     PROC_GP7_PROC_GP7_7_0_SHIFT, 0
.define     PROC_GP7_PROC_GP7_7_0_MASK,  0xff
.define     PROC_GP7_PROC_GP7_15_8_SHIFT, 8
.define     PROC_GP7_PROC_GP7_15_8_MASK,  0xff00
.define     PROC_GP7_PROC_GP7_23_16_SHIFT, 16
.define     PROC_GP7_PROC_GP7_23_16_MASK,  0xff0000
.define     PROC_GP7_PROC_GP7_31_24_SHIFT, 24
.define     PROC_GP7_PROC_GP7_31_24_MASK,  0xff000000


.endif /* !HIF_S */
