
firmware1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a20  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08007ae0  08007ae0  00008ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c80  08007c80  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007c80  08007c80  0000906c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007c80  08007c80  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c80  08007c80  00008c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007c84  08007c84  00008c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007c88  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  2000006c  08007cf4  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  08007cf4  00009328  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f431  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c69  00000000  00000000  000184c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe0  00000000  00000000  0001b130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c0e  00000000  00000000  0001c110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e4c  00000000  00000000  0001cd1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013bb5  00000000  00000000  00033b6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085168  00000000  00000000  0004771f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cc887  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000417c  00000000  00000000  000cc8cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000d0a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007ac8 	.word	0x08007ac8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08007ac8 	.word	0x08007ac8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_cfrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	0008      	movs	r0, r1
 8000238:	4661      	mov	r1, ip
 800023a:	e7ff      	b.n	800023c <__aeabi_cfcmpeq>

0800023c <__aeabi_cfcmpeq>:
 800023c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023e:	f000 fbf1 	bl	8000a24 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	d401      	bmi.n	800024a <__aeabi_cfcmpeq+0xe>
 8000246:	2100      	movs	r1, #0
 8000248:	42c8      	cmn	r0, r1
 800024a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800024c <__aeabi_fcmpeq>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 fb79 	bl	8000944 <__eqsf2>
 8000252:	4240      	negs	r0, r0
 8000254:	3001      	adds	r0, #1
 8000256:	bd10      	pop	{r4, pc}

08000258 <__aeabi_fcmplt>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fbe3 	bl	8000a24 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	db01      	blt.n	8000266 <__aeabi_fcmplt+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_fcmple>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fbd9 	bl	8000a24 <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dd01      	ble.n	800027a <__aeabi_fcmple+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmpgt>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fb87 	bl	8000994 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dc01      	bgt.n	800028e <__aeabi_fcmpgt+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_fcmpge>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 fb7d 	bl	8000994 <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	da01      	bge.n	80002a2 <__aeabi_fcmpge+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			@ (mov r8, r8)

080002a8 <__aeabi_lmul>:
 80002a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002aa:	46ce      	mov	lr, r9
 80002ac:	4699      	mov	r9, r3
 80002ae:	0c03      	lsrs	r3, r0, #16
 80002b0:	469c      	mov	ip, r3
 80002b2:	0413      	lsls	r3, r2, #16
 80002b4:	4647      	mov	r7, r8
 80002b6:	0c1b      	lsrs	r3, r3, #16
 80002b8:	001d      	movs	r5, r3
 80002ba:	000e      	movs	r6, r1
 80002bc:	4661      	mov	r1, ip
 80002be:	0404      	lsls	r4, r0, #16
 80002c0:	0c24      	lsrs	r4, r4, #16
 80002c2:	b580      	push	{r7, lr}
 80002c4:	0007      	movs	r7, r0
 80002c6:	0c10      	lsrs	r0, r2, #16
 80002c8:	434b      	muls	r3, r1
 80002ca:	4365      	muls	r5, r4
 80002cc:	4341      	muls	r1, r0
 80002ce:	4360      	muls	r0, r4
 80002d0:	0c2c      	lsrs	r4, r5, #16
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	1824      	adds	r4, r4, r0
 80002d6:	468c      	mov	ip, r1
 80002d8:	42a3      	cmp	r3, r4
 80002da:	d903      	bls.n	80002e4 <__aeabi_lmul+0x3c>
 80002dc:	2380      	movs	r3, #128	@ 0x80
 80002de:	025b      	lsls	r3, r3, #9
 80002e0:	4698      	mov	r8, r3
 80002e2:	44c4      	add	ip, r8
 80002e4:	4649      	mov	r1, r9
 80002e6:	4379      	muls	r1, r7
 80002e8:	4356      	muls	r6, r2
 80002ea:	0c23      	lsrs	r3, r4, #16
 80002ec:	042d      	lsls	r5, r5, #16
 80002ee:	0c2d      	lsrs	r5, r5, #16
 80002f0:	1989      	adds	r1, r1, r6
 80002f2:	4463      	add	r3, ip
 80002f4:	0424      	lsls	r4, r4, #16
 80002f6:	1960      	adds	r0, r4, r5
 80002f8:	18c9      	adds	r1, r1, r3
 80002fa:	bcc0      	pop	{r6, r7}
 80002fc:	46b9      	mov	r9, r7
 80002fe:	46b0      	mov	r8, r6
 8000300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000302:	46c0      	nop			@ (mov r8, r8)

08000304 <__aeabi_f2uiz>:
 8000304:	219e      	movs	r1, #158	@ 0x9e
 8000306:	b510      	push	{r4, lr}
 8000308:	05c9      	lsls	r1, r1, #23
 800030a:	1c04      	adds	r4, r0, #0
 800030c:	f7ff ffc2 	bl	8000294 <__aeabi_fcmpge>
 8000310:	2800      	cmp	r0, #0
 8000312:	d103      	bne.n	800031c <__aeabi_f2uiz+0x18>
 8000314:	1c20      	adds	r0, r4, #0
 8000316:	f000 ff8b 	bl	8001230 <__aeabi_f2iz>
 800031a:	bd10      	pop	{r4, pc}
 800031c:	219e      	movs	r1, #158	@ 0x9e
 800031e:	1c20      	adds	r0, r4, #0
 8000320:	05c9      	lsls	r1, r1, #23
 8000322:	f000 fd21 	bl	8000d68 <__aeabi_fsub>
 8000326:	f000 ff83 	bl	8001230 <__aeabi_f2iz>
 800032a:	2380      	movs	r3, #128	@ 0x80
 800032c:	061b      	lsls	r3, r3, #24
 800032e:	469c      	mov	ip, r3
 8000330:	4460      	add	r0, ip
 8000332:	e7f2      	b.n	800031a <__aeabi_f2uiz+0x16>

08000334 <__aeabi_fadd>:
 8000334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000336:	024b      	lsls	r3, r1, #9
 8000338:	0a5a      	lsrs	r2, r3, #9
 800033a:	4694      	mov	ip, r2
 800033c:	004a      	lsls	r2, r1, #1
 800033e:	0fc9      	lsrs	r1, r1, #31
 8000340:	46ce      	mov	lr, r9
 8000342:	4647      	mov	r7, r8
 8000344:	4689      	mov	r9, r1
 8000346:	0045      	lsls	r5, r0, #1
 8000348:	0246      	lsls	r6, r0, #9
 800034a:	0e2d      	lsrs	r5, r5, #24
 800034c:	0e12      	lsrs	r2, r2, #24
 800034e:	b580      	push	{r7, lr}
 8000350:	0999      	lsrs	r1, r3, #6
 8000352:	0a77      	lsrs	r7, r6, #9
 8000354:	0fc4      	lsrs	r4, r0, #31
 8000356:	09b6      	lsrs	r6, r6, #6
 8000358:	1aab      	subs	r3, r5, r2
 800035a:	454c      	cmp	r4, r9
 800035c:	d020      	beq.n	80003a0 <__aeabi_fadd+0x6c>
 800035e:	2b00      	cmp	r3, #0
 8000360:	dd0c      	ble.n	800037c <__aeabi_fadd+0x48>
 8000362:	2a00      	cmp	r2, #0
 8000364:	d134      	bne.n	80003d0 <__aeabi_fadd+0x9c>
 8000366:	2900      	cmp	r1, #0
 8000368:	d02a      	beq.n	80003c0 <__aeabi_fadd+0x8c>
 800036a:	1e5a      	subs	r2, r3, #1
 800036c:	2b01      	cmp	r3, #1
 800036e:	d100      	bne.n	8000372 <__aeabi_fadd+0x3e>
 8000370:	e08f      	b.n	8000492 <__aeabi_fadd+0x15e>
 8000372:	2bff      	cmp	r3, #255	@ 0xff
 8000374:	d100      	bne.n	8000378 <__aeabi_fadd+0x44>
 8000376:	e0cd      	b.n	8000514 <__aeabi_fadd+0x1e0>
 8000378:	0013      	movs	r3, r2
 800037a:	e02f      	b.n	80003dc <__aeabi_fadd+0xa8>
 800037c:	2b00      	cmp	r3, #0
 800037e:	d060      	beq.n	8000442 <__aeabi_fadd+0x10e>
 8000380:	1b53      	subs	r3, r2, r5
 8000382:	2d00      	cmp	r5, #0
 8000384:	d000      	beq.n	8000388 <__aeabi_fadd+0x54>
 8000386:	e0ee      	b.n	8000566 <__aeabi_fadd+0x232>
 8000388:	2e00      	cmp	r6, #0
 800038a:	d100      	bne.n	800038e <__aeabi_fadd+0x5a>
 800038c:	e13e      	b.n	800060c <__aeabi_fadd+0x2d8>
 800038e:	1e5c      	subs	r4, r3, #1
 8000390:	2b01      	cmp	r3, #1
 8000392:	d100      	bne.n	8000396 <__aeabi_fadd+0x62>
 8000394:	e16b      	b.n	800066e <__aeabi_fadd+0x33a>
 8000396:	2bff      	cmp	r3, #255	@ 0xff
 8000398:	d100      	bne.n	800039c <__aeabi_fadd+0x68>
 800039a:	e0b9      	b.n	8000510 <__aeabi_fadd+0x1dc>
 800039c:	0023      	movs	r3, r4
 800039e:	e0e7      	b.n	8000570 <__aeabi_fadd+0x23c>
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	dc00      	bgt.n	80003a6 <__aeabi_fadd+0x72>
 80003a4:	e0a4      	b.n	80004f0 <__aeabi_fadd+0x1bc>
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d069      	beq.n	800047e <__aeabi_fadd+0x14a>
 80003aa:	2dff      	cmp	r5, #255	@ 0xff
 80003ac:	d100      	bne.n	80003b0 <__aeabi_fadd+0x7c>
 80003ae:	e0b1      	b.n	8000514 <__aeabi_fadd+0x1e0>
 80003b0:	2280      	movs	r2, #128	@ 0x80
 80003b2:	04d2      	lsls	r2, r2, #19
 80003b4:	4311      	orrs	r1, r2
 80003b6:	2b1b      	cmp	r3, #27
 80003b8:	dc00      	bgt.n	80003bc <__aeabi_fadd+0x88>
 80003ba:	e0e9      	b.n	8000590 <__aeabi_fadd+0x25c>
 80003bc:	002b      	movs	r3, r5
 80003be:	3605      	adds	r6, #5
 80003c0:	08f7      	lsrs	r7, r6, #3
 80003c2:	2bff      	cmp	r3, #255	@ 0xff
 80003c4:	d100      	bne.n	80003c8 <__aeabi_fadd+0x94>
 80003c6:	e0a5      	b.n	8000514 <__aeabi_fadd+0x1e0>
 80003c8:	027a      	lsls	r2, r7, #9
 80003ca:	0a52      	lsrs	r2, r2, #9
 80003cc:	b2d8      	uxtb	r0, r3
 80003ce:	e030      	b.n	8000432 <__aeabi_fadd+0xfe>
 80003d0:	2dff      	cmp	r5, #255	@ 0xff
 80003d2:	d100      	bne.n	80003d6 <__aeabi_fadd+0xa2>
 80003d4:	e09e      	b.n	8000514 <__aeabi_fadd+0x1e0>
 80003d6:	2280      	movs	r2, #128	@ 0x80
 80003d8:	04d2      	lsls	r2, r2, #19
 80003da:	4311      	orrs	r1, r2
 80003dc:	2001      	movs	r0, #1
 80003de:	2b1b      	cmp	r3, #27
 80003e0:	dc08      	bgt.n	80003f4 <__aeabi_fadd+0xc0>
 80003e2:	0008      	movs	r0, r1
 80003e4:	2220      	movs	r2, #32
 80003e6:	40d8      	lsrs	r0, r3
 80003e8:	1ad3      	subs	r3, r2, r3
 80003ea:	4099      	lsls	r1, r3
 80003ec:	000b      	movs	r3, r1
 80003ee:	1e5a      	subs	r2, r3, #1
 80003f0:	4193      	sbcs	r3, r2
 80003f2:	4318      	orrs	r0, r3
 80003f4:	1a36      	subs	r6, r6, r0
 80003f6:	0173      	lsls	r3, r6, #5
 80003f8:	d400      	bmi.n	80003fc <__aeabi_fadd+0xc8>
 80003fa:	e071      	b.n	80004e0 <__aeabi_fadd+0x1ac>
 80003fc:	01b6      	lsls	r6, r6, #6
 80003fe:	09b7      	lsrs	r7, r6, #6
 8000400:	0038      	movs	r0, r7
 8000402:	f000 ffcb 	bl	800139c <__clzsi2>
 8000406:	003b      	movs	r3, r7
 8000408:	3805      	subs	r0, #5
 800040a:	4083      	lsls	r3, r0
 800040c:	4285      	cmp	r5, r0
 800040e:	dd4d      	ble.n	80004ac <__aeabi_fadd+0x178>
 8000410:	4eb4      	ldr	r6, [pc, #720]	@ (80006e4 <__aeabi_fadd+0x3b0>)
 8000412:	1a2d      	subs	r5, r5, r0
 8000414:	401e      	ands	r6, r3
 8000416:	075a      	lsls	r2, r3, #29
 8000418:	d068      	beq.n	80004ec <__aeabi_fadd+0x1b8>
 800041a:	220f      	movs	r2, #15
 800041c:	4013      	ands	r3, r2
 800041e:	2b04      	cmp	r3, #4
 8000420:	d064      	beq.n	80004ec <__aeabi_fadd+0x1b8>
 8000422:	3604      	adds	r6, #4
 8000424:	0173      	lsls	r3, r6, #5
 8000426:	d561      	bpl.n	80004ec <__aeabi_fadd+0x1b8>
 8000428:	1c68      	adds	r0, r5, #1
 800042a:	2dfe      	cmp	r5, #254	@ 0xfe
 800042c:	d154      	bne.n	80004d8 <__aeabi_fadd+0x1a4>
 800042e:	20ff      	movs	r0, #255	@ 0xff
 8000430:	2200      	movs	r2, #0
 8000432:	05c0      	lsls	r0, r0, #23
 8000434:	4310      	orrs	r0, r2
 8000436:	07e4      	lsls	r4, r4, #31
 8000438:	4320      	orrs	r0, r4
 800043a:	bcc0      	pop	{r6, r7}
 800043c:	46b9      	mov	r9, r7
 800043e:	46b0      	mov	r8, r6
 8000440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000442:	22fe      	movs	r2, #254	@ 0xfe
 8000444:	4690      	mov	r8, r2
 8000446:	1c68      	adds	r0, r5, #1
 8000448:	0002      	movs	r2, r0
 800044a:	4640      	mov	r0, r8
 800044c:	4210      	tst	r0, r2
 800044e:	d16b      	bne.n	8000528 <__aeabi_fadd+0x1f4>
 8000450:	2d00      	cmp	r5, #0
 8000452:	d000      	beq.n	8000456 <__aeabi_fadd+0x122>
 8000454:	e0dd      	b.n	8000612 <__aeabi_fadd+0x2de>
 8000456:	2e00      	cmp	r6, #0
 8000458:	d100      	bne.n	800045c <__aeabi_fadd+0x128>
 800045a:	e102      	b.n	8000662 <__aeabi_fadd+0x32e>
 800045c:	2900      	cmp	r1, #0
 800045e:	d0b3      	beq.n	80003c8 <__aeabi_fadd+0x94>
 8000460:	2280      	movs	r2, #128	@ 0x80
 8000462:	1a77      	subs	r7, r6, r1
 8000464:	04d2      	lsls	r2, r2, #19
 8000466:	4217      	tst	r7, r2
 8000468:	d100      	bne.n	800046c <__aeabi_fadd+0x138>
 800046a:	e136      	b.n	80006da <__aeabi_fadd+0x3a6>
 800046c:	464c      	mov	r4, r9
 800046e:	1b8e      	subs	r6, r1, r6
 8000470:	d061      	beq.n	8000536 <__aeabi_fadd+0x202>
 8000472:	2001      	movs	r0, #1
 8000474:	4216      	tst	r6, r2
 8000476:	d130      	bne.n	80004da <__aeabi_fadd+0x1a6>
 8000478:	2300      	movs	r3, #0
 800047a:	08f7      	lsrs	r7, r6, #3
 800047c:	e7a4      	b.n	80003c8 <__aeabi_fadd+0x94>
 800047e:	2900      	cmp	r1, #0
 8000480:	d09e      	beq.n	80003c0 <__aeabi_fadd+0x8c>
 8000482:	1e5a      	subs	r2, r3, #1
 8000484:	2b01      	cmp	r3, #1
 8000486:	d100      	bne.n	800048a <__aeabi_fadd+0x156>
 8000488:	e0ca      	b.n	8000620 <__aeabi_fadd+0x2ec>
 800048a:	2bff      	cmp	r3, #255	@ 0xff
 800048c:	d042      	beq.n	8000514 <__aeabi_fadd+0x1e0>
 800048e:	0013      	movs	r3, r2
 8000490:	e791      	b.n	80003b6 <__aeabi_fadd+0x82>
 8000492:	1a71      	subs	r1, r6, r1
 8000494:	014b      	lsls	r3, r1, #5
 8000496:	d400      	bmi.n	800049a <__aeabi_fadd+0x166>
 8000498:	e0d1      	b.n	800063e <__aeabi_fadd+0x30a>
 800049a:	018f      	lsls	r7, r1, #6
 800049c:	09bf      	lsrs	r7, r7, #6
 800049e:	0038      	movs	r0, r7
 80004a0:	f000 ff7c 	bl	800139c <__clzsi2>
 80004a4:	003b      	movs	r3, r7
 80004a6:	3805      	subs	r0, #5
 80004a8:	4083      	lsls	r3, r0
 80004aa:	2501      	movs	r5, #1
 80004ac:	2220      	movs	r2, #32
 80004ae:	1b40      	subs	r0, r0, r5
 80004b0:	3001      	adds	r0, #1
 80004b2:	1a12      	subs	r2, r2, r0
 80004b4:	001e      	movs	r6, r3
 80004b6:	4093      	lsls	r3, r2
 80004b8:	40c6      	lsrs	r6, r0
 80004ba:	1e5a      	subs	r2, r3, #1
 80004bc:	4193      	sbcs	r3, r2
 80004be:	431e      	orrs	r6, r3
 80004c0:	d039      	beq.n	8000536 <__aeabi_fadd+0x202>
 80004c2:	0773      	lsls	r3, r6, #29
 80004c4:	d100      	bne.n	80004c8 <__aeabi_fadd+0x194>
 80004c6:	e11b      	b.n	8000700 <__aeabi_fadd+0x3cc>
 80004c8:	230f      	movs	r3, #15
 80004ca:	2500      	movs	r5, #0
 80004cc:	4033      	ands	r3, r6
 80004ce:	2b04      	cmp	r3, #4
 80004d0:	d1a7      	bne.n	8000422 <__aeabi_fadd+0xee>
 80004d2:	2001      	movs	r0, #1
 80004d4:	0172      	lsls	r2, r6, #5
 80004d6:	d57c      	bpl.n	80005d2 <__aeabi_fadd+0x29e>
 80004d8:	b2c0      	uxtb	r0, r0
 80004da:	01b2      	lsls	r2, r6, #6
 80004dc:	0a52      	lsrs	r2, r2, #9
 80004de:	e7a8      	b.n	8000432 <__aeabi_fadd+0xfe>
 80004e0:	0773      	lsls	r3, r6, #29
 80004e2:	d003      	beq.n	80004ec <__aeabi_fadd+0x1b8>
 80004e4:	230f      	movs	r3, #15
 80004e6:	4033      	ands	r3, r6
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d19a      	bne.n	8000422 <__aeabi_fadd+0xee>
 80004ec:	002b      	movs	r3, r5
 80004ee:	e767      	b.n	80003c0 <__aeabi_fadd+0x8c>
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d023      	beq.n	800053c <__aeabi_fadd+0x208>
 80004f4:	1b53      	subs	r3, r2, r5
 80004f6:	2d00      	cmp	r5, #0
 80004f8:	d17b      	bne.n	80005f2 <__aeabi_fadd+0x2be>
 80004fa:	2e00      	cmp	r6, #0
 80004fc:	d100      	bne.n	8000500 <__aeabi_fadd+0x1cc>
 80004fe:	e086      	b.n	800060e <__aeabi_fadd+0x2da>
 8000500:	1e5d      	subs	r5, r3, #1
 8000502:	2b01      	cmp	r3, #1
 8000504:	d100      	bne.n	8000508 <__aeabi_fadd+0x1d4>
 8000506:	e08b      	b.n	8000620 <__aeabi_fadd+0x2ec>
 8000508:	2bff      	cmp	r3, #255	@ 0xff
 800050a:	d002      	beq.n	8000512 <__aeabi_fadd+0x1de>
 800050c:	002b      	movs	r3, r5
 800050e:	e075      	b.n	80005fc <__aeabi_fadd+0x2c8>
 8000510:	464c      	mov	r4, r9
 8000512:	4667      	mov	r7, ip
 8000514:	2f00      	cmp	r7, #0
 8000516:	d100      	bne.n	800051a <__aeabi_fadd+0x1e6>
 8000518:	e789      	b.n	800042e <__aeabi_fadd+0xfa>
 800051a:	2280      	movs	r2, #128	@ 0x80
 800051c:	03d2      	lsls	r2, r2, #15
 800051e:	433a      	orrs	r2, r7
 8000520:	0252      	lsls	r2, r2, #9
 8000522:	20ff      	movs	r0, #255	@ 0xff
 8000524:	0a52      	lsrs	r2, r2, #9
 8000526:	e784      	b.n	8000432 <__aeabi_fadd+0xfe>
 8000528:	1a77      	subs	r7, r6, r1
 800052a:	017b      	lsls	r3, r7, #5
 800052c:	d46b      	bmi.n	8000606 <__aeabi_fadd+0x2d2>
 800052e:	2f00      	cmp	r7, #0
 8000530:	d000      	beq.n	8000534 <__aeabi_fadd+0x200>
 8000532:	e765      	b.n	8000400 <__aeabi_fadd+0xcc>
 8000534:	2400      	movs	r4, #0
 8000536:	2000      	movs	r0, #0
 8000538:	2200      	movs	r2, #0
 800053a:	e77a      	b.n	8000432 <__aeabi_fadd+0xfe>
 800053c:	22fe      	movs	r2, #254	@ 0xfe
 800053e:	1c6b      	adds	r3, r5, #1
 8000540:	421a      	tst	r2, r3
 8000542:	d149      	bne.n	80005d8 <__aeabi_fadd+0x2a4>
 8000544:	2d00      	cmp	r5, #0
 8000546:	d000      	beq.n	800054a <__aeabi_fadd+0x216>
 8000548:	e09f      	b.n	800068a <__aeabi_fadd+0x356>
 800054a:	2e00      	cmp	r6, #0
 800054c:	d100      	bne.n	8000550 <__aeabi_fadd+0x21c>
 800054e:	e0ba      	b.n	80006c6 <__aeabi_fadd+0x392>
 8000550:	2900      	cmp	r1, #0
 8000552:	d100      	bne.n	8000556 <__aeabi_fadd+0x222>
 8000554:	e0cf      	b.n	80006f6 <__aeabi_fadd+0x3c2>
 8000556:	1872      	adds	r2, r6, r1
 8000558:	0153      	lsls	r3, r2, #5
 800055a:	d400      	bmi.n	800055e <__aeabi_fadd+0x22a>
 800055c:	e0cd      	b.n	80006fa <__aeabi_fadd+0x3c6>
 800055e:	0192      	lsls	r2, r2, #6
 8000560:	2001      	movs	r0, #1
 8000562:	0a52      	lsrs	r2, r2, #9
 8000564:	e765      	b.n	8000432 <__aeabi_fadd+0xfe>
 8000566:	2aff      	cmp	r2, #255	@ 0xff
 8000568:	d0d2      	beq.n	8000510 <__aeabi_fadd+0x1dc>
 800056a:	2080      	movs	r0, #128	@ 0x80
 800056c:	04c0      	lsls	r0, r0, #19
 800056e:	4306      	orrs	r6, r0
 8000570:	2001      	movs	r0, #1
 8000572:	2b1b      	cmp	r3, #27
 8000574:	dc08      	bgt.n	8000588 <__aeabi_fadd+0x254>
 8000576:	0030      	movs	r0, r6
 8000578:	2420      	movs	r4, #32
 800057a:	40d8      	lsrs	r0, r3
 800057c:	1ae3      	subs	r3, r4, r3
 800057e:	409e      	lsls	r6, r3
 8000580:	0033      	movs	r3, r6
 8000582:	1e5c      	subs	r4, r3, #1
 8000584:	41a3      	sbcs	r3, r4
 8000586:	4318      	orrs	r0, r3
 8000588:	464c      	mov	r4, r9
 800058a:	0015      	movs	r5, r2
 800058c:	1a0e      	subs	r6, r1, r0
 800058e:	e732      	b.n	80003f6 <__aeabi_fadd+0xc2>
 8000590:	0008      	movs	r0, r1
 8000592:	2220      	movs	r2, #32
 8000594:	40d8      	lsrs	r0, r3
 8000596:	1ad3      	subs	r3, r2, r3
 8000598:	4099      	lsls	r1, r3
 800059a:	000b      	movs	r3, r1
 800059c:	1e5a      	subs	r2, r3, #1
 800059e:	4193      	sbcs	r3, r2
 80005a0:	4303      	orrs	r3, r0
 80005a2:	18f6      	adds	r6, r6, r3
 80005a4:	0173      	lsls	r3, r6, #5
 80005a6:	d59b      	bpl.n	80004e0 <__aeabi_fadd+0x1ac>
 80005a8:	3501      	adds	r5, #1
 80005aa:	2dff      	cmp	r5, #255	@ 0xff
 80005ac:	d100      	bne.n	80005b0 <__aeabi_fadd+0x27c>
 80005ae:	e73e      	b.n	800042e <__aeabi_fadd+0xfa>
 80005b0:	2301      	movs	r3, #1
 80005b2:	494d      	ldr	r1, [pc, #308]	@ (80006e8 <__aeabi_fadd+0x3b4>)
 80005b4:	0872      	lsrs	r2, r6, #1
 80005b6:	4033      	ands	r3, r6
 80005b8:	400a      	ands	r2, r1
 80005ba:	431a      	orrs	r2, r3
 80005bc:	0016      	movs	r6, r2
 80005be:	0753      	lsls	r3, r2, #29
 80005c0:	d004      	beq.n	80005cc <__aeabi_fadd+0x298>
 80005c2:	230f      	movs	r3, #15
 80005c4:	4013      	ands	r3, r2
 80005c6:	2b04      	cmp	r3, #4
 80005c8:	d000      	beq.n	80005cc <__aeabi_fadd+0x298>
 80005ca:	e72a      	b.n	8000422 <__aeabi_fadd+0xee>
 80005cc:	0173      	lsls	r3, r6, #5
 80005ce:	d500      	bpl.n	80005d2 <__aeabi_fadd+0x29e>
 80005d0:	e72a      	b.n	8000428 <__aeabi_fadd+0xf4>
 80005d2:	002b      	movs	r3, r5
 80005d4:	08f7      	lsrs	r7, r6, #3
 80005d6:	e6f7      	b.n	80003c8 <__aeabi_fadd+0x94>
 80005d8:	2bff      	cmp	r3, #255	@ 0xff
 80005da:	d100      	bne.n	80005de <__aeabi_fadd+0x2aa>
 80005dc:	e727      	b.n	800042e <__aeabi_fadd+0xfa>
 80005de:	1871      	adds	r1, r6, r1
 80005e0:	0849      	lsrs	r1, r1, #1
 80005e2:	074a      	lsls	r2, r1, #29
 80005e4:	d02f      	beq.n	8000646 <__aeabi_fadd+0x312>
 80005e6:	220f      	movs	r2, #15
 80005e8:	400a      	ands	r2, r1
 80005ea:	2a04      	cmp	r2, #4
 80005ec:	d02b      	beq.n	8000646 <__aeabi_fadd+0x312>
 80005ee:	1d0e      	adds	r6, r1, #4
 80005f0:	e6e6      	b.n	80003c0 <__aeabi_fadd+0x8c>
 80005f2:	2aff      	cmp	r2, #255	@ 0xff
 80005f4:	d08d      	beq.n	8000512 <__aeabi_fadd+0x1de>
 80005f6:	2080      	movs	r0, #128	@ 0x80
 80005f8:	04c0      	lsls	r0, r0, #19
 80005fa:	4306      	orrs	r6, r0
 80005fc:	2b1b      	cmp	r3, #27
 80005fe:	dd24      	ble.n	800064a <__aeabi_fadd+0x316>
 8000600:	0013      	movs	r3, r2
 8000602:	1d4e      	adds	r6, r1, #5
 8000604:	e6dc      	b.n	80003c0 <__aeabi_fadd+0x8c>
 8000606:	464c      	mov	r4, r9
 8000608:	1b8f      	subs	r7, r1, r6
 800060a:	e6f9      	b.n	8000400 <__aeabi_fadd+0xcc>
 800060c:	464c      	mov	r4, r9
 800060e:	000e      	movs	r6, r1
 8000610:	e6d6      	b.n	80003c0 <__aeabi_fadd+0x8c>
 8000612:	2e00      	cmp	r6, #0
 8000614:	d149      	bne.n	80006aa <__aeabi_fadd+0x376>
 8000616:	2900      	cmp	r1, #0
 8000618:	d068      	beq.n	80006ec <__aeabi_fadd+0x3b8>
 800061a:	4667      	mov	r7, ip
 800061c:	464c      	mov	r4, r9
 800061e:	e77c      	b.n	800051a <__aeabi_fadd+0x1e6>
 8000620:	1870      	adds	r0, r6, r1
 8000622:	0143      	lsls	r3, r0, #5
 8000624:	d574      	bpl.n	8000710 <__aeabi_fadd+0x3dc>
 8000626:	4930      	ldr	r1, [pc, #192]	@ (80006e8 <__aeabi_fadd+0x3b4>)
 8000628:	0840      	lsrs	r0, r0, #1
 800062a:	4001      	ands	r1, r0
 800062c:	0743      	lsls	r3, r0, #29
 800062e:	d009      	beq.n	8000644 <__aeabi_fadd+0x310>
 8000630:	230f      	movs	r3, #15
 8000632:	4003      	ands	r3, r0
 8000634:	2b04      	cmp	r3, #4
 8000636:	d005      	beq.n	8000644 <__aeabi_fadd+0x310>
 8000638:	2302      	movs	r3, #2
 800063a:	1d0e      	adds	r6, r1, #4
 800063c:	e6c0      	b.n	80003c0 <__aeabi_fadd+0x8c>
 800063e:	2301      	movs	r3, #1
 8000640:	08cf      	lsrs	r7, r1, #3
 8000642:	e6c1      	b.n	80003c8 <__aeabi_fadd+0x94>
 8000644:	2302      	movs	r3, #2
 8000646:	08cf      	lsrs	r7, r1, #3
 8000648:	e6be      	b.n	80003c8 <__aeabi_fadd+0x94>
 800064a:	2520      	movs	r5, #32
 800064c:	0030      	movs	r0, r6
 800064e:	40d8      	lsrs	r0, r3
 8000650:	1aeb      	subs	r3, r5, r3
 8000652:	409e      	lsls	r6, r3
 8000654:	0033      	movs	r3, r6
 8000656:	1e5d      	subs	r5, r3, #1
 8000658:	41ab      	sbcs	r3, r5
 800065a:	4303      	orrs	r3, r0
 800065c:	0015      	movs	r5, r2
 800065e:	185e      	adds	r6, r3, r1
 8000660:	e7a0      	b.n	80005a4 <__aeabi_fadd+0x270>
 8000662:	2900      	cmp	r1, #0
 8000664:	d100      	bne.n	8000668 <__aeabi_fadd+0x334>
 8000666:	e765      	b.n	8000534 <__aeabi_fadd+0x200>
 8000668:	464c      	mov	r4, r9
 800066a:	4667      	mov	r7, ip
 800066c:	e6ac      	b.n	80003c8 <__aeabi_fadd+0x94>
 800066e:	1b8f      	subs	r7, r1, r6
 8000670:	017b      	lsls	r3, r7, #5
 8000672:	d52e      	bpl.n	80006d2 <__aeabi_fadd+0x39e>
 8000674:	01bf      	lsls	r7, r7, #6
 8000676:	09bf      	lsrs	r7, r7, #6
 8000678:	0038      	movs	r0, r7
 800067a:	f000 fe8f 	bl	800139c <__clzsi2>
 800067e:	003b      	movs	r3, r7
 8000680:	3805      	subs	r0, #5
 8000682:	4083      	lsls	r3, r0
 8000684:	464c      	mov	r4, r9
 8000686:	3501      	adds	r5, #1
 8000688:	e710      	b.n	80004ac <__aeabi_fadd+0x178>
 800068a:	2e00      	cmp	r6, #0
 800068c:	d100      	bne.n	8000690 <__aeabi_fadd+0x35c>
 800068e:	e740      	b.n	8000512 <__aeabi_fadd+0x1de>
 8000690:	2900      	cmp	r1, #0
 8000692:	d100      	bne.n	8000696 <__aeabi_fadd+0x362>
 8000694:	e741      	b.n	800051a <__aeabi_fadd+0x1e6>
 8000696:	2380      	movs	r3, #128	@ 0x80
 8000698:	03db      	lsls	r3, r3, #15
 800069a:	429f      	cmp	r7, r3
 800069c:	d200      	bcs.n	80006a0 <__aeabi_fadd+0x36c>
 800069e:	e73c      	b.n	800051a <__aeabi_fadd+0x1e6>
 80006a0:	459c      	cmp	ip, r3
 80006a2:	d300      	bcc.n	80006a6 <__aeabi_fadd+0x372>
 80006a4:	e739      	b.n	800051a <__aeabi_fadd+0x1e6>
 80006a6:	4667      	mov	r7, ip
 80006a8:	e737      	b.n	800051a <__aeabi_fadd+0x1e6>
 80006aa:	2900      	cmp	r1, #0
 80006ac:	d100      	bne.n	80006b0 <__aeabi_fadd+0x37c>
 80006ae:	e734      	b.n	800051a <__aeabi_fadd+0x1e6>
 80006b0:	2380      	movs	r3, #128	@ 0x80
 80006b2:	03db      	lsls	r3, r3, #15
 80006b4:	429f      	cmp	r7, r3
 80006b6:	d200      	bcs.n	80006ba <__aeabi_fadd+0x386>
 80006b8:	e72f      	b.n	800051a <__aeabi_fadd+0x1e6>
 80006ba:	459c      	cmp	ip, r3
 80006bc:	d300      	bcc.n	80006c0 <__aeabi_fadd+0x38c>
 80006be:	e72c      	b.n	800051a <__aeabi_fadd+0x1e6>
 80006c0:	464c      	mov	r4, r9
 80006c2:	4667      	mov	r7, ip
 80006c4:	e729      	b.n	800051a <__aeabi_fadd+0x1e6>
 80006c6:	2900      	cmp	r1, #0
 80006c8:	d100      	bne.n	80006cc <__aeabi_fadd+0x398>
 80006ca:	e734      	b.n	8000536 <__aeabi_fadd+0x202>
 80006cc:	2300      	movs	r3, #0
 80006ce:	08cf      	lsrs	r7, r1, #3
 80006d0:	e67a      	b.n	80003c8 <__aeabi_fadd+0x94>
 80006d2:	464c      	mov	r4, r9
 80006d4:	2301      	movs	r3, #1
 80006d6:	08ff      	lsrs	r7, r7, #3
 80006d8:	e676      	b.n	80003c8 <__aeabi_fadd+0x94>
 80006da:	2f00      	cmp	r7, #0
 80006dc:	d100      	bne.n	80006e0 <__aeabi_fadd+0x3ac>
 80006de:	e729      	b.n	8000534 <__aeabi_fadd+0x200>
 80006e0:	08ff      	lsrs	r7, r7, #3
 80006e2:	e671      	b.n	80003c8 <__aeabi_fadd+0x94>
 80006e4:	fbffffff 	.word	0xfbffffff
 80006e8:	7dffffff 	.word	0x7dffffff
 80006ec:	2280      	movs	r2, #128	@ 0x80
 80006ee:	2400      	movs	r4, #0
 80006f0:	20ff      	movs	r0, #255	@ 0xff
 80006f2:	03d2      	lsls	r2, r2, #15
 80006f4:	e69d      	b.n	8000432 <__aeabi_fadd+0xfe>
 80006f6:	2300      	movs	r3, #0
 80006f8:	e666      	b.n	80003c8 <__aeabi_fadd+0x94>
 80006fa:	2300      	movs	r3, #0
 80006fc:	08d7      	lsrs	r7, r2, #3
 80006fe:	e663      	b.n	80003c8 <__aeabi_fadd+0x94>
 8000700:	2001      	movs	r0, #1
 8000702:	0172      	lsls	r2, r6, #5
 8000704:	d500      	bpl.n	8000708 <__aeabi_fadd+0x3d4>
 8000706:	e6e7      	b.n	80004d8 <__aeabi_fadd+0x1a4>
 8000708:	0031      	movs	r1, r6
 800070a:	2300      	movs	r3, #0
 800070c:	08cf      	lsrs	r7, r1, #3
 800070e:	e65b      	b.n	80003c8 <__aeabi_fadd+0x94>
 8000710:	2301      	movs	r3, #1
 8000712:	08c7      	lsrs	r7, r0, #3
 8000714:	e658      	b.n	80003c8 <__aeabi_fadd+0x94>
 8000716:	46c0      	nop			@ (mov r8, r8)

08000718 <__aeabi_fdiv>:
 8000718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800071a:	4646      	mov	r6, r8
 800071c:	464f      	mov	r7, r9
 800071e:	46d6      	mov	lr, sl
 8000720:	0245      	lsls	r5, r0, #9
 8000722:	b5c0      	push	{r6, r7, lr}
 8000724:	0fc3      	lsrs	r3, r0, #31
 8000726:	0047      	lsls	r7, r0, #1
 8000728:	4698      	mov	r8, r3
 800072a:	1c0e      	adds	r6, r1, #0
 800072c:	0a6d      	lsrs	r5, r5, #9
 800072e:	0e3f      	lsrs	r7, r7, #24
 8000730:	d05b      	beq.n	80007ea <__aeabi_fdiv+0xd2>
 8000732:	2fff      	cmp	r7, #255	@ 0xff
 8000734:	d021      	beq.n	800077a <__aeabi_fdiv+0x62>
 8000736:	2380      	movs	r3, #128	@ 0x80
 8000738:	00ed      	lsls	r5, r5, #3
 800073a:	04db      	lsls	r3, r3, #19
 800073c:	431d      	orrs	r5, r3
 800073e:	2300      	movs	r3, #0
 8000740:	4699      	mov	r9, r3
 8000742:	469a      	mov	sl, r3
 8000744:	3f7f      	subs	r7, #127	@ 0x7f
 8000746:	0274      	lsls	r4, r6, #9
 8000748:	0073      	lsls	r3, r6, #1
 800074a:	0a64      	lsrs	r4, r4, #9
 800074c:	0e1b      	lsrs	r3, r3, #24
 800074e:	0ff6      	lsrs	r6, r6, #31
 8000750:	2b00      	cmp	r3, #0
 8000752:	d020      	beq.n	8000796 <__aeabi_fdiv+0x7e>
 8000754:	2bff      	cmp	r3, #255	@ 0xff
 8000756:	d043      	beq.n	80007e0 <__aeabi_fdiv+0xc8>
 8000758:	2280      	movs	r2, #128	@ 0x80
 800075a:	2000      	movs	r0, #0
 800075c:	00e4      	lsls	r4, r4, #3
 800075e:	04d2      	lsls	r2, r2, #19
 8000760:	4314      	orrs	r4, r2
 8000762:	3b7f      	subs	r3, #127	@ 0x7f
 8000764:	4642      	mov	r2, r8
 8000766:	1aff      	subs	r7, r7, r3
 8000768:	464b      	mov	r3, r9
 800076a:	4072      	eors	r2, r6
 800076c:	2b0f      	cmp	r3, #15
 800076e:	d900      	bls.n	8000772 <__aeabi_fdiv+0x5a>
 8000770:	e09d      	b.n	80008ae <__aeabi_fdiv+0x196>
 8000772:	4971      	ldr	r1, [pc, #452]	@ (8000938 <__aeabi_fdiv+0x220>)
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	58cb      	ldr	r3, [r1, r3]
 8000778:	469f      	mov	pc, r3
 800077a:	2d00      	cmp	r5, #0
 800077c:	d15a      	bne.n	8000834 <__aeabi_fdiv+0x11c>
 800077e:	2308      	movs	r3, #8
 8000780:	4699      	mov	r9, r3
 8000782:	3b06      	subs	r3, #6
 8000784:	0274      	lsls	r4, r6, #9
 8000786:	469a      	mov	sl, r3
 8000788:	0073      	lsls	r3, r6, #1
 800078a:	27ff      	movs	r7, #255	@ 0xff
 800078c:	0a64      	lsrs	r4, r4, #9
 800078e:	0e1b      	lsrs	r3, r3, #24
 8000790:	0ff6      	lsrs	r6, r6, #31
 8000792:	2b00      	cmp	r3, #0
 8000794:	d1de      	bne.n	8000754 <__aeabi_fdiv+0x3c>
 8000796:	2c00      	cmp	r4, #0
 8000798:	d13b      	bne.n	8000812 <__aeabi_fdiv+0xfa>
 800079a:	2301      	movs	r3, #1
 800079c:	4642      	mov	r2, r8
 800079e:	4649      	mov	r1, r9
 80007a0:	4072      	eors	r2, r6
 80007a2:	4319      	orrs	r1, r3
 80007a4:	290e      	cmp	r1, #14
 80007a6:	d818      	bhi.n	80007da <__aeabi_fdiv+0xc2>
 80007a8:	4864      	ldr	r0, [pc, #400]	@ (800093c <__aeabi_fdiv+0x224>)
 80007aa:	0089      	lsls	r1, r1, #2
 80007ac:	5841      	ldr	r1, [r0, r1]
 80007ae:	468f      	mov	pc, r1
 80007b0:	4653      	mov	r3, sl
 80007b2:	2b02      	cmp	r3, #2
 80007b4:	d100      	bne.n	80007b8 <__aeabi_fdiv+0xa0>
 80007b6:	e0b8      	b.n	800092a <__aeabi_fdiv+0x212>
 80007b8:	2b03      	cmp	r3, #3
 80007ba:	d06e      	beq.n	800089a <__aeabi_fdiv+0x182>
 80007bc:	4642      	mov	r2, r8
 80007be:	002c      	movs	r4, r5
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d140      	bne.n	8000846 <__aeabi_fdiv+0x12e>
 80007c4:	2000      	movs	r0, #0
 80007c6:	2400      	movs	r4, #0
 80007c8:	05c0      	lsls	r0, r0, #23
 80007ca:	4320      	orrs	r0, r4
 80007cc:	07d2      	lsls	r2, r2, #31
 80007ce:	4310      	orrs	r0, r2
 80007d0:	bce0      	pop	{r5, r6, r7}
 80007d2:	46ba      	mov	sl, r7
 80007d4:	46b1      	mov	r9, r6
 80007d6:	46a8      	mov	r8, r5
 80007d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007da:	20ff      	movs	r0, #255	@ 0xff
 80007dc:	2400      	movs	r4, #0
 80007de:	e7f3      	b.n	80007c8 <__aeabi_fdiv+0xb0>
 80007e0:	2c00      	cmp	r4, #0
 80007e2:	d120      	bne.n	8000826 <__aeabi_fdiv+0x10e>
 80007e4:	2302      	movs	r3, #2
 80007e6:	3fff      	subs	r7, #255	@ 0xff
 80007e8:	e7d8      	b.n	800079c <__aeabi_fdiv+0x84>
 80007ea:	2d00      	cmp	r5, #0
 80007ec:	d105      	bne.n	80007fa <__aeabi_fdiv+0xe2>
 80007ee:	2304      	movs	r3, #4
 80007f0:	4699      	mov	r9, r3
 80007f2:	3b03      	subs	r3, #3
 80007f4:	2700      	movs	r7, #0
 80007f6:	469a      	mov	sl, r3
 80007f8:	e7a5      	b.n	8000746 <__aeabi_fdiv+0x2e>
 80007fa:	0028      	movs	r0, r5
 80007fc:	f000 fdce 	bl	800139c <__clzsi2>
 8000800:	2776      	movs	r7, #118	@ 0x76
 8000802:	1f43      	subs	r3, r0, #5
 8000804:	409d      	lsls	r5, r3
 8000806:	2300      	movs	r3, #0
 8000808:	427f      	negs	r7, r7
 800080a:	4699      	mov	r9, r3
 800080c:	469a      	mov	sl, r3
 800080e:	1a3f      	subs	r7, r7, r0
 8000810:	e799      	b.n	8000746 <__aeabi_fdiv+0x2e>
 8000812:	0020      	movs	r0, r4
 8000814:	f000 fdc2 	bl	800139c <__clzsi2>
 8000818:	1f43      	subs	r3, r0, #5
 800081a:	409c      	lsls	r4, r3
 800081c:	2376      	movs	r3, #118	@ 0x76
 800081e:	425b      	negs	r3, r3
 8000820:	1a1b      	subs	r3, r3, r0
 8000822:	2000      	movs	r0, #0
 8000824:	e79e      	b.n	8000764 <__aeabi_fdiv+0x4c>
 8000826:	2303      	movs	r3, #3
 8000828:	464a      	mov	r2, r9
 800082a:	431a      	orrs	r2, r3
 800082c:	4691      	mov	r9, r2
 800082e:	2003      	movs	r0, #3
 8000830:	33fc      	adds	r3, #252	@ 0xfc
 8000832:	e797      	b.n	8000764 <__aeabi_fdiv+0x4c>
 8000834:	230c      	movs	r3, #12
 8000836:	4699      	mov	r9, r3
 8000838:	3b09      	subs	r3, #9
 800083a:	27ff      	movs	r7, #255	@ 0xff
 800083c:	469a      	mov	sl, r3
 800083e:	e782      	b.n	8000746 <__aeabi_fdiv+0x2e>
 8000840:	2803      	cmp	r0, #3
 8000842:	d02c      	beq.n	800089e <__aeabi_fdiv+0x186>
 8000844:	0032      	movs	r2, r6
 8000846:	0038      	movs	r0, r7
 8000848:	307f      	adds	r0, #127	@ 0x7f
 800084a:	2800      	cmp	r0, #0
 800084c:	dd47      	ble.n	80008de <__aeabi_fdiv+0x1c6>
 800084e:	0763      	lsls	r3, r4, #29
 8000850:	d004      	beq.n	800085c <__aeabi_fdiv+0x144>
 8000852:	230f      	movs	r3, #15
 8000854:	4023      	ands	r3, r4
 8000856:	2b04      	cmp	r3, #4
 8000858:	d000      	beq.n	800085c <__aeabi_fdiv+0x144>
 800085a:	3404      	adds	r4, #4
 800085c:	0123      	lsls	r3, r4, #4
 800085e:	d503      	bpl.n	8000868 <__aeabi_fdiv+0x150>
 8000860:	0038      	movs	r0, r7
 8000862:	4b37      	ldr	r3, [pc, #220]	@ (8000940 <__aeabi_fdiv+0x228>)
 8000864:	3080      	adds	r0, #128	@ 0x80
 8000866:	401c      	ands	r4, r3
 8000868:	28fe      	cmp	r0, #254	@ 0xfe
 800086a:	dcb6      	bgt.n	80007da <__aeabi_fdiv+0xc2>
 800086c:	01a4      	lsls	r4, r4, #6
 800086e:	0a64      	lsrs	r4, r4, #9
 8000870:	b2c0      	uxtb	r0, r0
 8000872:	e7a9      	b.n	80007c8 <__aeabi_fdiv+0xb0>
 8000874:	2480      	movs	r4, #128	@ 0x80
 8000876:	2200      	movs	r2, #0
 8000878:	20ff      	movs	r0, #255	@ 0xff
 800087a:	03e4      	lsls	r4, r4, #15
 800087c:	e7a4      	b.n	80007c8 <__aeabi_fdiv+0xb0>
 800087e:	2380      	movs	r3, #128	@ 0x80
 8000880:	03db      	lsls	r3, r3, #15
 8000882:	421d      	tst	r5, r3
 8000884:	d001      	beq.n	800088a <__aeabi_fdiv+0x172>
 8000886:	421c      	tst	r4, r3
 8000888:	d00b      	beq.n	80008a2 <__aeabi_fdiv+0x18a>
 800088a:	2480      	movs	r4, #128	@ 0x80
 800088c:	03e4      	lsls	r4, r4, #15
 800088e:	432c      	orrs	r4, r5
 8000890:	0264      	lsls	r4, r4, #9
 8000892:	4642      	mov	r2, r8
 8000894:	20ff      	movs	r0, #255	@ 0xff
 8000896:	0a64      	lsrs	r4, r4, #9
 8000898:	e796      	b.n	80007c8 <__aeabi_fdiv+0xb0>
 800089a:	4646      	mov	r6, r8
 800089c:	002c      	movs	r4, r5
 800089e:	2380      	movs	r3, #128	@ 0x80
 80008a0:	03db      	lsls	r3, r3, #15
 80008a2:	431c      	orrs	r4, r3
 80008a4:	0264      	lsls	r4, r4, #9
 80008a6:	0032      	movs	r2, r6
 80008a8:	20ff      	movs	r0, #255	@ 0xff
 80008aa:	0a64      	lsrs	r4, r4, #9
 80008ac:	e78c      	b.n	80007c8 <__aeabi_fdiv+0xb0>
 80008ae:	016d      	lsls	r5, r5, #5
 80008b0:	0160      	lsls	r0, r4, #5
 80008b2:	4285      	cmp	r5, r0
 80008b4:	d22d      	bcs.n	8000912 <__aeabi_fdiv+0x1fa>
 80008b6:	231b      	movs	r3, #27
 80008b8:	2400      	movs	r4, #0
 80008ba:	3f01      	subs	r7, #1
 80008bc:	2601      	movs	r6, #1
 80008be:	0029      	movs	r1, r5
 80008c0:	0064      	lsls	r4, r4, #1
 80008c2:	006d      	lsls	r5, r5, #1
 80008c4:	2900      	cmp	r1, #0
 80008c6:	db01      	blt.n	80008cc <__aeabi_fdiv+0x1b4>
 80008c8:	4285      	cmp	r5, r0
 80008ca:	d301      	bcc.n	80008d0 <__aeabi_fdiv+0x1b8>
 80008cc:	1a2d      	subs	r5, r5, r0
 80008ce:	4334      	orrs	r4, r6
 80008d0:	3b01      	subs	r3, #1
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d1f3      	bne.n	80008be <__aeabi_fdiv+0x1a6>
 80008d6:	1e6b      	subs	r3, r5, #1
 80008d8:	419d      	sbcs	r5, r3
 80008da:	432c      	orrs	r4, r5
 80008dc:	e7b3      	b.n	8000846 <__aeabi_fdiv+0x12e>
 80008de:	2301      	movs	r3, #1
 80008e0:	1a1b      	subs	r3, r3, r0
 80008e2:	2b1b      	cmp	r3, #27
 80008e4:	dd00      	ble.n	80008e8 <__aeabi_fdiv+0x1d0>
 80008e6:	e76d      	b.n	80007c4 <__aeabi_fdiv+0xac>
 80008e8:	0021      	movs	r1, r4
 80008ea:	379e      	adds	r7, #158	@ 0x9e
 80008ec:	40d9      	lsrs	r1, r3
 80008ee:	40bc      	lsls	r4, r7
 80008f0:	000b      	movs	r3, r1
 80008f2:	1e61      	subs	r1, r4, #1
 80008f4:	418c      	sbcs	r4, r1
 80008f6:	4323      	orrs	r3, r4
 80008f8:	0759      	lsls	r1, r3, #29
 80008fa:	d004      	beq.n	8000906 <__aeabi_fdiv+0x1ee>
 80008fc:	210f      	movs	r1, #15
 80008fe:	4019      	ands	r1, r3
 8000900:	2904      	cmp	r1, #4
 8000902:	d000      	beq.n	8000906 <__aeabi_fdiv+0x1ee>
 8000904:	3304      	adds	r3, #4
 8000906:	0159      	lsls	r1, r3, #5
 8000908:	d413      	bmi.n	8000932 <__aeabi_fdiv+0x21a>
 800090a:	019b      	lsls	r3, r3, #6
 800090c:	2000      	movs	r0, #0
 800090e:	0a5c      	lsrs	r4, r3, #9
 8000910:	e75a      	b.n	80007c8 <__aeabi_fdiv+0xb0>
 8000912:	231a      	movs	r3, #26
 8000914:	2401      	movs	r4, #1
 8000916:	1a2d      	subs	r5, r5, r0
 8000918:	e7d0      	b.n	80008bc <__aeabi_fdiv+0x1a4>
 800091a:	1e98      	subs	r0, r3, #2
 800091c:	4243      	negs	r3, r0
 800091e:	4158      	adcs	r0, r3
 8000920:	4240      	negs	r0, r0
 8000922:	0032      	movs	r2, r6
 8000924:	2400      	movs	r4, #0
 8000926:	b2c0      	uxtb	r0, r0
 8000928:	e74e      	b.n	80007c8 <__aeabi_fdiv+0xb0>
 800092a:	4642      	mov	r2, r8
 800092c:	20ff      	movs	r0, #255	@ 0xff
 800092e:	2400      	movs	r4, #0
 8000930:	e74a      	b.n	80007c8 <__aeabi_fdiv+0xb0>
 8000932:	2001      	movs	r0, #1
 8000934:	2400      	movs	r4, #0
 8000936:	e747      	b.n	80007c8 <__aeabi_fdiv+0xb0>
 8000938:	08007bb8 	.word	0x08007bb8
 800093c:	08007bf8 	.word	0x08007bf8
 8000940:	f7ffffff 	.word	0xf7ffffff

08000944 <__eqsf2>:
 8000944:	b570      	push	{r4, r5, r6, lr}
 8000946:	0042      	lsls	r2, r0, #1
 8000948:	024e      	lsls	r6, r1, #9
 800094a:	004c      	lsls	r4, r1, #1
 800094c:	0245      	lsls	r5, r0, #9
 800094e:	0a6d      	lsrs	r5, r5, #9
 8000950:	0e12      	lsrs	r2, r2, #24
 8000952:	0fc3      	lsrs	r3, r0, #31
 8000954:	0a76      	lsrs	r6, r6, #9
 8000956:	0e24      	lsrs	r4, r4, #24
 8000958:	0fc9      	lsrs	r1, r1, #31
 800095a:	2aff      	cmp	r2, #255	@ 0xff
 800095c:	d010      	beq.n	8000980 <__eqsf2+0x3c>
 800095e:	2cff      	cmp	r4, #255	@ 0xff
 8000960:	d00c      	beq.n	800097c <__eqsf2+0x38>
 8000962:	2001      	movs	r0, #1
 8000964:	42a2      	cmp	r2, r4
 8000966:	d10a      	bne.n	800097e <__eqsf2+0x3a>
 8000968:	42b5      	cmp	r5, r6
 800096a:	d108      	bne.n	800097e <__eqsf2+0x3a>
 800096c:	428b      	cmp	r3, r1
 800096e:	d00f      	beq.n	8000990 <__eqsf2+0x4c>
 8000970:	2a00      	cmp	r2, #0
 8000972:	d104      	bne.n	800097e <__eqsf2+0x3a>
 8000974:	0028      	movs	r0, r5
 8000976:	1e43      	subs	r3, r0, #1
 8000978:	4198      	sbcs	r0, r3
 800097a:	e000      	b.n	800097e <__eqsf2+0x3a>
 800097c:	2001      	movs	r0, #1
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	2001      	movs	r0, #1
 8000982:	2cff      	cmp	r4, #255	@ 0xff
 8000984:	d1fb      	bne.n	800097e <__eqsf2+0x3a>
 8000986:	4335      	orrs	r5, r6
 8000988:	d1f9      	bne.n	800097e <__eqsf2+0x3a>
 800098a:	404b      	eors	r3, r1
 800098c:	0018      	movs	r0, r3
 800098e:	e7f6      	b.n	800097e <__eqsf2+0x3a>
 8000990:	2000      	movs	r0, #0
 8000992:	e7f4      	b.n	800097e <__eqsf2+0x3a>

08000994 <__gesf2>:
 8000994:	b530      	push	{r4, r5, lr}
 8000996:	0042      	lsls	r2, r0, #1
 8000998:	0244      	lsls	r4, r0, #9
 800099a:	024d      	lsls	r5, r1, #9
 800099c:	0fc3      	lsrs	r3, r0, #31
 800099e:	0048      	lsls	r0, r1, #1
 80009a0:	0a64      	lsrs	r4, r4, #9
 80009a2:	0e12      	lsrs	r2, r2, #24
 80009a4:	0a6d      	lsrs	r5, r5, #9
 80009a6:	0e00      	lsrs	r0, r0, #24
 80009a8:	0fc9      	lsrs	r1, r1, #31
 80009aa:	2aff      	cmp	r2, #255	@ 0xff
 80009ac:	d018      	beq.n	80009e0 <__gesf2+0x4c>
 80009ae:	28ff      	cmp	r0, #255	@ 0xff
 80009b0:	d00a      	beq.n	80009c8 <__gesf2+0x34>
 80009b2:	2a00      	cmp	r2, #0
 80009b4:	d11e      	bne.n	80009f4 <__gesf2+0x60>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	d10a      	bne.n	80009d0 <__gesf2+0x3c>
 80009ba:	2d00      	cmp	r5, #0
 80009bc:	d029      	beq.n	8000a12 <__gesf2+0x7e>
 80009be:	2c00      	cmp	r4, #0
 80009c0:	d12d      	bne.n	8000a1e <__gesf2+0x8a>
 80009c2:	0048      	lsls	r0, r1, #1
 80009c4:	3801      	subs	r0, #1
 80009c6:	bd30      	pop	{r4, r5, pc}
 80009c8:	2d00      	cmp	r5, #0
 80009ca:	d125      	bne.n	8000a18 <__gesf2+0x84>
 80009cc:	2a00      	cmp	r2, #0
 80009ce:	d101      	bne.n	80009d4 <__gesf2+0x40>
 80009d0:	2c00      	cmp	r4, #0
 80009d2:	d0f6      	beq.n	80009c2 <__gesf2+0x2e>
 80009d4:	428b      	cmp	r3, r1
 80009d6:	d019      	beq.n	8000a0c <__gesf2+0x78>
 80009d8:	2001      	movs	r0, #1
 80009da:	425b      	negs	r3, r3
 80009dc:	4318      	orrs	r0, r3
 80009de:	e7f2      	b.n	80009c6 <__gesf2+0x32>
 80009e0:	2c00      	cmp	r4, #0
 80009e2:	d119      	bne.n	8000a18 <__gesf2+0x84>
 80009e4:	28ff      	cmp	r0, #255	@ 0xff
 80009e6:	d1f7      	bne.n	80009d8 <__gesf2+0x44>
 80009e8:	2d00      	cmp	r5, #0
 80009ea:	d115      	bne.n	8000a18 <__gesf2+0x84>
 80009ec:	2000      	movs	r0, #0
 80009ee:	428b      	cmp	r3, r1
 80009f0:	d1f2      	bne.n	80009d8 <__gesf2+0x44>
 80009f2:	e7e8      	b.n	80009c6 <__gesf2+0x32>
 80009f4:	2800      	cmp	r0, #0
 80009f6:	d0ef      	beq.n	80009d8 <__gesf2+0x44>
 80009f8:	428b      	cmp	r3, r1
 80009fa:	d1ed      	bne.n	80009d8 <__gesf2+0x44>
 80009fc:	4282      	cmp	r2, r0
 80009fe:	dceb      	bgt.n	80009d8 <__gesf2+0x44>
 8000a00:	db04      	blt.n	8000a0c <__gesf2+0x78>
 8000a02:	42ac      	cmp	r4, r5
 8000a04:	d8e8      	bhi.n	80009d8 <__gesf2+0x44>
 8000a06:	2000      	movs	r0, #0
 8000a08:	42ac      	cmp	r4, r5
 8000a0a:	d2dc      	bcs.n	80009c6 <__gesf2+0x32>
 8000a0c:	0058      	lsls	r0, r3, #1
 8000a0e:	3801      	subs	r0, #1
 8000a10:	e7d9      	b.n	80009c6 <__gesf2+0x32>
 8000a12:	2c00      	cmp	r4, #0
 8000a14:	d0d7      	beq.n	80009c6 <__gesf2+0x32>
 8000a16:	e7df      	b.n	80009d8 <__gesf2+0x44>
 8000a18:	2002      	movs	r0, #2
 8000a1a:	4240      	negs	r0, r0
 8000a1c:	e7d3      	b.n	80009c6 <__gesf2+0x32>
 8000a1e:	428b      	cmp	r3, r1
 8000a20:	d1da      	bne.n	80009d8 <__gesf2+0x44>
 8000a22:	e7ee      	b.n	8000a02 <__gesf2+0x6e>

08000a24 <__lesf2>:
 8000a24:	b530      	push	{r4, r5, lr}
 8000a26:	0042      	lsls	r2, r0, #1
 8000a28:	0244      	lsls	r4, r0, #9
 8000a2a:	024d      	lsls	r5, r1, #9
 8000a2c:	0fc3      	lsrs	r3, r0, #31
 8000a2e:	0048      	lsls	r0, r1, #1
 8000a30:	0a64      	lsrs	r4, r4, #9
 8000a32:	0e12      	lsrs	r2, r2, #24
 8000a34:	0a6d      	lsrs	r5, r5, #9
 8000a36:	0e00      	lsrs	r0, r0, #24
 8000a38:	0fc9      	lsrs	r1, r1, #31
 8000a3a:	2aff      	cmp	r2, #255	@ 0xff
 8000a3c:	d017      	beq.n	8000a6e <__lesf2+0x4a>
 8000a3e:	28ff      	cmp	r0, #255	@ 0xff
 8000a40:	d00a      	beq.n	8000a58 <__lesf2+0x34>
 8000a42:	2a00      	cmp	r2, #0
 8000a44:	d11b      	bne.n	8000a7e <__lesf2+0x5a>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	d10a      	bne.n	8000a60 <__lesf2+0x3c>
 8000a4a:	2d00      	cmp	r5, #0
 8000a4c:	d01d      	beq.n	8000a8a <__lesf2+0x66>
 8000a4e:	2c00      	cmp	r4, #0
 8000a50:	d12d      	bne.n	8000aae <__lesf2+0x8a>
 8000a52:	0048      	lsls	r0, r1, #1
 8000a54:	3801      	subs	r0, #1
 8000a56:	e011      	b.n	8000a7c <__lesf2+0x58>
 8000a58:	2d00      	cmp	r5, #0
 8000a5a:	d10e      	bne.n	8000a7a <__lesf2+0x56>
 8000a5c:	2a00      	cmp	r2, #0
 8000a5e:	d101      	bne.n	8000a64 <__lesf2+0x40>
 8000a60:	2c00      	cmp	r4, #0
 8000a62:	d0f6      	beq.n	8000a52 <__lesf2+0x2e>
 8000a64:	428b      	cmp	r3, r1
 8000a66:	d10c      	bne.n	8000a82 <__lesf2+0x5e>
 8000a68:	0058      	lsls	r0, r3, #1
 8000a6a:	3801      	subs	r0, #1
 8000a6c:	e006      	b.n	8000a7c <__lesf2+0x58>
 8000a6e:	2c00      	cmp	r4, #0
 8000a70:	d103      	bne.n	8000a7a <__lesf2+0x56>
 8000a72:	28ff      	cmp	r0, #255	@ 0xff
 8000a74:	d105      	bne.n	8000a82 <__lesf2+0x5e>
 8000a76:	2d00      	cmp	r5, #0
 8000a78:	d015      	beq.n	8000aa6 <__lesf2+0x82>
 8000a7a:	2002      	movs	r0, #2
 8000a7c:	bd30      	pop	{r4, r5, pc}
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	d106      	bne.n	8000a90 <__lesf2+0x6c>
 8000a82:	2001      	movs	r0, #1
 8000a84:	425b      	negs	r3, r3
 8000a86:	4318      	orrs	r0, r3
 8000a88:	e7f8      	b.n	8000a7c <__lesf2+0x58>
 8000a8a:	2c00      	cmp	r4, #0
 8000a8c:	d0f6      	beq.n	8000a7c <__lesf2+0x58>
 8000a8e:	e7f8      	b.n	8000a82 <__lesf2+0x5e>
 8000a90:	428b      	cmp	r3, r1
 8000a92:	d1f6      	bne.n	8000a82 <__lesf2+0x5e>
 8000a94:	4282      	cmp	r2, r0
 8000a96:	dcf4      	bgt.n	8000a82 <__lesf2+0x5e>
 8000a98:	dbe6      	blt.n	8000a68 <__lesf2+0x44>
 8000a9a:	42ac      	cmp	r4, r5
 8000a9c:	d8f1      	bhi.n	8000a82 <__lesf2+0x5e>
 8000a9e:	2000      	movs	r0, #0
 8000aa0:	42ac      	cmp	r4, r5
 8000aa2:	d2eb      	bcs.n	8000a7c <__lesf2+0x58>
 8000aa4:	e7e0      	b.n	8000a68 <__lesf2+0x44>
 8000aa6:	2000      	movs	r0, #0
 8000aa8:	428b      	cmp	r3, r1
 8000aaa:	d1ea      	bne.n	8000a82 <__lesf2+0x5e>
 8000aac:	e7e6      	b.n	8000a7c <__lesf2+0x58>
 8000aae:	428b      	cmp	r3, r1
 8000ab0:	d1e7      	bne.n	8000a82 <__lesf2+0x5e>
 8000ab2:	e7f2      	b.n	8000a9a <__lesf2+0x76>

08000ab4 <__aeabi_fmul>:
 8000ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ab6:	464f      	mov	r7, r9
 8000ab8:	4646      	mov	r6, r8
 8000aba:	46d6      	mov	lr, sl
 8000abc:	0044      	lsls	r4, r0, #1
 8000abe:	b5c0      	push	{r6, r7, lr}
 8000ac0:	0246      	lsls	r6, r0, #9
 8000ac2:	1c0f      	adds	r7, r1, #0
 8000ac4:	0a76      	lsrs	r6, r6, #9
 8000ac6:	0e24      	lsrs	r4, r4, #24
 8000ac8:	0fc5      	lsrs	r5, r0, #31
 8000aca:	2c00      	cmp	r4, #0
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fmul+0x1c>
 8000ace:	e0da      	b.n	8000c86 <__aeabi_fmul+0x1d2>
 8000ad0:	2cff      	cmp	r4, #255	@ 0xff
 8000ad2:	d074      	beq.n	8000bbe <__aeabi_fmul+0x10a>
 8000ad4:	2380      	movs	r3, #128	@ 0x80
 8000ad6:	00f6      	lsls	r6, r6, #3
 8000ad8:	04db      	lsls	r3, r3, #19
 8000ada:	431e      	orrs	r6, r3
 8000adc:	2300      	movs	r3, #0
 8000ade:	4699      	mov	r9, r3
 8000ae0:	469a      	mov	sl, r3
 8000ae2:	3c7f      	subs	r4, #127	@ 0x7f
 8000ae4:	027b      	lsls	r3, r7, #9
 8000ae6:	0a5b      	lsrs	r3, r3, #9
 8000ae8:	4698      	mov	r8, r3
 8000aea:	007b      	lsls	r3, r7, #1
 8000aec:	0e1b      	lsrs	r3, r3, #24
 8000aee:	0fff      	lsrs	r7, r7, #31
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d074      	beq.n	8000bde <__aeabi_fmul+0x12a>
 8000af4:	2bff      	cmp	r3, #255	@ 0xff
 8000af6:	d100      	bne.n	8000afa <__aeabi_fmul+0x46>
 8000af8:	e08e      	b.n	8000c18 <__aeabi_fmul+0x164>
 8000afa:	4642      	mov	r2, r8
 8000afc:	2180      	movs	r1, #128	@ 0x80
 8000afe:	00d2      	lsls	r2, r2, #3
 8000b00:	04c9      	lsls	r1, r1, #19
 8000b02:	4311      	orrs	r1, r2
 8000b04:	3b7f      	subs	r3, #127	@ 0x7f
 8000b06:	002a      	movs	r2, r5
 8000b08:	18e4      	adds	r4, r4, r3
 8000b0a:	464b      	mov	r3, r9
 8000b0c:	407a      	eors	r2, r7
 8000b0e:	4688      	mov	r8, r1
 8000b10:	b2d2      	uxtb	r2, r2
 8000b12:	2b0a      	cmp	r3, #10
 8000b14:	dc75      	bgt.n	8000c02 <__aeabi_fmul+0x14e>
 8000b16:	464b      	mov	r3, r9
 8000b18:	2000      	movs	r0, #0
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	dd0f      	ble.n	8000b3e <__aeabi_fmul+0x8a>
 8000b1e:	4649      	mov	r1, r9
 8000b20:	2301      	movs	r3, #1
 8000b22:	408b      	lsls	r3, r1
 8000b24:	21a6      	movs	r1, #166	@ 0xa6
 8000b26:	00c9      	lsls	r1, r1, #3
 8000b28:	420b      	tst	r3, r1
 8000b2a:	d169      	bne.n	8000c00 <__aeabi_fmul+0x14c>
 8000b2c:	2190      	movs	r1, #144	@ 0x90
 8000b2e:	0089      	lsls	r1, r1, #2
 8000b30:	420b      	tst	r3, r1
 8000b32:	d000      	beq.n	8000b36 <__aeabi_fmul+0x82>
 8000b34:	e100      	b.n	8000d38 <__aeabi_fmul+0x284>
 8000b36:	2188      	movs	r1, #136	@ 0x88
 8000b38:	4219      	tst	r1, r3
 8000b3a:	d000      	beq.n	8000b3e <__aeabi_fmul+0x8a>
 8000b3c:	e0f5      	b.n	8000d2a <__aeabi_fmul+0x276>
 8000b3e:	4641      	mov	r1, r8
 8000b40:	0409      	lsls	r1, r1, #16
 8000b42:	0c09      	lsrs	r1, r1, #16
 8000b44:	4643      	mov	r3, r8
 8000b46:	0008      	movs	r0, r1
 8000b48:	0c35      	lsrs	r5, r6, #16
 8000b4a:	0436      	lsls	r6, r6, #16
 8000b4c:	0c1b      	lsrs	r3, r3, #16
 8000b4e:	0c36      	lsrs	r6, r6, #16
 8000b50:	4370      	muls	r0, r6
 8000b52:	4369      	muls	r1, r5
 8000b54:	435e      	muls	r6, r3
 8000b56:	435d      	muls	r5, r3
 8000b58:	1876      	adds	r6, r6, r1
 8000b5a:	0c03      	lsrs	r3, r0, #16
 8000b5c:	199b      	adds	r3, r3, r6
 8000b5e:	4299      	cmp	r1, r3
 8000b60:	d903      	bls.n	8000b6a <__aeabi_fmul+0xb6>
 8000b62:	2180      	movs	r1, #128	@ 0x80
 8000b64:	0249      	lsls	r1, r1, #9
 8000b66:	468c      	mov	ip, r1
 8000b68:	4465      	add	r5, ip
 8000b6a:	0400      	lsls	r0, r0, #16
 8000b6c:	0419      	lsls	r1, r3, #16
 8000b6e:	0c00      	lsrs	r0, r0, #16
 8000b70:	1809      	adds	r1, r1, r0
 8000b72:	018e      	lsls	r6, r1, #6
 8000b74:	1e70      	subs	r0, r6, #1
 8000b76:	4186      	sbcs	r6, r0
 8000b78:	0c1b      	lsrs	r3, r3, #16
 8000b7a:	0e89      	lsrs	r1, r1, #26
 8000b7c:	195b      	adds	r3, r3, r5
 8000b7e:	430e      	orrs	r6, r1
 8000b80:	019b      	lsls	r3, r3, #6
 8000b82:	431e      	orrs	r6, r3
 8000b84:	011b      	lsls	r3, r3, #4
 8000b86:	d46c      	bmi.n	8000c62 <__aeabi_fmul+0x1ae>
 8000b88:	0023      	movs	r3, r4
 8000b8a:	337f      	adds	r3, #127	@ 0x7f
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	dc00      	bgt.n	8000b92 <__aeabi_fmul+0xde>
 8000b90:	e0b1      	b.n	8000cf6 <__aeabi_fmul+0x242>
 8000b92:	0015      	movs	r5, r2
 8000b94:	0771      	lsls	r1, r6, #29
 8000b96:	d00b      	beq.n	8000bb0 <__aeabi_fmul+0xfc>
 8000b98:	200f      	movs	r0, #15
 8000b9a:	0021      	movs	r1, r4
 8000b9c:	4030      	ands	r0, r6
 8000b9e:	2804      	cmp	r0, #4
 8000ba0:	d006      	beq.n	8000bb0 <__aeabi_fmul+0xfc>
 8000ba2:	3604      	adds	r6, #4
 8000ba4:	0132      	lsls	r2, r6, #4
 8000ba6:	d503      	bpl.n	8000bb0 <__aeabi_fmul+0xfc>
 8000ba8:	4b6e      	ldr	r3, [pc, #440]	@ (8000d64 <__aeabi_fmul+0x2b0>)
 8000baa:	401e      	ands	r6, r3
 8000bac:	000b      	movs	r3, r1
 8000bae:	3380      	adds	r3, #128	@ 0x80
 8000bb0:	2bfe      	cmp	r3, #254	@ 0xfe
 8000bb2:	dd00      	ble.n	8000bb6 <__aeabi_fmul+0x102>
 8000bb4:	e0bd      	b.n	8000d32 <__aeabi_fmul+0x27e>
 8000bb6:	01b2      	lsls	r2, r6, #6
 8000bb8:	0a52      	lsrs	r2, r2, #9
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	e048      	b.n	8000c50 <__aeabi_fmul+0x19c>
 8000bbe:	2e00      	cmp	r6, #0
 8000bc0:	d000      	beq.n	8000bc4 <__aeabi_fmul+0x110>
 8000bc2:	e092      	b.n	8000cea <__aeabi_fmul+0x236>
 8000bc4:	2308      	movs	r3, #8
 8000bc6:	4699      	mov	r9, r3
 8000bc8:	3b06      	subs	r3, #6
 8000bca:	469a      	mov	sl, r3
 8000bcc:	027b      	lsls	r3, r7, #9
 8000bce:	0a5b      	lsrs	r3, r3, #9
 8000bd0:	4698      	mov	r8, r3
 8000bd2:	007b      	lsls	r3, r7, #1
 8000bd4:	24ff      	movs	r4, #255	@ 0xff
 8000bd6:	0e1b      	lsrs	r3, r3, #24
 8000bd8:	0fff      	lsrs	r7, r7, #31
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d18a      	bne.n	8000af4 <__aeabi_fmul+0x40>
 8000bde:	4642      	mov	r2, r8
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	d164      	bne.n	8000cae <__aeabi_fmul+0x1fa>
 8000be4:	4649      	mov	r1, r9
 8000be6:	3201      	adds	r2, #1
 8000be8:	4311      	orrs	r1, r2
 8000bea:	4689      	mov	r9, r1
 8000bec:	290a      	cmp	r1, #10
 8000bee:	dc08      	bgt.n	8000c02 <__aeabi_fmul+0x14e>
 8000bf0:	407d      	eors	r5, r7
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	b2ea      	uxtb	r2, r5
 8000bf6:	2902      	cmp	r1, #2
 8000bf8:	dc91      	bgt.n	8000b1e <__aeabi_fmul+0x6a>
 8000bfa:	0015      	movs	r5, r2
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	e027      	b.n	8000c50 <__aeabi_fmul+0x19c>
 8000c00:	0015      	movs	r5, r2
 8000c02:	4653      	mov	r3, sl
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d100      	bne.n	8000c0a <__aeabi_fmul+0x156>
 8000c08:	e093      	b.n	8000d32 <__aeabi_fmul+0x27e>
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	d01a      	beq.n	8000c44 <__aeabi_fmul+0x190>
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d12c      	bne.n	8000c6c <__aeabi_fmul+0x1b8>
 8000c12:	2300      	movs	r3, #0
 8000c14:	2200      	movs	r2, #0
 8000c16:	e01b      	b.n	8000c50 <__aeabi_fmul+0x19c>
 8000c18:	4643      	mov	r3, r8
 8000c1a:	34ff      	adds	r4, #255	@ 0xff
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d055      	beq.n	8000ccc <__aeabi_fmul+0x218>
 8000c20:	2103      	movs	r1, #3
 8000c22:	464b      	mov	r3, r9
 8000c24:	430b      	orrs	r3, r1
 8000c26:	0019      	movs	r1, r3
 8000c28:	2b0a      	cmp	r3, #10
 8000c2a:	dc00      	bgt.n	8000c2e <__aeabi_fmul+0x17a>
 8000c2c:	e092      	b.n	8000d54 <__aeabi_fmul+0x2a0>
 8000c2e:	2b0f      	cmp	r3, #15
 8000c30:	d000      	beq.n	8000c34 <__aeabi_fmul+0x180>
 8000c32:	e08c      	b.n	8000d4e <__aeabi_fmul+0x29a>
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	03d2      	lsls	r2, r2, #15
 8000c38:	4216      	tst	r6, r2
 8000c3a:	d003      	beq.n	8000c44 <__aeabi_fmul+0x190>
 8000c3c:	4643      	mov	r3, r8
 8000c3e:	4213      	tst	r3, r2
 8000c40:	d100      	bne.n	8000c44 <__aeabi_fmul+0x190>
 8000c42:	e07d      	b.n	8000d40 <__aeabi_fmul+0x28c>
 8000c44:	2280      	movs	r2, #128	@ 0x80
 8000c46:	03d2      	lsls	r2, r2, #15
 8000c48:	4332      	orrs	r2, r6
 8000c4a:	0252      	lsls	r2, r2, #9
 8000c4c:	0a52      	lsrs	r2, r2, #9
 8000c4e:	23ff      	movs	r3, #255	@ 0xff
 8000c50:	05d8      	lsls	r0, r3, #23
 8000c52:	07ed      	lsls	r5, r5, #31
 8000c54:	4310      	orrs	r0, r2
 8000c56:	4328      	orrs	r0, r5
 8000c58:	bce0      	pop	{r5, r6, r7}
 8000c5a:	46ba      	mov	sl, r7
 8000c5c:	46b1      	mov	r9, r6
 8000c5e:	46a8      	mov	r8, r5
 8000c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c62:	2301      	movs	r3, #1
 8000c64:	0015      	movs	r5, r2
 8000c66:	0871      	lsrs	r1, r6, #1
 8000c68:	401e      	ands	r6, r3
 8000c6a:	430e      	orrs	r6, r1
 8000c6c:	0023      	movs	r3, r4
 8000c6e:	3380      	adds	r3, #128	@ 0x80
 8000c70:	1c61      	adds	r1, r4, #1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	dd41      	ble.n	8000cfa <__aeabi_fmul+0x246>
 8000c76:	0772      	lsls	r2, r6, #29
 8000c78:	d094      	beq.n	8000ba4 <__aeabi_fmul+0xf0>
 8000c7a:	220f      	movs	r2, #15
 8000c7c:	4032      	ands	r2, r6
 8000c7e:	2a04      	cmp	r2, #4
 8000c80:	d000      	beq.n	8000c84 <__aeabi_fmul+0x1d0>
 8000c82:	e78e      	b.n	8000ba2 <__aeabi_fmul+0xee>
 8000c84:	e78e      	b.n	8000ba4 <__aeabi_fmul+0xf0>
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	d105      	bne.n	8000c96 <__aeabi_fmul+0x1e2>
 8000c8a:	2304      	movs	r3, #4
 8000c8c:	4699      	mov	r9, r3
 8000c8e:	3b03      	subs	r3, #3
 8000c90:	2400      	movs	r4, #0
 8000c92:	469a      	mov	sl, r3
 8000c94:	e726      	b.n	8000ae4 <__aeabi_fmul+0x30>
 8000c96:	0030      	movs	r0, r6
 8000c98:	f000 fb80 	bl	800139c <__clzsi2>
 8000c9c:	2476      	movs	r4, #118	@ 0x76
 8000c9e:	1f43      	subs	r3, r0, #5
 8000ca0:	409e      	lsls	r6, r3
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	4264      	negs	r4, r4
 8000ca6:	4699      	mov	r9, r3
 8000ca8:	469a      	mov	sl, r3
 8000caa:	1a24      	subs	r4, r4, r0
 8000cac:	e71a      	b.n	8000ae4 <__aeabi_fmul+0x30>
 8000cae:	4640      	mov	r0, r8
 8000cb0:	f000 fb74 	bl	800139c <__clzsi2>
 8000cb4:	464b      	mov	r3, r9
 8000cb6:	1a24      	subs	r4, r4, r0
 8000cb8:	3c76      	subs	r4, #118	@ 0x76
 8000cba:	2b0a      	cmp	r3, #10
 8000cbc:	dca1      	bgt.n	8000c02 <__aeabi_fmul+0x14e>
 8000cbe:	4643      	mov	r3, r8
 8000cc0:	3805      	subs	r0, #5
 8000cc2:	4083      	lsls	r3, r0
 8000cc4:	407d      	eors	r5, r7
 8000cc6:	4698      	mov	r8, r3
 8000cc8:	b2ea      	uxtb	r2, r5
 8000cca:	e724      	b.n	8000b16 <__aeabi_fmul+0x62>
 8000ccc:	464a      	mov	r2, r9
 8000cce:	3302      	adds	r3, #2
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	002a      	movs	r2, r5
 8000cd4:	407a      	eors	r2, r7
 8000cd6:	b2d2      	uxtb	r2, r2
 8000cd8:	2b0a      	cmp	r3, #10
 8000cda:	dc92      	bgt.n	8000c02 <__aeabi_fmul+0x14e>
 8000cdc:	4649      	mov	r1, r9
 8000cde:	0015      	movs	r5, r2
 8000ce0:	2900      	cmp	r1, #0
 8000ce2:	d026      	beq.n	8000d32 <__aeabi_fmul+0x27e>
 8000ce4:	4699      	mov	r9, r3
 8000ce6:	2002      	movs	r0, #2
 8000ce8:	e719      	b.n	8000b1e <__aeabi_fmul+0x6a>
 8000cea:	230c      	movs	r3, #12
 8000cec:	4699      	mov	r9, r3
 8000cee:	3b09      	subs	r3, #9
 8000cf0:	24ff      	movs	r4, #255	@ 0xff
 8000cf2:	469a      	mov	sl, r3
 8000cf4:	e6f6      	b.n	8000ae4 <__aeabi_fmul+0x30>
 8000cf6:	0015      	movs	r5, r2
 8000cf8:	0021      	movs	r1, r4
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	2b1b      	cmp	r3, #27
 8000d00:	dd00      	ble.n	8000d04 <__aeabi_fmul+0x250>
 8000d02:	e786      	b.n	8000c12 <__aeabi_fmul+0x15e>
 8000d04:	319e      	adds	r1, #158	@ 0x9e
 8000d06:	0032      	movs	r2, r6
 8000d08:	408e      	lsls	r6, r1
 8000d0a:	40da      	lsrs	r2, r3
 8000d0c:	1e73      	subs	r3, r6, #1
 8000d0e:	419e      	sbcs	r6, r3
 8000d10:	4332      	orrs	r2, r6
 8000d12:	0753      	lsls	r3, r2, #29
 8000d14:	d004      	beq.n	8000d20 <__aeabi_fmul+0x26c>
 8000d16:	230f      	movs	r3, #15
 8000d18:	4013      	ands	r3, r2
 8000d1a:	2b04      	cmp	r3, #4
 8000d1c:	d000      	beq.n	8000d20 <__aeabi_fmul+0x26c>
 8000d1e:	3204      	adds	r2, #4
 8000d20:	0153      	lsls	r3, r2, #5
 8000d22:	d510      	bpl.n	8000d46 <__aeabi_fmul+0x292>
 8000d24:	2301      	movs	r3, #1
 8000d26:	2200      	movs	r2, #0
 8000d28:	e792      	b.n	8000c50 <__aeabi_fmul+0x19c>
 8000d2a:	003d      	movs	r5, r7
 8000d2c:	4646      	mov	r6, r8
 8000d2e:	4682      	mov	sl, r0
 8000d30:	e767      	b.n	8000c02 <__aeabi_fmul+0x14e>
 8000d32:	23ff      	movs	r3, #255	@ 0xff
 8000d34:	2200      	movs	r2, #0
 8000d36:	e78b      	b.n	8000c50 <__aeabi_fmul+0x19c>
 8000d38:	2280      	movs	r2, #128	@ 0x80
 8000d3a:	2500      	movs	r5, #0
 8000d3c:	03d2      	lsls	r2, r2, #15
 8000d3e:	e786      	b.n	8000c4e <__aeabi_fmul+0x19a>
 8000d40:	003d      	movs	r5, r7
 8000d42:	431a      	orrs	r2, r3
 8000d44:	e783      	b.n	8000c4e <__aeabi_fmul+0x19a>
 8000d46:	0192      	lsls	r2, r2, #6
 8000d48:	2300      	movs	r3, #0
 8000d4a:	0a52      	lsrs	r2, r2, #9
 8000d4c:	e780      	b.n	8000c50 <__aeabi_fmul+0x19c>
 8000d4e:	003d      	movs	r5, r7
 8000d50:	4646      	mov	r6, r8
 8000d52:	e777      	b.n	8000c44 <__aeabi_fmul+0x190>
 8000d54:	002a      	movs	r2, r5
 8000d56:	2301      	movs	r3, #1
 8000d58:	407a      	eors	r2, r7
 8000d5a:	408b      	lsls	r3, r1
 8000d5c:	2003      	movs	r0, #3
 8000d5e:	b2d2      	uxtb	r2, r2
 8000d60:	e6e9      	b.n	8000b36 <__aeabi_fmul+0x82>
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	f7ffffff 	.word	0xf7ffffff

08000d68 <__aeabi_fsub>:
 8000d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d6a:	4647      	mov	r7, r8
 8000d6c:	46ce      	mov	lr, r9
 8000d6e:	0243      	lsls	r3, r0, #9
 8000d70:	b580      	push	{r7, lr}
 8000d72:	0a5f      	lsrs	r7, r3, #9
 8000d74:	099b      	lsrs	r3, r3, #6
 8000d76:	0045      	lsls	r5, r0, #1
 8000d78:	004a      	lsls	r2, r1, #1
 8000d7a:	469c      	mov	ip, r3
 8000d7c:	024b      	lsls	r3, r1, #9
 8000d7e:	0fc4      	lsrs	r4, r0, #31
 8000d80:	0fce      	lsrs	r6, r1, #31
 8000d82:	0e2d      	lsrs	r5, r5, #24
 8000d84:	0a58      	lsrs	r0, r3, #9
 8000d86:	0e12      	lsrs	r2, r2, #24
 8000d88:	0999      	lsrs	r1, r3, #6
 8000d8a:	2aff      	cmp	r2, #255	@ 0xff
 8000d8c:	d06b      	beq.n	8000e66 <__aeabi_fsub+0xfe>
 8000d8e:	2301      	movs	r3, #1
 8000d90:	405e      	eors	r6, r3
 8000d92:	1aab      	subs	r3, r5, r2
 8000d94:	42b4      	cmp	r4, r6
 8000d96:	d04b      	beq.n	8000e30 <__aeabi_fsub+0xc8>
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	dc00      	bgt.n	8000d9e <__aeabi_fsub+0x36>
 8000d9c:	e0ff      	b.n	8000f9e <__aeabi_fsub+0x236>
 8000d9e:	2a00      	cmp	r2, #0
 8000da0:	d100      	bne.n	8000da4 <__aeabi_fsub+0x3c>
 8000da2:	e088      	b.n	8000eb6 <__aeabi_fsub+0x14e>
 8000da4:	2dff      	cmp	r5, #255	@ 0xff
 8000da6:	d100      	bne.n	8000daa <__aeabi_fsub+0x42>
 8000da8:	e0ef      	b.n	8000f8a <__aeabi_fsub+0x222>
 8000daa:	2280      	movs	r2, #128	@ 0x80
 8000dac:	04d2      	lsls	r2, r2, #19
 8000dae:	4311      	orrs	r1, r2
 8000db0:	2001      	movs	r0, #1
 8000db2:	2b1b      	cmp	r3, #27
 8000db4:	dc08      	bgt.n	8000dc8 <__aeabi_fsub+0x60>
 8000db6:	0008      	movs	r0, r1
 8000db8:	2220      	movs	r2, #32
 8000dba:	40d8      	lsrs	r0, r3
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	4099      	lsls	r1, r3
 8000dc0:	000b      	movs	r3, r1
 8000dc2:	1e5a      	subs	r2, r3, #1
 8000dc4:	4193      	sbcs	r3, r2
 8000dc6:	4318      	orrs	r0, r3
 8000dc8:	4663      	mov	r3, ip
 8000dca:	1a1b      	subs	r3, r3, r0
 8000dcc:	469c      	mov	ip, r3
 8000dce:	4663      	mov	r3, ip
 8000dd0:	015b      	lsls	r3, r3, #5
 8000dd2:	d400      	bmi.n	8000dd6 <__aeabi_fsub+0x6e>
 8000dd4:	e0cd      	b.n	8000f72 <__aeabi_fsub+0x20a>
 8000dd6:	4663      	mov	r3, ip
 8000dd8:	019f      	lsls	r7, r3, #6
 8000dda:	09bf      	lsrs	r7, r7, #6
 8000ddc:	0038      	movs	r0, r7
 8000dde:	f000 fadd 	bl	800139c <__clzsi2>
 8000de2:	003b      	movs	r3, r7
 8000de4:	3805      	subs	r0, #5
 8000de6:	4083      	lsls	r3, r0
 8000de8:	4285      	cmp	r5, r0
 8000dea:	dc00      	bgt.n	8000dee <__aeabi_fsub+0x86>
 8000dec:	e0a2      	b.n	8000f34 <__aeabi_fsub+0x1cc>
 8000dee:	4ab7      	ldr	r2, [pc, #732]	@ (80010cc <__aeabi_fsub+0x364>)
 8000df0:	1a2d      	subs	r5, r5, r0
 8000df2:	401a      	ands	r2, r3
 8000df4:	4694      	mov	ip, r2
 8000df6:	075a      	lsls	r2, r3, #29
 8000df8:	d100      	bne.n	8000dfc <__aeabi_fsub+0x94>
 8000dfa:	e0c3      	b.n	8000f84 <__aeabi_fsub+0x21c>
 8000dfc:	220f      	movs	r2, #15
 8000dfe:	4013      	ands	r3, r2
 8000e00:	2b04      	cmp	r3, #4
 8000e02:	d100      	bne.n	8000e06 <__aeabi_fsub+0x9e>
 8000e04:	e0be      	b.n	8000f84 <__aeabi_fsub+0x21c>
 8000e06:	2304      	movs	r3, #4
 8000e08:	4698      	mov	r8, r3
 8000e0a:	44c4      	add	ip, r8
 8000e0c:	4663      	mov	r3, ip
 8000e0e:	015b      	lsls	r3, r3, #5
 8000e10:	d400      	bmi.n	8000e14 <__aeabi_fsub+0xac>
 8000e12:	e0b7      	b.n	8000f84 <__aeabi_fsub+0x21c>
 8000e14:	1c68      	adds	r0, r5, #1
 8000e16:	2dfe      	cmp	r5, #254	@ 0xfe
 8000e18:	d000      	beq.n	8000e1c <__aeabi_fsub+0xb4>
 8000e1a:	e0a5      	b.n	8000f68 <__aeabi_fsub+0x200>
 8000e1c:	20ff      	movs	r0, #255	@ 0xff
 8000e1e:	2200      	movs	r2, #0
 8000e20:	05c0      	lsls	r0, r0, #23
 8000e22:	4310      	orrs	r0, r2
 8000e24:	07e4      	lsls	r4, r4, #31
 8000e26:	4320      	orrs	r0, r4
 8000e28:	bcc0      	pop	{r6, r7}
 8000e2a:	46b9      	mov	r9, r7
 8000e2c:	46b0      	mov	r8, r6
 8000e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	dc00      	bgt.n	8000e36 <__aeabi_fsub+0xce>
 8000e34:	e1eb      	b.n	800120e <__aeabi_fsub+0x4a6>
 8000e36:	2a00      	cmp	r2, #0
 8000e38:	d046      	beq.n	8000ec8 <__aeabi_fsub+0x160>
 8000e3a:	2dff      	cmp	r5, #255	@ 0xff
 8000e3c:	d100      	bne.n	8000e40 <__aeabi_fsub+0xd8>
 8000e3e:	e0a4      	b.n	8000f8a <__aeabi_fsub+0x222>
 8000e40:	2280      	movs	r2, #128	@ 0x80
 8000e42:	04d2      	lsls	r2, r2, #19
 8000e44:	4311      	orrs	r1, r2
 8000e46:	2b1b      	cmp	r3, #27
 8000e48:	dc00      	bgt.n	8000e4c <__aeabi_fsub+0xe4>
 8000e4a:	e0fb      	b.n	8001044 <__aeabi_fsub+0x2dc>
 8000e4c:	2305      	movs	r3, #5
 8000e4e:	4698      	mov	r8, r3
 8000e50:	002b      	movs	r3, r5
 8000e52:	44c4      	add	ip, r8
 8000e54:	4662      	mov	r2, ip
 8000e56:	08d7      	lsrs	r7, r2, #3
 8000e58:	2bff      	cmp	r3, #255	@ 0xff
 8000e5a:	d100      	bne.n	8000e5e <__aeabi_fsub+0xf6>
 8000e5c:	e095      	b.n	8000f8a <__aeabi_fsub+0x222>
 8000e5e:	027a      	lsls	r2, r7, #9
 8000e60:	0a52      	lsrs	r2, r2, #9
 8000e62:	b2d8      	uxtb	r0, r3
 8000e64:	e7dc      	b.n	8000e20 <__aeabi_fsub+0xb8>
 8000e66:	002b      	movs	r3, r5
 8000e68:	3bff      	subs	r3, #255	@ 0xff
 8000e6a:	4699      	mov	r9, r3
 8000e6c:	2900      	cmp	r1, #0
 8000e6e:	d118      	bne.n	8000ea2 <__aeabi_fsub+0x13a>
 8000e70:	2301      	movs	r3, #1
 8000e72:	405e      	eors	r6, r3
 8000e74:	42b4      	cmp	r4, r6
 8000e76:	d100      	bne.n	8000e7a <__aeabi_fsub+0x112>
 8000e78:	e0ca      	b.n	8001010 <__aeabi_fsub+0x2a8>
 8000e7a:	464b      	mov	r3, r9
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d02d      	beq.n	8000edc <__aeabi_fsub+0x174>
 8000e80:	2d00      	cmp	r5, #0
 8000e82:	d000      	beq.n	8000e86 <__aeabi_fsub+0x11e>
 8000e84:	e13c      	b.n	8001100 <__aeabi_fsub+0x398>
 8000e86:	23ff      	movs	r3, #255	@ 0xff
 8000e88:	4664      	mov	r4, ip
 8000e8a:	2c00      	cmp	r4, #0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_fsub+0x128>
 8000e8e:	e15f      	b.n	8001150 <__aeabi_fsub+0x3e8>
 8000e90:	1e5d      	subs	r5, r3, #1
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d100      	bne.n	8000e98 <__aeabi_fsub+0x130>
 8000e96:	e174      	b.n	8001182 <__aeabi_fsub+0x41a>
 8000e98:	0034      	movs	r4, r6
 8000e9a:	2bff      	cmp	r3, #255	@ 0xff
 8000e9c:	d074      	beq.n	8000f88 <__aeabi_fsub+0x220>
 8000e9e:	002b      	movs	r3, r5
 8000ea0:	e103      	b.n	80010aa <__aeabi_fsub+0x342>
 8000ea2:	42b4      	cmp	r4, r6
 8000ea4:	d100      	bne.n	8000ea8 <__aeabi_fsub+0x140>
 8000ea6:	e09c      	b.n	8000fe2 <__aeabi_fsub+0x27a>
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d017      	beq.n	8000edc <__aeabi_fsub+0x174>
 8000eac:	2d00      	cmp	r5, #0
 8000eae:	d0ea      	beq.n	8000e86 <__aeabi_fsub+0x11e>
 8000eb0:	0007      	movs	r7, r0
 8000eb2:	0034      	movs	r4, r6
 8000eb4:	e06c      	b.n	8000f90 <__aeabi_fsub+0x228>
 8000eb6:	2900      	cmp	r1, #0
 8000eb8:	d0cc      	beq.n	8000e54 <__aeabi_fsub+0xec>
 8000eba:	1e5a      	subs	r2, r3, #1
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d02b      	beq.n	8000f18 <__aeabi_fsub+0x1b0>
 8000ec0:	2bff      	cmp	r3, #255	@ 0xff
 8000ec2:	d062      	beq.n	8000f8a <__aeabi_fsub+0x222>
 8000ec4:	0013      	movs	r3, r2
 8000ec6:	e773      	b.n	8000db0 <__aeabi_fsub+0x48>
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	d0c3      	beq.n	8000e54 <__aeabi_fsub+0xec>
 8000ecc:	1e5a      	subs	r2, r3, #1
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_fsub+0x16c>
 8000ed2:	e11e      	b.n	8001112 <__aeabi_fsub+0x3aa>
 8000ed4:	2bff      	cmp	r3, #255	@ 0xff
 8000ed6:	d058      	beq.n	8000f8a <__aeabi_fsub+0x222>
 8000ed8:	0013      	movs	r3, r2
 8000eda:	e7b4      	b.n	8000e46 <__aeabi_fsub+0xde>
 8000edc:	22fe      	movs	r2, #254	@ 0xfe
 8000ede:	1c6b      	adds	r3, r5, #1
 8000ee0:	421a      	tst	r2, r3
 8000ee2:	d10d      	bne.n	8000f00 <__aeabi_fsub+0x198>
 8000ee4:	2d00      	cmp	r5, #0
 8000ee6:	d060      	beq.n	8000faa <__aeabi_fsub+0x242>
 8000ee8:	4663      	mov	r3, ip
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d000      	beq.n	8000ef0 <__aeabi_fsub+0x188>
 8000eee:	e120      	b.n	8001132 <__aeabi_fsub+0x3ca>
 8000ef0:	2900      	cmp	r1, #0
 8000ef2:	d000      	beq.n	8000ef6 <__aeabi_fsub+0x18e>
 8000ef4:	e128      	b.n	8001148 <__aeabi_fsub+0x3e0>
 8000ef6:	2280      	movs	r2, #128	@ 0x80
 8000ef8:	2400      	movs	r4, #0
 8000efa:	20ff      	movs	r0, #255	@ 0xff
 8000efc:	03d2      	lsls	r2, r2, #15
 8000efe:	e78f      	b.n	8000e20 <__aeabi_fsub+0xb8>
 8000f00:	4663      	mov	r3, ip
 8000f02:	1a5f      	subs	r7, r3, r1
 8000f04:	017b      	lsls	r3, r7, #5
 8000f06:	d500      	bpl.n	8000f0a <__aeabi_fsub+0x1a2>
 8000f08:	e0fe      	b.n	8001108 <__aeabi_fsub+0x3a0>
 8000f0a:	2f00      	cmp	r7, #0
 8000f0c:	d000      	beq.n	8000f10 <__aeabi_fsub+0x1a8>
 8000f0e:	e765      	b.n	8000ddc <__aeabi_fsub+0x74>
 8000f10:	2400      	movs	r4, #0
 8000f12:	2000      	movs	r0, #0
 8000f14:	2200      	movs	r2, #0
 8000f16:	e783      	b.n	8000e20 <__aeabi_fsub+0xb8>
 8000f18:	4663      	mov	r3, ip
 8000f1a:	1a59      	subs	r1, r3, r1
 8000f1c:	014b      	lsls	r3, r1, #5
 8000f1e:	d400      	bmi.n	8000f22 <__aeabi_fsub+0x1ba>
 8000f20:	e119      	b.n	8001156 <__aeabi_fsub+0x3ee>
 8000f22:	018f      	lsls	r7, r1, #6
 8000f24:	09bf      	lsrs	r7, r7, #6
 8000f26:	0038      	movs	r0, r7
 8000f28:	f000 fa38 	bl	800139c <__clzsi2>
 8000f2c:	003b      	movs	r3, r7
 8000f2e:	3805      	subs	r0, #5
 8000f30:	4083      	lsls	r3, r0
 8000f32:	2501      	movs	r5, #1
 8000f34:	2220      	movs	r2, #32
 8000f36:	1b40      	subs	r0, r0, r5
 8000f38:	3001      	adds	r0, #1
 8000f3a:	1a12      	subs	r2, r2, r0
 8000f3c:	0019      	movs	r1, r3
 8000f3e:	4093      	lsls	r3, r2
 8000f40:	40c1      	lsrs	r1, r0
 8000f42:	1e5a      	subs	r2, r3, #1
 8000f44:	4193      	sbcs	r3, r2
 8000f46:	4319      	orrs	r1, r3
 8000f48:	468c      	mov	ip, r1
 8000f4a:	1e0b      	subs	r3, r1, #0
 8000f4c:	d0e1      	beq.n	8000f12 <__aeabi_fsub+0x1aa>
 8000f4e:	075b      	lsls	r3, r3, #29
 8000f50:	d100      	bne.n	8000f54 <__aeabi_fsub+0x1ec>
 8000f52:	e152      	b.n	80011fa <__aeabi_fsub+0x492>
 8000f54:	230f      	movs	r3, #15
 8000f56:	2500      	movs	r5, #0
 8000f58:	400b      	ands	r3, r1
 8000f5a:	2b04      	cmp	r3, #4
 8000f5c:	d000      	beq.n	8000f60 <__aeabi_fsub+0x1f8>
 8000f5e:	e752      	b.n	8000e06 <__aeabi_fsub+0x9e>
 8000f60:	2001      	movs	r0, #1
 8000f62:	014a      	lsls	r2, r1, #5
 8000f64:	d400      	bmi.n	8000f68 <__aeabi_fsub+0x200>
 8000f66:	e092      	b.n	800108e <__aeabi_fsub+0x326>
 8000f68:	b2c0      	uxtb	r0, r0
 8000f6a:	4663      	mov	r3, ip
 8000f6c:	019a      	lsls	r2, r3, #6
 8000f6e:	0a52      	lsrs	r2, r2, #9
 8000f70:	e756      	b.n	8000e20 <__aeabi_fsub+0xb8>
 8000f72:	4663      	mov	r3, ip
 8000f74:	075b      	lsls	r3, r3, #29
 8000f76:	d005      	beq.n	8000f84 <__aeabi_fsub+0x21c>
 8000f78:	230f      	movs	r3, #15
 8000f7a:	4662      	mov	r2, ip
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	d000      	beq.n	8000f84 <__aeabi_fsub+0x21c>
 8000f82:	e740      	b.n	8000e06 <__aeabi_fsub+0x9e>
 8000f84:	002b      	movs	r3, r5
 8000f86:	e765      	b.n	8000e54 <__aeabi_fsub+0xec>
 8000f88:	0007      	movs	r7, r0
 8000f8a:	2f00      	cmp	r7, #0
 8000f8c:	d100      	bne.n	8000f90 <__aeabi_fsub+0x228>
 8000f8e:	e745      	b.n	8000e1c <__aeabi_fsub+0xb4>
 8000f90:	2280      	movs	r2, #128	@ 0x80
 8000f92:	03d2      	lsls	r2, r2, #15
 8000f94:	433a      	orrs	r2, r7
 8000f96:	0252      	lsls	r2, r2, #9
 8000f98:	20ff      	movs	r0, #255	@ 0xff
 8000f9a:	0a52      	lsrs	r2, r2, #9
 8000f9c:	e740      	b.n	8000e20 <__aeabi_fsub+0xb8>
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d179      	bne.n	8001096 <__aeabi_fsub+0x32e>
 8000fa2:	22fe      	movs	r2, #254	@ 0xfe
 8000fa4:	1c6b      	adds	r3, r5, #1
 8000fa6:	421a      	tst	r2, r3
 8000fa8:	d1aa      	bne.n	8000f00 <__aeabi_fsub+0x198>
 8000faa:	4663      	mov	r3, ip
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d100      	bne.n	8000fb2 <__aeabi_fsub+0x24a>
 8000fb0:	e0f5      	b.n	800119e <__aeabi_fsub+0x436>
 8000fb2:	2900      	cmp	r1, #0
 8000fb4:	d100      	bne.n	8000fb8 <__aeabi_fsub+0x250>
 8000fb6:	e0d1      	b.n	800115c <__aeabi_fsub+0x3f4>
 8000fb8:	1a5f      	subs	r7, r3, r1
 8000fba:	2380      	movs	r3, #128	@ 0x80
 8000fbc:	04db      	lsls	r3, r3, #19
 8000fbe:	421f      	tst	r7, r3
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_fsub+0x25c>
 8000fc2:	e10e      	b.n	80011e2 <__aeabi_fsub+0x47a>
 8000fc4:	4662      	mov	r2, ip
 8000fc6:	2401      	movs	r4, #1
 8000fc8:	1a8a      	subs	r2, r1, r2
 8000fca:	4694      	mov	ip, r2
 8000fcc:	2000      	movs	r0, #0
 8000fce:	4034      	ands	r4, r6
 8000fd0:	2a00      	cmp	r2, #0
 8000fd2:	d100      	bne.n	8000fd6 <__aeabi_fsub+0x26e>
 8000fd4:	e724      	b.n	8000e20 <__aeabi_fsub+0xb8>
 8000fd6:	2001      	movs	r0, #1
 8000fd8:	421a      	tst	r2, r3
 8000fda:	d1c6      	bne.n	8000f6a <__aeabi_fsub+0x202>
 8000fdc:	2300      	movs	r3, #0
 8000fde:	08d7      	lsrs	r7, r2, #3
 8000fe0:	e73d      	b.n	8000e5e <__aeabi_fsub+0xf6>
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d017      	beq.n	8001016 <__aeabi_fsub+0x2ae>
 8000fe6:	2d00      	cmp	r5, #0
 8000fe8:	d000      	beq.n	8000fec <__aeabi_fsub+0x284>
 8000fea:	e0af      	b.n	800114c <__aeabi_fsub+0x3e4>
 8000fec:	23ff      	movs	r3, #255	@ 0xff
 8000fee:	4665      	mov	r5, ip
 8000ff0:	2d00      	cmp	r5, #0
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_fsub+0x28e>
 8000ff4:	e0ad      	b.n	8001152 <__aeabi_fsub+0x3ea>
 8000ff6:	1e5e      	subs	r6, r3, #1
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_fsub+0x296>
 8000ffc:	e089      	b.n	8001112 <__aeabi_fsub+0x3aa>
 8000ffe:	2bff      	cmp	r3, #255	@ 0xff
 8001000:	d0c2      	beq.n	8000f88 <__aeabi_fsub+0x220>
 8001002:	2e1b      	cmp	r6, #27
 8001004:	dc00      	bgt.n	8001008 <__aeabi_fsub+0x2a0>
 8001006:	e0ab      	b.n	8001160 <__aeabi_fsub+0x3f8>
 8001008:	1d4b      	adds	r3, r1, #5
 800100a:	469c      	mov	ip, r3
 800100c:	0013      	movs	r3, r2
 800100e:	e721      	b.n	8000e54 <__aeabi_fsub+0xec>
 8001010:	464b      	mov	r3, r9
 8001012:	2b00      	cmp	r3, #0
 8001014:	d170      	bne.n	80010f8 <__aeabi_fsub+0x390>
 8001016:	22fe      	movs	r2, #254	@ 0xfe
 8001018:	1c6b      	adds	r3, r5, #1
 800101a:	421a      	tst	r2, r3
 800101c:	d15e      	bne.n	80010dc <__aeabi_fsub+0x374>
 800101e:	2d00      	cmp	r5, #0
 8001020:	d000      	beq.n	8001024 <__aeabi_fsub+0x2bc>
 8001022:	e0c3      	b.n	80011ac <__aeabi_fsub+0x444>
 8001024:	4663      	mov	r3, ip
 8001026:	2b00      	cmp	r3, #0
 8001028:	d100      	bne.n	800102c <__aeabi_fsub+0x2c4>
 800102a:	e0d0      	b.n	80011ce <__aeabi_fsub+0x466>
 800102c:	2900      	cmp	r1, #0
 800102e:	d100      	bne.n	8001032 <__aeabi_fsub+0x2ca>
 8001030:	e094      	b.n	800115c <__aeabi_fsub+0x3f4>
 8001032:	000a      	movs	r2, r1
 8001034:	4462      	add	r2, ip
 8001036:	0153      	lsls	r3, r2, #5
 8001038:	d400      	bmi.n	800103c <__aeabi_fsub+0x2d4>
 800103a:	e0d8      	b.n	80011ee <__aeabi_fsub+0x486>
 800103c:	0192      	lsls	r2, r2, #6
 800103e:	2001      	movs	r0, #1
 8001040:	0a52      	lsrs	r2, r2, #9
 8001042:	e6ed      	b.n	8000e20 <__aeabi_fsub+0xb8>
 8001044:	0008      	movs	r0, r1
 8001046:	2220      	movs	r2, #32
 8001048:	40d8      	lsrs	r0, r3
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	4099      	lsls	r1, r3
 800104e:	000b      	movs	r3, r1
 8001050:	1e5a      	subs	r2, r3, #1
 8001052:	4193      	sbcs	r3, r2
 8001054:	4303      	orrs	r3, r0
 8001056:	449c      	add	ip, r3
 8001058:	4663      	mov	r3, ip
 800105a:	015b      	lsls	r3, r3, #5
 800105c:	d589      	bpl.n	8000f72 <__aeabi_fsub+0x20a>
 800105e:	3501      	adds	r5, #1
 8001060:	2dff      	cmp	r5, #255	@ 0xff
 8001062:	d100      	bne.n	8001066 <__aeabi_fsub+0x2fe>
 8001064:	e6da      	b.n	8000e1c <__aeabi_fsub+0xb4>
 8001066:	4662      	mov	r2, ip
 8001068:	2301      	movs	r3, #1
 800106a:	4919      	ldr	r1, [pc, #100]	@ (80010d0 <__aeabi_fsub+0x368>)
 800106c:	4013      	ands	r3, r2
 800106e:	0852      	lsrs	r2, r2, #1
 8001070:	400a      	ands	r2, r1
 8001072:	431a      	orrs	r2, r3
 8001074:	0013      	movs	r3, r2
 8001076:	4694      	mov	ip, r2
 8001078:	075b      	lsls	r3, r3, #29
 800107a:	d004      	beq.n	8001086 <__aeabi_fsub+0x31e>
 800107c:	230f      	movs	r3, #15
 800107e:	4013      	ands	r3, r2
 8001080:	2b04      	cmp	r3, #4
 8001082:	d000      	beq.n	8001086 <__aeabi_fsub+0x31e>
 8001084:	e6bf      	b.n	8000e06 <__aeabi_fsub+0x9e>
 8001086:	4663      	mov	r3, ip
 8001088:	015b      	lsls	r3, r3, #5
 800108a:	d500      	bpl.n	800108e <__aeabi_fsub+0x326>
 800108c:	e6c2      	b.n	8000e14 <__aeabi_fsub+0xac>
 800108e:	4663      	mov	r3, ip
 8001090:	08df      	lsrs	r7, r3, #3
 8001092:	002b      	movs	r3, r5
 8001094:	e6e3      	b.n	8000e5e <__aeabi_fsub+0xf6>
 8001096:	1b53      	subs	r3, r2, r5
 8001098:	2d00      	cmp	r5, #0
 800109a:	d100      	bne.n	800109e <__aeabi_fsub+0x336>
 800109c:	e6f4      	b.n	8000e88 <__aeabi_fsub+0x120>
 800109e:	2080      	movs	r0, #128	@ 0x80
 80010a0:	4664      	mov	r4, ip
 80010a2:	04c0      	lsls	r0, r0, #19
 80010a4:	4304      	orrs	r4, r0
 80010a6:	46a4      	mov	ip, r4
 80010a8:	0034      	movs	r4, r6
 80010aa:	2001      	movs	r0, #1
 80010ac:	2b1b      	cmp	r3, #27
 80010ae:	dc09      	bgt.n	80010c4 <__aeabi_fsub+0x35c>
 80010b0:	2520      	movs	r5, #32
 80010b2:	4660      	mov	r0, ip
 80010b4:	40d8      	lsrs	r0, r3
 80010b6:	1aeb      	subs	r3, r5, r3
 80010b8:	4665      	mov	r5, ip
 80010ba:	409d      	lsls	r5, r3
 80010bc:	002b      	movs	r3, r5
 80010be:	1e5d      	subs	r5, r3, #1
 80010c0:	41ab      	sbcs	r3, r5
 80010c2:	4318      	orrs	r0, r3
 80010c4:	1a0b      	subs	r3, r1, r0
 80010c6:	469c      	mov	ip, r3
 80010c8:	0015      	movs	r5, r2
 80010ca:	e680      	b.n	8000dce <__aeabi_fsub+0x66>
 80010cc:	fbffffff 	.word	0xfbffffff
 80010d0:	7dffffff 	.word	0x7dffffff
 80010d4:	22fe      	movs	r2, #254	@ 0xfe
 80010d6:	1c6b      	adds	r3, r5, #1
 80010d8:	4213      	tst	r3, r2
 80010da:	d0a3      	beq.n	8001024 <__aeabi_fsub+0x2bc>
 80010dc:	2bff      	cmp	r3, #255	@ 0xff
 80010de:	d100      	bne.n	80010e2 <__aeabi_fsub+0x37a>
 80010e0:	e69c      	b.n	8000e1c <__aeabi_fsub+0xb4>
 80010e2:	4461      	add	r1, ip
 80010e4:	0849      	lsrs	r1, r1, #1
 80010e6:	074a      	lsls	r2, r1, #29
 80010e8:	d049      	beq.n	800117e <__aeabi_fsub+0x416>
 80010ea:	220f      	movs	r2, #15
 80010ec:	400a      	ands	r2, r1
 80010ee:	2a04      	cmp	r2, #4
 80010f0:	d045      	beq.n	800117e <__aeabi_fsub+0x416>
 80010f2:	1d0a      	adds	r2, r1, #4
 80010f4:	4694      	mov	ip, r2
 80010f6:	e6ad      	b.n	8000e54 <__aeabi_fsub+0xec>
 80010f8:	2d00      	cmp	r5, #0
 80010fa:	d100      	bne.n	80010fe <__aeabi_fsub+0x396>
 80010fc:	e776      	b.n	8000fec <__aeabi_fsub+0x284>
 80010fe:	e68d      	b.n	8000e1c <__aeabi_fsub+0xb4>
 8001100:	0034      	movs	r4, r6
 8001102:	20ff      	movs	r0, #255	@ 0xff
 8001104:	2200      	movs	r2, #0
 8001106:	e68b      	b.n	8000e20 <__aeabi_fsub+0xb8>
 8001108:	4663      	mov	r3, ip
 800110a:	2401      	movs	r4, #1
 800110c:	1acf      	subs	r7, r1, r3
 800110e:	4034      	ands	r4, r6
 8001110:	e664      	b.n	8000ddc <__aeabi_fsub+0x74>
 8001112:	4461      	add	r1, ip
 8001114:	014b      	lsls	r3, r1, #5
 8001116:	d56d      	bpl.n	80011f4 <__aeabi_fsub+0x48c>
 8001118:	0848      	lsrs	r0, r1, #1
 800111a:	4944      	ldr	r1, [pc, #272]	@ (800122c <__aeabi_fsub+0x4c4>)
 800111c:	4001      	ands	r1, r0
 800111e:	0743      	lsls	r3, r0, #29
 8001120:	d02c      	beq.n	800117c <__aeabi_fsub+0x414>
 8001122:	230f      	movs	r3, #15
 8001124:	4003      	ands	r3, r0
 8001126:	2b04      	cmp	r3, #4
 8001128:	d028      	beq.n	800117c <__aeabi_fsub+0x414>
 800112a:	1d0b      	adds	r3, r1, #4
 800112c:	469c      	mov	ip, r3
 800112e:	2302      	movs	r3, #2
 8001130:	e690      	b.n	8000e54 <__aeabi_fsub+0xec>
 8001132:	2900      	cmp	r1, #0
 8001134:	d100      	bne.n	8001138 <__aeabi_fsub+0x3d0>
 8001136:	e72b      	b.n	8000f90 <__aeabi_fsub+0x228>
 8001138:	2380      	movs	r3, #128	@ 0x80
 800113a:	03db      	lsls	r3, r3, #15
 800113c:	429f      	cmp	r7, r3
 800113e:	d200      	bcs.n	8001142 <__aeabi_fsub+0x3da>
 8001140:	e726      	b.n	8000f90 <__aeabi_fsub+0x228>
 8001142:	4298      	cmp	r0, r3
 8001144:	d300      	bcc.n	8001148 <__aeabi_fsub+0x3e0>
 8001146:	e723      	b.n	8000f90 <__aeabi_fsub+0x228>
 8001148:	2401      	movs	r4, #1
 800114a:	4034      	ands	r4, r6
 800114c:	0007      	movs	r7, r0
 800114e:	e71f      	b.n	8000f90 <__aeabi_fsub+0x228>
 8001150:	0034      	movs	r4, r6
 8001152:	468c      	mov	ip, r1
 8001154:	e67e      	b.n	8000e54 <__aeabi_fsub+0xec>
 8001156:	2301      	movs	r3, #1
 8001158:	08cf      	lsrs	r7, r1, #3
 800115a:	e680      	b.n	8000e5e <__aeabi_fsub+0xf6>
 800115c:	2300      	movs	r3, #0
 800115e:	e67e      	b.n	8000e5e <__aeabi_fsub+0xf6>
 8001160:	2020      	movs	r0, #32
 8001162:	4665      	mov	r5, ip
 8001164:	1b80      	subs	r0, r0, r6
 8001166:	4085      	lsls	r5, r0
 8001168:	4663      	mov	r3, ip
 800116a:	0028      	movs	r0, r5
 800116c:	40f3      	lsrs	r3, r6
 800116e:	1e45      	subs	r5, r0, #1
 8001170:	41a8      	sbcs	r0, r5
 8001172:	4303      	orrs	r3, r0
 8001174:	469c      	mov	ip, r3
 8001176:	0015      	movs	r5, r2
 8001178:	448c      	add	ip, r1
 800117a:	e76d      	b.n	8001058 <__aeabi_fsub+0x2f0>
 800117c:	2302      	movs	r3, #2
 800117e:	08cf      	lsrs	r7, r1, #3
 8001180:	e66d      	b.n	8000e5e <__aeabi_fsub+0xf6>
 8001182:	1b0f      	subs	r7, r1, r4
 8001184:	017b      	lsls	r3, r7, #5
 8001186:	d528      	bpl.n	80011da <__aeabi_fsub+0x472>
 8001188:	01bf      	lsls	r7, r7, #6
 800118a:	09bf      	lsrs	r7, r7, #6
 800118c:	0038      	movs	r0, r7
 800118e:	f000 f905 	bl	800139c <__clzsi2>
 8001192:	003b      	movs	r3, r7
 8001194:	3805      	subs	r0, #5
 8001196:	4083      	lsls	r3, r0
 8001198:	0034      	movs	r4, r6
 800119a:	2501      	movs	r5, #1
 800119c:	e6ca      	b.n	8000f34 <__aeabi_fsub+0x1cc>
 800119e:	2900      	cmp	r1, #0
 80011a0:	d100      	bne.n	80011a4 <__aeabi_fsub+0x43c>
 80011a2:	e6b5      	b.n	8000f10 <__aeabi_fsub+0x1a8>
 80011a4:	2401      	movs	r4, #1
 80011a6:	0007      	movs	r7, r0
 80011a8:	4034      	ands	r4, r6
 80011aa:	e658      	b.n	8000e5e <__aeabi_fsub+0xf6>
 80011ac:	4663      	mov	r3, ip
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d100      	bne.n	80011b4 <__aeabi_fsub+0x44c>
 80011b2:	e6e9      	b.n	8000f88 <__aeabi_fsub+0x220>
 80011b4:	2900      	cmp	r1, #0
 80011b6:	d100      	bne.n	80011ba <__aeabi_fsub+0x452>
 80011b8:	e6ea      	b.n	8000f90 <__aeabi_fsub+0x228>
 80011ba:	2380      	movs	r3, #128	@ 0x80
 80011bc:	03db      	lsls	r3, r3, #15
 80011be:	429f      	cmp	r7, r3
 80011c0:	d200      	bcs.n	80011c4 <__aeabi_fsub+0x45c>
 80011c2:	e6e5      	b.n	8000f90 <__aeabi_fsub+0x228>
 80011c4:	4298      	cmp	r0, r3
 80011c6:	d300      	bcc.n	80011ca <__aeabi_fsub+0x462>
 80011c8:	e6e2      	b.n	8000f90 <__aeabi_fsub+0x228>
 80011ca:	0007      	movs	r7, r0
 80011cc:	e6e0      	b.n	8000f90 <__aeabi_fsub+0x228>
 80011ce:	2900      	cmp	r1, #0
 80011d0:	d100      	bne.n	80011d4 <__aeabi_fsub+0x46c>
 80011d2:	e69e      	b.n	8000f12 <__aeabi_fsub+0x1aa>
 80011d4:	2300      	movs	r3, #0
 80011d6:	08cf      	lsrs	r7, r1, #3
 80011d8:	e641      	b.n	8000e5e <__aeabi_fsub+0xf6>
 80011da:	0034      	movs	r4, r6
 80011dc:	2301      	movs	r3, #1
 80011de:	08ff      	lsrs	r7, r7, #3
 80011e0:	e63d      	b.n	8000e5e <__aeabi_fsub+0xf6>
 80011e2:	2f00      	cmp	r7, #0
 80011e4:	d100      	bne.n	80011e8 <__aeabi_fsub+0x480>
 80011e6:	e693      	b.n	8000f10 <__aeabi_fsub+0x1a8>
 80011e8:	2300      	movs	r3, #0
 80011ea:	08ff      	lsrs	r7, r7, #3
 80011ec:	e637      	b.n	8000e5e <__aeabi_fsub+0xf6>
 80011ee:	2300      	movs	r3, #0
 80011f0:	08d7      	lsrs	r7, r2, #3
 80011f2:	e634      	b.n	8000e5e <__aeabi_fsub+0xf6>
 80011f4:	2301      	movs	r3, #1
 80011f6:	08cf      	lsrs	r7, r1, #3
 80011f8:	e631      	b.n	8000e5e <__aeabi_fsub+0xf6>
 80011fa:	2280      	movs	r2, #128	@ 0x80
 80011fc:	000b      	movs	r3, r1
 80011fe:	04d2      	lsls	r2, r2, #19
 8001200:	2001      	movs	r0, #1
 8001202:	4013      	ands	r3, r2
 8001204:	4211      	tst	r1, r2
 8001206:	d000      	beq.n	800120a <__aeabi_fsub+0x4a2>
 8001208:	e6ae      	b.n	8000f68 <__aeabi_fsub+0x200>
 800120a:	08cf      	lsrs	r7, r1, #3
 800120c:	e627      	b.n	8000e5e <__aeabi_fsub+0xf6>
 800120e:	2b00      	cmp	r3, #0
 8001210:	d100      	bne.n	8001214 <__aeabi_fsub+0x4ac>
 8001212:	e75f      	b.n	80010d4 <__aeabi_fsub+0x36c>
 8001214:	1b56      	subs	r6, r2, r5
 8001216:	2d00      	cmp	r5, #0
 8001218:	d101      	bne.n	800121e <__aeabi_fsub+0x4b6>
 800121a:	0033      	movs	r3, r6
 800121c:	e6e7      	b.n	8000fee <__aeabi_fsub+0x286>
 800121e:	2380      	movs	r3, #128	@ 0x80
 8001220:	4660      	mov	r0, ip
 8001222:	04db      	lsls	r3, r3, #19
 8001224:	4318      	orrs	r0, r3
 8001226:	4684      	mov	ip, r0
 8001228:	e6eb      	b.n	8001002 <__aeabi_fsub+0x29a>
 800122a:	46c0      	nop			@ (mov r8, r8)
 800122c:	7dffffff 	.word	0x7dffffff

08001230 <__aeabi_f2iz>:
 8001230:	0241      	lsls	r1, r0, #9
 8001232:	0042      	lsls	r2, r0, #1
 8001234:	0fc3      	lsrs	r3, r0, #31
 8001236:	0a49      	lsrs	r1, r1, #9
 8001238:	2000      	movs	r0, #0
 800123a:	0e12      	lsrs	r2, r2, #24
 800123c:	2a7e      	cmp	r2, #126	@ 0x7e
 800123e:	dd03      	ble.n	8001248 <__aeabi_f2iz+0x18>
 8001240:	2a9d      	cmp	r2, #157	@ 0x9d
 8001242:	dd02      	ble.n	800124a <__aeabi_f2iz+0x1a>
 8001244:	4a09      	ldr	r2, [pc, #36]	@ (800126c <__aeabi_f2iz+0x3c>)
 8001246:	1898      	adds	r0, r3, r2
 8001248:	4770      	bx	lr
 800124a:	2080      	movs	r0, #128	@ 0x80
 800124c:	0400      	lsls	r0, r0, #16
 800124e:	4301      	orrs	r1, r0
 8001250:	2a95      	cmp	r2, #149	@ 0x95
 8001252:	dc07      	bgt.n	8001264 <__aeabi_f2iz+0x34>
 8001254:	2096      	movs	r0, #150	@ 0x96
 8001256:	1a82      	subs	r2, r0, r2
 8001258:	40d1      	lsrs	r1, r2
 800125a:	4248      	negs	r0, r1
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1f3      	bne.n	8001248 <__aeabi_f2iz+0x18>
 8001260:	0008      	movs	r0, r1
 8001262:	e7f1      	b.n	8001248 <__aeabi_f2iz+0x18>
 8001264:	3a96      	subs	r2, #150	@ 0x96
 8001266:	4091      	lsls	r1, r2
 8001268:	e7f7      	b.n	800125a <__aeabi_f2iz+0x2a>
 800126a:	46c0      	nop			@ (mov r8, r8)
 800126c:	7fffffff 	.word	0x7fffffff

08001270 <__aeabi_i2f>:
 8001270:	b570      	push	{r4, r5, r6, lr}
 8001272:	2800      	cmp	r0, #0
 8001274:	d012      	beq.n	800129c <__aeabi_i2f+0x2c>
 8001276:	17c3      	asrs	r3, r0, #31
 8001278:	18c5      	adds	r5, r0, r3
 800127a:	405d      	eors	r5, r3
 800127c:	0fc4      	lsrs	r4, r0, #31
 800127e:	0028      	movs	r0, r5
 8001280:	f000 f88c 	bl	800139c <__clzsi2>
 8001284:	239e      	movs	r3, #158	@ 0x9e
 8001286:	1a1b      	subs	r3, r3, r0
 8001288:	2b96      	cmp	r3, #150	@ 0x96
 800128a:	dc0f      	bgt.n	80012ac <__aeabi_i2f+0x3c>
 800128c:	2808      	cmp	r0, #8
 800128e:	d038      	beq.n	8001302 <__aeabi_i2f+0x92>
 8001290:	3808      	subs	r0, #8
 8001292:	4085      	lsls	r5, r0
 8001294:	026d      	lsls	r5, r5, #9
 8001296:	0a6d      	lsrs	r5, r5, #9
 8001298:	b2d8      	uxtb	r0, r3
 800129a:	e002      	b.n	80012a2 <__aeabi_i2f+0x32>
 800129c:	2400      	movs	r4, #0
 800129e:	2000      	movs	r0, #0
 80012a0:	2500      	movs	r5, #0
 80012a2:	05c0      	lsls	r0, r0, #23
 80012a4:	4328      	orrs	r0, r5
 80012a6:	07e4      	lsls	r4, r4, #31
 80012a8:	4320      	orrs	r0, r4
 80012aa:	bd70      	pop	{r4, r5, r6, pc}
 80012ac:	2b99      	cmp	r3, #153	@ 0x99
 80012ae:	dc14      	bgt.n	80012da <__aeabi_i2f+0x6a>
 80012b0:	1f42      	subs	r2, r0, #5
 80012b2:	4095      	lsls	r5, r2
 80012b4:	002a      	movs	r2, r5
 80012b6:	4915      	ldr	r1, [pc, #84]	@ (800130c <__aeabi_i2f+0x9c>)
 80012b8:	4011      	ands	r1, r2
 80012ba:	0755      	lsls	r5, r2, #29
 80012bc:	d01c      	beq.n	80012f8 <__aeabi_i2f+0x88>
 80012be:	250f      	movs	r5, #15
 80012c0:	402a      	ands	r2, r5
 80012c2:	2a04      	cmp	r2, #4
 80012c4:	d018      	beq.n	80012f8 <__aeabi_i2f+0x88>
 80012c6:	3104      	adds	r1, #4
 80012c8:	08ca      	lsrs	r2, r1, #3
 80012ca:	0149      	lsls	r1, r1, #5
 80012cc:	d515      	bpl.n	80012fa <__aeabi_i2f+0x8a>
 80012ce:	239f      	movs	r3, #159	@ 0x9f
 80012d0:	0252      	lsls	r2, r2, #9
 80012d2:	1a18      	subs	r0, r3, r0
 80012d4:	0a55      	lsrs	r5, r2, #9
 80012d6:	b2c0      	uxtb	r0, r0
 80012d8:	e7e3      	b.n	80012a2 <__aeabi_i2f+0x32>
 80012da:	2205      	movs	r2, #5
 80012dc:	0029      	movs	r1, r5
 80012de:	1a12      	subs	r2, r2, r0
 80012e0:	40d1      	lsrs	r1, r2
 80012e2:	0002      	movs	r2, r0
 80012e4:	321b      	adds	r2, #27
 80012e6:	4095      	lsls	r5, r2
 80012e8:	002a      	movs	r2, r5
 80012ea:	1e55      	subs	r5, r2, #1
 80012ec:	41aa      	sbcs	r2, r5
 80012ee:	430a      	orrs	r2, r1
 80012f0:	4906      	ldr	r1, [pc, #24]	@ (800130c <__aeabi_i2f+0x9c>)
 80012f2:	4011      	ands	r1, r2
 80012f4:	0755      	lsls	r5, r2, #29
 80012f6:	d1e2      	bne.n	80012be <__aeabi_i2f+0x4e>
 80012f8:	08ca      	lsrs	r2, r1, #3
 80012fa:	0252      	lsls	r2, r2, #9
 80012fc:	0a55      	lsrs	r5, r2, #9
 80012fe:	b2d8      	uxtb	r0, r3
 8001300:	e7cf      	b.n	80012a2 <__aeabi_i2f+0x32>
 8001302:	026d      	lsls	r5, r5, #9
 8001304:	0a6d      	lsrs	r5, r5, #9
 8001306:	308e      	adds	r0, #142	@ 0x8e
 8001308:	e7cb      	b.n	80012a2 <__aeabi_i2f+0x32>
 800130a:	46c0      	nop			@ (mov r8, r8)
 800130c:	fbffffff 	.word	0xfbffffff

08001310 <__aeabi_ui2f>:
 8001310:	b510      	push	{r4, lr}
 8001312:	1e04      	subs	r4, r0, #0
 8001314:	d00d      	beq.n	8001332 <__aeabi_ui2f+0x22>
 8001316:	f000 f841 	bl	800139c <__clzsi2>
 800131a:	239e      	movs	r3, #158	@ 0x9e
 800131c:	1a1b      	subs	r3, r3, r0
 800131e:	2b96      	cmp	r3, #150	@ 0x96
 8001320:	dc0c      	bgt.n	800133c <__aeabi_ui2f+0x2c>
 8001322:	2808      	cmp	r0, #8
 8001324:	d034      	beq.n	8001390 <__aeabi_ui2f+0x80>
 8001326:	3808      	subs	r0, #8
 8001328:	4084      	lsls	r4, r0
 800132a:	0264      	lsls	r4, r4, #9
 800132c:	0a64      	lsrs	r4, r4, #9
 800132e:	b2d8      	uxtb	r0, r3
 8001330:	e001      	b.n	8001336 <__aeabi_ui2f+0x26>
 8001332:	2000      	movs	r0, #0
 8001334:	2400      	movs	r4, #0
 8001336:	05c0      	lsls	r0, r0, #23
 8001338:	4320      	orrs	r0, r4
 800133a:	bd10      	pop	{r4, pc}
 800133c:	2b99      	cmp	r3, #153	@ 0x99
 800133e:	dc13      	bgt.n	8001368 <__aeabi_ui2f+0x58>
 8001340:	1f42      	subs	r2, r0, #5
 8001342:	4094      	lsls	r4, r2
 8001344:	4a14      	ldr	r2, [pc, #80]	@ (8001398 <__aeabi_ui2f+0x88>)
 8001346:	4022      	ands	r2, r4
 8001348:	0761      	lsls	r1, r4, #29
 800134a:	d01c      	beq.n	8001386 <__aeabi_ui2f+0x76>
 800134c:	210f      	movs	r1, #15
 800134e:	4021      	ands	r1, r4
 8001350:	2904      	cmp	r1, #4
 8001352:	d018      	beq.n	8001386 <__aeabi_ui2f+0x76>
 8001354:	3204      	adds	r2, #4
 8001356:	08d4      	lsrs	r4, r2, #3
 8001358:	0152      	lsls	r2, r2, #5
 800135a:	d515      	bpl.n	8001388 <__aeabi_ui2f+0x78>
 800135c:	239f      	movs	r3, #159	@ 0x9f
 800135e:	0264      	lsls	r4, r4, #9
 8001360:	1a18      	subs	r0, r3, r0
 8001362:	0a64      	lsrs	r4, r4, #9
 8001364:	b2c0      	uxtb	r0, r0
 8001366:	e7e6      	b.n	8001336 <__aeabi_ui2f+0x26>
 8001368:	0002      	movs	r2, r0
 800136a:	0021      	movs	r1, r4
 800136c:	321b      	adds	r2, #27
 800136e:	4091      	lsls	r1, r2
 8001370:	000a      	movs	r2, r1
 8001372:	1e51      	subs	r1, r2, #1
 8001374:	418a      	sbcs	r2, r1
 8001376:	2105      	movs	r1, #5
 8001378:	1a09      	subs	r1, r1, r0
 800137a:	40cc      	lsrs	r4, r1
 800137c:	4314      	orrs	r4, r2
 800137e:	4a06      	ldr	r2, [pc, #24]	@ (8001398 <__aeabi_ui2f+0x88>)
 8001380:	4022      	ands	r2, r4
 8001382:	0761      	lsls	r1, r4, #29
 8001384:	d1e2      	bne.n	800134c <__aeabi_ui2f+0x3c>
 8001386:	08d4      	lsrs	r4, r2, #3
 8001388:	0264      	lsls	r4, r4, #9
 800138a:	0a64      	lsrs	r4, r4, #9
 800138c:	b2d8      	uxtb	r0, r3
 800138e:	e7d2      	b.n	8001336 <__aeabi_ui2f+0x26>
 8001390:	0264      	lsls	r4, r4, #9
 8001392:	0a64      	lsrs	r4, r4, #9
 8001394:	308e      	adds	r0, #142	@ 0x8e
 8001396:	e7ce      	b.n	8001336 <__aeabi_ui2f+0x26>
 8001398:	fbffffff 	.word	0xfbffffff

0800139c <__clzsi2>:
 800139c:	211c      	movs	r1, #28
 800139e:	2301      	movs	r3, #1
 80013a0:	041b      	lsls	r3, r3, #16
 80013a2:	4298      	cmp	r0, r3
 80013a4:	d301      	bcc.n	80013aa <__clzsi2+0xe>
 80013a6:	0c00      	lsrs	r0, r0, #16
 80013a8:	3910      	subs	r1, #16
 80013aa:	0a1b      	lsrs	r3, r3, #8
 80013ac:	4298      	cmp	r0, r3
 80013ae:	d301      	bcc.n	80013b4 <__clzsi2+0x18>
 80013b0:	0a00      	lsrs	r0, r0, #8
 80013b2:	3908      	subs	r1, #8
 80013b4:	091b      	lsrs	r3, r3, #4
 80013b6:	4298      	cmp	r0, r3
 80013b8:	d301      	bcc.n	80013be <__clzsi2+0x22>
 80013ba:	0900      	lsrs	r0, r0, #4
 80013bc:	3904      	subs	r1, #4
 80013be:	a202      	add	r2, pc, #8	@ (adr r2, 80013c8 <__clzsi2+0x2c>)
 80013c0:	5c10      	ldrb	r0, [r2, r0]
 80013c2:	1840      	adds	r0, r0, r1
 80013c4:	4770      	bx	lr
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	02020304 	.word	0x02020304
 80013cc:	01010101 	.word	0x01010101
	...

080013d8 <HAL_I2C_ListenCpltCallback>:
volatile bool    i2c2_rx_complete   = false;   
volatile uint32_t received_cmd_value = 0;      
volatile uint32_t response_value     = 12345678; 

void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c2) return;
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_I2C_ListenCpltCallback+0x24>)
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d104      	bne.n	80013f2 <HAL_I2C_ListenCpltCallback+0x1a>

    HAL_I2C_EnableListen_IT(hi2c);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	0018      	movs	r0, r3
 80013ec:	f002 f8dc 	bl	80035a8 <HAL_I2C_EnableListen_IT>
 80013f0:	e000      	b.n	80013f4 <HAL_I2C_ListenCpltCallback+0x1c>
    if (hi2c != &hi2c2) return;
 80013f2:	46c0      	nop			@ (mov r8, r8)
}
 80013f4:	46bd      	mov	sp, r7
 80013f6:	b002      	add	sp, #8
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	46c0      	nop			@ (mov r8, r8)
 80013fc:	20000100 	.word	0x20000100

08001400 <HAL_I2C_AddrCallback>:

void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c,
                          uint8_t TransferDirection,
                          uint16_t AddrMatchCode)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	0008      	movs	r0, r1
 800140a:	0011      	movs	r1, r2
 800140c:	1cfb      	adds	r3, r7, #3
 800140e:	1c02      	adds	r2, r0, #0
 8001410:	701a      	strb	r2, [r3, #0]
 8001412:	003b      	movs	r3, r7
 8001414:	1c0a      	adds	r2, r1, #0
 8001416:	801a      	strh	r2, [r3, #0]
    if (hi2c != &hi2c2) return;
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	4b18      	ldr	r3, [pc, #96]	@ (800147c <HAL_I2C_AddrCallback+0x7c>)
 800141c:	429a      	cmp	r2, r3
 800141e:	d128      	bne.n	8001472 <HAL_I2C_AddrCallback+0x72>

    if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 8001420:	1cfb      	adds	r3, r7, #3
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d106      	bne.n	8001436 <HAL_I2C_AddrCallback+0x36>
        HAL_I2C_Slave_Receive_IT(hi2c, i2c2_rx_buf, 4);
 8001428:	4915      	ldr	r1, [pc, #84]	@ (8001480 <HAL_I2C_AddrCallback+0x80>)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2204      	movs	r2, #4
 800142e:	0018      	movs	r0, r3
 8001430:	f002 f864 	bl	80034fc <HAL_I2C_Slave_Receive_IT>
 8001434:	e01e      	b.n	8001474 <HAL_I2C_AddrCallback+0x74>
    } else { /* master wants to read from us */
        /* Prepare tx buffer (big-endian MSB first) */
        i2c2_tx_buf[0] = (uint8_t)((response_value >> 24) & 0xFF);
 8001436:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <HAL_I2C_AddrCallback+0x84>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	0e1b      	lsrs	r3, r3, #24
 800143c:	b2da      	uxtb	r2, r3
 800143e:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <HAL_I2C_AddrCallback+0x88>)
 8001440:	701a      	strb	r2, [r3, #0]
        i2c2_tx_buf[1] = (uint8_t)((response_value >> 16) & 0xFF);
 8001442:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <HAL_I2C_AddrCallback+0x84>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	0c1b      	lsrs	r3, r3, #16
 8001448:	b2da      	uxtb	r2, r3
 800144a:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <HAL_I2C_AddrCallback+0x88>)
 800144c:	705a      	strb	r2, [r3, #1]
        i2c2_tx_buf[2] = (uint8_t)((response_value >>  8) & 0xFF);
 800144e:	4b0d      	ldr	r3, [pc, #52]	@ (8001484 <HAL_I2C_AddrCallback+0x84>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	0a1b      	lsrs	r3, r3, #8
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <HAL_I2C_AddrCallback+0x88>)
 8001458:	709a      	strb	r2, [r3, #2]
        i2c2_tx_buf[3] = (uint8_t)((response_value >>  0) & 0xFF);
 800145a:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <HAL_I2C_AddrCallback+0x84>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	b2da      	uxtb	r2, r3
 8001460:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <HAL_I2C_AddrCallback+0x88>)
 8001462:	70da      	strb	r2, [r3, #3]

        HAL_I2C_Slave_Transmit_IT(hi2c, i2c2_tx_buf, 4);
 8001464:	4908      	ldr	r1, [pc, #32]	@ (8001488 <HAL_I2C_AddrCallback+0x88>)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2204      	movs	r2, #4
 800146a:	0018      	movs	r0, r3
 800146c:	f001 ffd2 	bl	8003414 <HAL_I2C_Slave_Transmit_IT>
 8001470:	e000      	b.n	8001474 <HAL_I2C_AddrCallback+0x74>
    if (hi2c != &hi2c2) return;
 8001472:	46c0      	nop			@ (mov r8, r8)
    }
}
 8001474:	46bd      	mov	sp, r7
 8001476:	b002      	add	sp, #8
 8001478:	bd80      	pop	{r7, pc}
 800147a:	46c0      	nop			@ (mov r8, r8)
 800147c:	20000100 	.word	0x20000100
 8001480:	20000088 	.word	0x20000088
 8001484:	20000000 	.word	0x20000000
 8001488:	2000008c 	.word	0x2000008c

0800148c <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c2) return;
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	4b0e      	ldr	r3, [pc, #56]	@ (80014d0 <HAL_I2C_SlaveRxCpltCallback+0x44>)
 8001498:	429a      	cmp	r2, r3
 800149a:	d115      	bne.n	80014c8 <HAL_I2C_SlaveRxCpltCallback+0x3c>

    uint32_t val =  ((uint32_t)i2c2_rx_buf[0] << 24) |
 800149c:	4b0d      	ldr	r3, [pc, #52]	@ (80014d4 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	061a      	lsls	r2, r3, #24
                    ((uint32_t)i2c2_rx_buf[1] << 16) |
 80014a2:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 80014a4:	785b      	ldrb	r3, [r3, #1]
 80014a6:	041b      	lsls	r3, r3, #16
    uint32_t val =  ((uint32_t)i2c2_rx_buf[0] << 24) |
 80014a8:	431a      	orrs	r2, r3
                    ((uint32_t)i2c2_rx_buf[2] <<  8) |
 80014aa:	4b0a      	ldr	r3, [pc, #40]	@ (80014d4 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 80014ac:	789b      	ldrb	r3, [r3, #2]
 80014ae:	021b      	lsls	r3, r3, #8
                    ((uint32_t)i2c2_rx_buf[1] << 16) |
 80014b0:	4313      	orrs	r3, r2
                    ((uint32_t)i2c2_rx_buf[3] <<  0);
 80014b2:	4a08      	ldr	r2, [pc, #32]	@ (80014d4 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 80014b4:	78d2      	ldrb	r2, [r2, #3]
    uint32_t val =  ((uint32_t)i2c2_rx_buf[0] << 24) |
 80014b6:	4313      	orrs	r3, r2
 80014b8:	60fb      	str	r3, [r7, #12]

    received_cmd_value = val;
 80014ba:	4b07      	ldr	r3, [pc, #28]	@ (80014d8 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 80014bc:	68fa      	ldr	r2, [r7, #12]
 80014be:	601a      	str	r2, [r3, #0]

    i2c2_rx_complete = true;
 80014c0:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <HAL_I2C_SlaveRxCpltCallback+0x50>)
 80014c2:	2201      	movs	r2, #1
 80014c4:	701a      	strb	r2, [r3, #0]
 80014c6:	e000      	b.n	80014ca <HAL_I2C_SlaveRxCpltCallback+0x3e>
    if (hi2c != &hi2c2) return;
 80014c8:	46c0      	nop			@ (mov r8, r8)
}
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b004      	add	sp, #16
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000100 	.word	0x20000100
 80014d4:	20000088 	.word	0x20000088
 80014d8:	20000094 	.word	0x20000094
 80014dc:	20000090 	.word	0x20000090

080014e0 <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c2) return;
}
 80014e8:	46bd      	mov	sp, r7
 80014ea:	b002      	add	sp, #8
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c2) return;
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <HAL_I2C_ErrorCallback+0x3c>)
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d111      	bne.n	8001524 <HAL_I2C_ErrorCallback+0x34>

    uint32_t err = HAL_I2C_GetError(hi2c);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	0018      	movs	r0, r3
 8001504:	f002 f916 	bl	8003734 <HAL_I2C_GetError>
 8001508:	0003      	movs	r3, r0
 800150a:	60fb      	str	r3, [r7, #12]

    if (err & HAL_I2C_ERROR_AF) {
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	2204      	movs	r2, #4
 8001510:	4013      	ands	r3, r2
 8001512:	d002      	beq.n	800151a <HAL_I2C_ErrorCallback+0x2a>
        i2c2_rx_complete = true;
 8001514:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <HAL_I2C_ErrorCallback+0x40>)
 8001516:	2201      	movs	r2, #1
 8001518:	701a      	strb	r2, [r3, #0]
    }

    HAL_I2C_EnableListen_IT(hi2c);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	0018      	movs	r0, r3
 800151e:	f002 f843 	bl	80035a8 <HAL_I2C_EnableListen_IT>
 8001522:	e000      	b.n	8001526 <HAL_I2C_ErrorCallback+0x36>
    if (hi2c != &hi2c2) return;
 8001524:	46c0      	nop			@ (mov r8, r8)
}
 8001526:	46bd      	mov	sp, r7
 8001528:	b004      	add	sp, #16
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000100 	.word	0x20000100
 8001530:	20000090 	.word	0x20000090

08001534 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	0002      	movs	r2, r0
 800153c:	1dfb      	adds	r3, r7, #7
 800153e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001540:	1dfb      	adds	r3, r7, #7
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b7f      	cmp	r3, #127	@ 0x7f
 8001546:	d809      	bhi.n	800155c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001548:	1dfb      	adds	r3, r7, #7
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	001a      	movs	r2, r3
 800154e:	231f      	movs	r3, #31
 8001550:	401a      	ands	r2, r3
 8001552:	4b04      	ldr	r3, [pc, #16]	@ (8001564 <__NVIC_EnableIRQ+0x30>)
 8001554:	2101      	movs	r1, #1
 8001556:	4091      	lsls	r1, r2
 8001558:	000a      	movs	r2, r1
 800155a:	601a      	str	r2, [r3, #0]
  }
}
 800155c:	46c0      	nop			@ (mov r8, r8)
 800155e:	46bd      	mov	sp, r7
 8001560:	b002      	add	sp, #8
 8001562:	bd80      	pop	{r7, pc}
 8001564:	e000e100 	.word	0xe000e100

08001568 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	0002      	movs	r2, r0
 8001570:	1dfb      	adds	r3, r7, #7
 8001572:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001574:	1dfb      	adds	r3, r7, #7
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b7f      	cmp	r3, #127	@ 0x7f
 800157a:	d810      	bhi.n	800159e <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800157c:	1dfb      	adds	r3, r7, #7
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	001a      	movs	r2, r3
 8001582:	231f      	movs	r3, #31
 8001584:	4013      	ands	r3, r2
 8001586:	4908      	ldr	r1, [pc, #32]	@ (80015a8 <__NVIC_DisableIRQ+0x40>)
 8001588:	2201      	movs	r2, #1
 800158a:	409a      	lsls	r2, r3
 800158c:	0013      	movs	r3, r2
 800158e:	2280      	movs	r2, #128	@ 0x80
 8001590:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001592:	f3bf 8f4f 	dsb	sy
}
 8001596:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8001598:	f3bf 8f6f 	isb	sy
}
 800159c:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 800159e:	46c0      	nop			@ (mov r8, r8)
 80015a0:	46bd      	mov	sp, r7
 80015a2:	b002      	add	sp, #8
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	46c0      	nop			@ (mov r8, r8)
 80015a8:	e000e100 	.word	0xe000e100

080015ac <sensor_init_once>:
const int osr_d2 = 512;       // temperature conversion OSR
const uint16_t delay_d1 = 2;  // milliseconds for OSR 512 (conservative)
const uint16_t delay_d2 = 2;

static void sensor_init_once(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
    ms5837_hal_handle_init(&ref);
 80015b0:	4b0c      	ldr	r3, [pc, #48]	@ (80015e4 <sensor_init_once+0x38>)
 80015b2:	0018      	movs	r0, r3
 80015b4:	f000 fde8 	bl	8002188 <ms5837_hal_handle_init>

    if (ms5837_reset(&ref) != E_MS58370BA01_SUCCESS) {
 80015b8:	4b0a      	ldr	r3, [pc, #40]	@ (80015e4 <sensor_init_once+0x38>)
 80015ba:	0018      	movs	r0, r3
 80015bc:	f000 fb0a 	bl	8001bd4 <ms5837_reset>
 80015c0:	1e03      	subs	r3, r0, #0
 80015c2:	d001      	beq.n	80015c8 <sensor_init_once+0x1c>
        Error_Handler();
 80015c4:	f000 fb00 	bl	8001bc8 <Error_Handler>
    }

    if (ms5837_read_prom(&ref, ms_calib) != E_MS58370BA01_SUCCESS) {
 80015c8:	4a07      	ldr	r2, [pc, #28]	@ (80015e8 <sensor_init_once+0x3c>)
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <sensor_init_once+0x38>)
 80015cc:	0011      	movs	r1, r2
 80015ce:	0018      	movs	r0, r3
 80015d0:	f000 fb1c 	bl	8001c0c <ms5837_read_prom>
 80015d4:	1e03      	subs	r3, r0, #0
 80015d6:	d001      	beq.n	80015dc <sensor_init_once+0x30>
        Error_Handler();
 80015d8:	f000 faf6 	bl	8001bc8 <Error_Handler>
    }
}
 80015dc:	46c0      	nop			@ (mov r8, r8)
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	46c0      	nop			@ (mov r8, r8)
 80015e4:	20000194 	.word	0x20000194
 80015e8:	200001a8 	.word	0x200001a8

080015ec <sensor_do_blocking_read>:

static bool sensor_do_blocking_read(void)
{
 80015ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ee:	46c6      	mov	lr, r8
 80015f0:	b500      	push	{lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af04      	add	r7, sp, #16
    pressure_read_in_progress = true;
 80015f6:	4b16      	ldr	r3, [pc, #88]	@ (8001650 <sensor_do_blocking_read+0x64>)
 80015f8:	2201      	movs	r2, #1
 80015fa:	701a      	strb	r2, [r3, #0]
    bool ok = false;
 80015fc:	1dfb      	adds	r3, r7, #7
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
    if (ms5837_read_temperature_and_pressure(&ref, ms_calib, &pressure, &temperature,
 8001602:	2380      	movs	r3, #128	@ 0x80
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4698      	mov	r8, r3
 8001608:	2280      	movs	r2, #128	@ 0x80
 800160a:	0092      	lsls	r2, r2, #2
 800160c:	2602      	movs	r6, #2
 800160e:	2102      	movs	r1, #2
 8001610:	468c      	mov	ip, r1
 8001612:	4d10      	ldr	r5, [pc, #64]	@ (8001654 <sensor_do_blocking_read+0x68>)
 8001614:	4c10      	ldr	r4, [pc, #64]	@ (8001658 <sensor_do_blocking_read+0x6c>)
 8001616:	4911      	ldr	r1, [pc, #68]	@ (800165c <sensor_do_blocking_read+0x70>)
 8001618:	4811      	ldr	r0, [pc, #68]	@ (8001660 <sensor_do_blocking_read+0x74>)
 800161a:	4663      	mov	r3, ip
 800161c:	9303      	str	r3, [sp, #12]
 800161e:	9602      	str	r6, [sp, #8]
 8001620:	9201      	str	r2, [sp, #4]
 8001622:	4643      	mov	r3, r8
 8001624:	9300      	str	r3, [sp, #0]
 8001626:	002b      	movs	r3, r5
 8001628:	0022      	movs	r2, r4
 800162a:	f000 fbb5 	bl	8001d98 <ms5837_read_temperature_and_pressure>
 800162e:	1e03      	subs	r3, r0, #0
 8001630:	d102      	bne.n	8001638 <sensor_do_blocking_read+0x4c>
                                            osr_d1, osr_d2, delay_d1, delay_d2) == E_MS58370BA01_SUCCESS) {
        ok = true;
 8001632:	1dfb      	adds	r3, r7, #7
 8001634:	2201      	movs	r2, #1
 8001636:	701a      	strb	r2, [r3, #0]
    }
    pressure_read_in_progress = false;
 8001638:	4b05      	ldr	r3, [pc, #20]	@ (8001650 <sensor_do_blocking_read+0x64>)
 800163a:	2200      	movs	r2, #0
 800163c:	701a      	strb	r2, [r3, #0]
    return ok;
 800163e:	1dfb      	adds	r3, r7, #7
 8001640:	781b      	ldrb	r3, [r3, #0]
}
 8001642:	0018      	movs	r0, r3
 8001644:	46bd      	mov	sp, r7
 8001646:	b002      	add	sp, #8
 8001648:	bc80      	pop	{r7}
 800164a:	46b8      	mov	r8, r7
 800164c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800164e:	46c0      	nop			@ (mov r8, r8)
 8001650:	200001d1 	.word	0x200001d1
 8001654:	200001a4 	.word	0x200001a4
 8001658:	200001a0 	.word	0x200001a0
 800165c:	200001a8 	.word	0x200001a8
 8001660:	20000194 	.word	0x20000194

08001664 <pressure_to_kpa>:

static float pressure_to_kpa(int32_t p_pa) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
    return ((float)p_pa) / 1000.0f;
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f7ff fdff 	bl	8001270 <__aeabi_i2f>
 8001672:	1c03      	adds	r3, r0, #0
 8001674:	4904      	ldr	r1, [pc, #16]	@ (8001688 <pressure_to_kpa+0x24>)
 8001676:	1c18      	adds	r0, r3, #0
 8001678:	f7ff f84e 	bl	8000718 <__aeabi_fdiv>
 800167c:	1c03      	adds	r3, r0, #0
}
 800167e:	1c18      	adds	r0, r3, #0
 8001680:	46bd      	mov	sp, r7
 8001682:	b002      	add	sp, #8
 8001684:	bd80      	pop	{r7, pc}
 8001686:	46c0      	nop			@ (mov r8, r8)
 8001688:	447a0000 	.word	0x447a0000

0800168c <apply_calib_and_clip>:
static float apply_calib_and_clip(const dac_calib_t *c, float volts) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
    float cmd = dac_calib_apply(c, volts);
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	1c11      	adds	r1, r2, #0
 800169c:	0018      	movs	r0, r3
 800169e:	f005 f945 	bl	800692c <dac_calib_apply>
 80016a2:	1c03      	adds	r3, r0, #0
 80016a4:	60fb      	str	r3, [r7, #12]
    if (cmd < 0.0f) cmd = 0.0f;
 80016a6:	2100      	movs	r1, #0
 80016a8:	68f8      	ldr	r0, [r7, #12]
 80016aa:	f7fe fdd5 	bl	8000258 <__aeabi_fcmplt>
 80016ae:	1e03      	subs	r3, r0, #0
 80016b0:	d001      	beq.n	80016b6 <apply_calib_and_clip+0x2a>
 80016b2:	2300      	movs	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
    if (cmd > BOARD_VREF_V) cmd = BOARD_VREF_V;
 80016b6:	4906      	ldr	r1, [pc, #24]	@ (80016d0 <apply_calib_and_clip+0x44>)
 80016b8:	68f8      	ldr	r0, [r7, #12]
 80016ba:	f7fe fde1 	bl	8000280 <__aeabi_fcmpgt>
 80016be:	1e03      	subs	r3, r0, #0
 80016c0:	d001      	beq.n	80016c6 <apply_calib_and_clip+0x3a>
 80016c2:	4b03      	ldr	r3, [pc, #12]	@ (80016d0 <apply_calib_and_clip+0x44>)
 80016c4:	60fb      	str	r3, [r7, #12]
    return cmd;
 80016c6:	68fb      	ldr	r3, [r7, #12]
}
 80016c8:	1c18      	adds	r0, r3, #0
 80016ca:	46bd      	mov	sp, r7
 80016cc:	b004      	add	sp, #16
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40533333 	.word	0x40533333

080016d4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
    if (htim == &htim2) {
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d102      	bne.n	80016ea <HAL_TIM_PeriodElapsedCallback+0x16>
        pressure_sample_requested = true;
 80016e4:	4b04      	ldr	r3, [pc, #16]	@ (80016f8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80016e6:	2201      	movs	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]
    }
}
 80016ea:	46c0      	nop			@ (mov r8, r8)
 80016ec:	46bd      	mov	sp, r7
 80016ee:	b002      	add	sp, #8
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	46c0      	nop			@ (mov r8, r8)
 80016f4:	20000154 	.word	0x20000154
 80016f8:	200001d0 	.word	0x200001d0

080016fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001702:	f000 ff71 	bl	80025e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001706:	f000 f8b3 	bl	8001870 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  sensor_init_once();
 800170a:	f7ff ff4f 	bl	80015ac <sensor_init_once>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170e:	f000 fa2d 	bl	8001b6c <MX_GPIO_Init>
  MX_DAC_Init();
 8001712:	f000 f91f 	bl	8001954 <MX_DAC_Init>
  MX_I2C1_Init();
 8001716:	f000 f955 	bl	80019c4 <MX_I2C1_Init>
  MX_I2C2_Init();
 800171a:	f000 f993 	bl	8001a44 <MX_I2C2_Init>
  MX_TIM2_Init();
 800171e:	f000 f9d1 	bl	8001ac4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // start TIM2 with interrupt
  HAL_TIM_Base_Start_IT(&htim2);
 8001722:	4b46      	ldr	r3, [pc, #280]	@ (800183c <main+0x140>)
 8001724:	0018      	movs	r0, r3
 8001726:	f004 fd7d 	bl	8006224 <HAL_TIM_Base_Start_IT>
  
  if (HAL_I2C_EnableListen_IT(&hi2c2) != HAL_OK) {
 800172a:	4b45      	ldr	r3, [pc, #276]	@ (8001840 <main+0x144>)
 800172c:	0018      	movs	r0, r3
 800172e:	f001 ff3b 	bl	80035a8 <HAL_I2C_EnableListen_IT>
 8001732:	1e03      	subs	r3, r0, #0
 8001734:	d001      	beq.n	800173a <main+0x3e>
      Error_Handler();
 8001736:	f000 fa47 	bl	8001bc8 <Error_Handler>
  }


  // DAC
  if (dac_init() != DAC_CTRL_OK) Error_Handler();
 800173a:	f005 f983 	bl	8006a44 <dac_init>
 800173e:	1e03      	subs	r3, r0, #0
 8001740:	d001      	beq.n	8001746 <main+0x4a>
 8001742:	f000 fa41 	bl	8001bc8 <Error_Handler>
  dac_calib_init(&dac1_calib);
 8001746:	4b3f      	ldr	r3, [pc, #252]	@ (8001844 <main+0x148>)
 8001748:	0018      	movs	r0, r3
 800174a:	f005 f8d9 	bl	8006900 <dac_calib_init>
  dac_calib_init(&dac2_calib);
 800174e:	4b3e      	ldr	r3, [pc, #248]	@ (8001848 <main+0x14c>)
 8001750:	0018      	movs	r0, r3
 8001752:	f005 f8d5 	bl	8006900 <dac_calib_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (pressure_sample_requested && !pressure_read_in_progress) {
 8001756:	4b3d      	ldr	r3, [pc, #244]	@ (800184c <main+0x150>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b00      	cmp	r3, #0
 800175e:	d041      	beq.n	80017e4 <main+0xe8>
 8001760:	4b3b      	ldr	r3, [pc, #236]	@ (8001850 <main+0x154>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2201      	movs	r2, #1
 8001768:	4053      	eors	r3, r2
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	d039      	beq.n	80017e4 <main+0xe8>
		  pressure_sample_requested = false;
 8001770:	4b36      	ldr	r3, [pc, #216]	@ (800184c <main+0x150>)
 8001772:	2200      	movs	r2, #0
 8001774:	701a      	strb	r2, [r3, #0]
		  if (sensor_do_blocking_read()) {
 8001776:	f7ff ff39 	bl	80015ec <sensor_do_blocking_read>
 800177a:	1e03      	subs	r3, r0, #0
 800177c:	d032      	beq.n	80017e4 <main+0xe8>
			  float p_kpa = pressure_to_kpa(pressure);
 800177e:	4b35      	ldr	r3, [pc, #212]	@ (8001854 <main+0x158>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	0018      	movs	r0, r3
 8001784:	f7ff ff6e 	bl	8001664 <pressure_to_kpa>
 8001788:	1c03      	adds	r3, r0, #0
 800178a:	613b      	str	r3, [r7, #16]
			  float mapped_volts = ( (p_kpa - PRESSURE_MIN_KPA) / (PRESSURE_MAX_KPA - PRESSURE_MIN_KPA) ) * BOARD_VREF_V;
 800178c:	4932      	ldr	r1, [pc, #200]	@ (8001858 <main+0x15c>)
 800178e:	6938      	ldr	r0, [r7, #16]
 8001790:	f7fe ffc2 	bl	8000718 <__aeabi_fdiv>
 8001794:	1c03      	adds	r3, r0, #0
 8001796:	4931      	ldr	r1, [pc, #196]	@ (800185c <main+0x160>)
 8001798:	1c18      	adds	r0, r3, #0
 800179a:	f7ff f98b 	bl	8000ab4 <__aeabi_fmul>
 800179e:	1c03      	adds	r3, r0, #0
 80017a0:	617b      	str	r3, [r7, #20]
			  if (mapped_volts < 0.0f) mapped_volts = 0.0f;
 80017a2:	2100      	movs	r1, #0
 80017a4:	6978      	ldr	r0, [r7, #20]
 80017a6:	f7fe fd57 	bl	8000258 <__aeabi_fcmplt>
 80017aa:	1e03      	subs	r3, r0, #0
 80017ac:	d001      	beq.n	80017b2 <main+0xb6>
 80017ae:	2300      	movs	r3, #0
 80017b0:	617b      	str	r3, [r7, #20]
			  if (mapped_volts > BOARD_VREF_V) mapped_volts = BOARD_VREF_V;
 80017b2:	492a      	ldr	r1, [pc, #168]	@ (800185c <main+0x160>)
 80017b4:	6978      	ldr	r0, [r7, #20]
 80017b6:	f7fe fd63 	bl	8000280 <__aeabi_fcmpgt>
 80017ba:	1e03      	subs	r3, r0, #0
 80017bc:	d001      	beq.n	80017c2 <main+0xc6>
 80017be:	4b27      	ldr	r3, [pc, #156]	@ (800185c <main+0x160>)
 80017c0:	617b      	str	r3, [r7, #20]

			  float cmd_volts = apply_calib_and_clip(&dac1_calib, mapped_volts);
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001844 <main+0x148>)
 80017c6:	1c11      	adds	r1, r2, #0
 80017c8:	0018      	movs	r0, r3
 80017ca:	f7ff ff5f 	bl	800168c <apply_calib_and_clip>
 80017ce:	1c03      	adds	r3, r0, #0
 80017d0:	60fb      	str	r3, [r7, #12]
			  dac_set_voltage_ch1(cmd_volts);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	1c18      	adds	r0, r3, #0
 80017d6:	f005 f97b 	bl	8006ad0 <dac_set_voltage_ch1>

			  response_value = (uint32_t)pressure;
 80017da:	4b1e      	ldr	r3, [pc, #120]	@ (8001854 <main+0x158>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	001a      	movs	r2, r3
 80017e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001860 <main+0x164>)
 80017e2:	601a      	str	r2, [r3, #0]
		  }
	  }

	  if (i2c2_rx_complete) {
 80017e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001864 <main+0x168>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d021      	beq.n	8001832 <main+0x136>
//		  __disable_irq();
		  //Here only disable I2C2 event interrupt
		  NVIC_DisableIRQ(I2C2_IRQn);
 80017ee:	2018      	movs	r0, #24
 80017f0:	f7ff feba 	bl	8001568 <__NVIC_DisableIRQ>
		  uint32_t v = received_cmd_value;
 80017f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001868 <main+0x16c>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	60bb      	str	r3, [r7, #8]
		  i2c2_rx_complete = false;
 80017fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001864 <main+0x168>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
//		  __enable_irq();
		  NVIC_EnableIRQ(I2C2_IRQn);
 8001800:	2018      	movs	r0, #24
 8001802:	f7ff fe97 	bl	8001534 <__NVIC_EnableIRQ>

		  float req_volts = ((float)v) / 1000.0f;
 8001806:	68b8      	ldr	r0, [r7, #8]
 8001808:	f7ff fd82 	bl	8001310 <__aeabi_ui2f>
 800180c:	1c03      	adds	r3, r0, #0
 800180e:	4917      	ldr	r1, [pc, #92]	@ (800186c <main+0x170>)
 8001810:	1c18      	adds	r0, r3, #0
 8001812:	f7fe ff81 	bl	8000718 <__aeabi_fdiv>
 8001816:	1c03      	adds	r3, r0, #0
 8001818:	607b      	str	r3, [r7, #4]
		  float cmd_volts = apply_calib_and_clip(&dac2_calib, req_volts);
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <main+0x14c>)
 800181e:	1c11      	adds	r1, r2, #0
 8001820:	0018      	movs	r0, r3
 8001822:	f7ff ff33 	bl	800168c <apply_calib_and_clip>
 8001826:	1c03      	adds	r3, r0, #0
 8001828:	603b      	str	r3, [r7, #0]
		  dac_set_voltage_ch2(cmd_volts);
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	1c18      	adds	r0, r3, #0
 800182e:	f005 f96d 	bl	8006b0c <dac_set_voltage_ch2>
	  }

	  HAL_Delay(1);
 8001832:	2001      	movs	r0, #1
 8001834:	f000 ff48 	bl	80026c8 <HAL_Delay>
	  if (pressure_sample_requested && !pressure_read_in_progress) {
 8001838:	e78d      	b.n	8001756 <main+0x5a>
 800183a:	46c0      	nop			@ (mov r8, r8)
 800183c:	20000154 	.word	0x20000154
 8001840:	20000100 	.word	0x20000100
 8001844:	200001b8 	.word	0x200001b8
 8001848:	200001c4 	.word	0x200001c4
 800184c:	200001d0 	.word	0x200001d0
 8001850:	200001d1 	.word	0x200001d1
 8001854:	200001a0 	.word	0x200001a0
 8001858:	43480000 	.word	0x43480000
 800185c:	40533333 	.word	0x40533333
 8001860:	20000000 	.word	0x20000000
 8001864:	20000090 	.word	0x20000090
 8001868:	20000094 	.word	0x20000094
 800186c:	447a0000 	.word	0x447a0000

08001870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b09d      	sub	sp, #116	@ 0x74
 8001874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001876:	2438      	movs	r4, #56	@ 0x38
 8001878:	193b      	adds	r3, r7, r4
 800187a:	0018      	movs	r0, r3
 800187c:	2338      	movs	r3, #56	@ 0x38
 800187e:	001a      	movs	r2, r3
 8001880:	2100      	movs	r1, #0
 8001882:	f005 fb81 	bl	8006f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001886:	2324      	movs	r3, #36	@ 0x24
 8001888:	18fb      	adds	r3, r7, r3
 800188a:	0018      	movs	r0, r3
 800188c:	2314      	movs	r3, #20
 800188e:	001a      	movs	r2, r3
 8001890:	2100      	movs	r1, #0
 8001892:	f005 fb79 	bl	8006f88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001896:	003b      	movs	r3, r7
 8001898:	0018      	movs	r0, r3
 800189a:	2324      	movs	r3, #36	@ 0x24
 800189c:	001a      	movs	r2, r3
 800189e:	2100      	movs	r1, #0
 80018a0:	f005 fb72 	bl	8006f88 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a4:	4b29      	ldr	r3, [pc, #164]	@ (800194c <SystemClock_Config+0xdc>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a29      	ldr	r2, [pc, #164]	@ (8001950 <SystemClock_Config+0xe0>)
 80018aa:	401a      	ands	r2, r3
 80018ac:	4b27      	ldr	r3, [pc, #156]	@ (800194c <SystemClock_Config+0xdc>)
 80018ae:	2180      	movs	r1, #128	@ 0x80
 80018b0:	0109      	lsls	r1, r1, #4
 80018b2:	430a      	orrs	r2, r1
 80018b4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018b6:	0021      	movs	r1, r4
 80018b8:	187b      	adds	r3, r7, r1
 80018ba:	2202      	movs	r2, #2
 80018bc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018be:	187b      	adds	r3, r7, r1
 80018c0:	2201      	movs	r2, #1
 80018c2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018c4:	187b      	adds	r3, r7, r1
 80018c6:	2210      	movs	r2, #16
 80018c8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ca:	187b      	adds	r3, r7, r1
 80018cc:	2202      	movs	r2, #2
 80018ce:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018d0:	187b      	adds	r3, r7, r1
 80018d2:	2200      	movs	r2, #0
 80018d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 80018d6:	187b      	adds	r3, r7, r1
 80018d8:	2200      	movs	r2, #0
 80018da:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80018dc:	187b      	adds	r3, r7, r1
 80018de:	2280      	movs	r2, #128	@ 0x80
 80018e0:	03d2      	lsls	r2, r2, #15
 80018e2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e4:	187b      	adds	r3, r7, r1
 80018e6:	0018      	movs	r0, r3
 80018e8:	f003 fd5e 	bl	80053a8 <HAL_RCC_OscConfig>
 80018ec:	1e03      	subs	r3, r0, #0
 80018ee:	d001      	beq.n	80018f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80018f0:	f000 f96a 	bl	8001bc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f4:	2124      	movs	r1, #36	@ 0x24
 80018f6:	187b      	adds	r3, r7, r1
 80018f8:	220f      	movs	r2, #15
 80018fa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018fc:	187b      	adds	r3, r7, r1
 80018fe:	2203      	movs	r2, #3
 8001900:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001902:	187b      	adds	r3, r7, r1
 8001904:	2200      	movs	r2, #0
 8001906:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001908:	187b      	adds	r3, r7, r1
 800190a:	2200      	movs	r2, #0
 800190c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800190e:	187b      	adds	r3, r7, r1
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001914:	187b      	adds	r3, r7, r1
 8001916:	2101      	movs	r1, #1
 8001918:	0018      	movs	r0, r3
 800191a:	f004 f919 	bl	8005b50 <HAL_RCC_ClockConfig>
 800191e:	1e03      	subs	r3, r0, #0
 8001920:	d001      	beq.n	8001926 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001922:	f000 f951 	bl	8001bc8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001926:	003b      	movs	r3, r7
 8001928:	2208      	movs	r2, #8
 800192a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800192c:	003b      	movs	r3, r7
 800192e:	2280      	movs	r2, #128	@ 0x80
 8001930:	0192      	lsls	r2, r2, #6
 8001932:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001934:	003b      	movs	r3, r7
 8001936:	0018      	movs	r0, r3
 8001938:	f004 fad8 	bl	8005eec <HAL_RCCEx_PeriphCLKConfig>
 800193c:	1e03      	subs	r3, r0, #0
 800193e:	d001      	beq.n	8001944 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001940:	f000 f942 	bl	8001bc8 <Error_Handler>
  }
}
 8001944:	46c0      	nop			@ (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	b01d      	add	sp, #116	@ 0x74
 800194a:	bd90      	pop	{r4, r7, pc}
 800194c:	40007000 	.word	0x40007000
 8001950:	ffffe7ff 	.word	0xffffe7ff

08001954 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800195a:	003b      	movs	r3, r7
 800195c:	0018      	movs	r0, r3
 800195e:	2308      	movs	r3, #8
 8001960:	001a      	movs	r2, r3
 8001962:	2100      	movs	r1, #0
 8001964:	f005 fb10 	bl	8006f88 <memset>

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001968:	4b14      	ldr	r3, [pc, #80]	@ (80019bc <MX_DAC_Init+0x68>)
 800196a:	4a15      	ldr	r2, [pc, #84]	@ (80019c0 <MX_DAC_Init+0x6c>)
 800196c:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800196e:	4b13      	ldr	r3, [pc, #76]	@ (80019bc <MX_DAC_Init+0x68>)
 8001970:	0018      	movs	r0, r3
 8001972:	f000 ffab 	bl	80028cc <HAL_DAC_Init>
 8001976:	1e03      	subs	r3, r0, #0
 8001978:	d001      	beq.n	800197e <MX_DAC_Init+0x2a>
  {
    Error_Handler();
 800197a:	f000 f925 	bl	8001bc8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800197e:	003b      	movs	r3, r7
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001984:	003b      	movs	r3, r7
 8001986:	2200      	movs	r2, #0
 8001988:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800198a:	0039      	movs	r1, r7
 800198c:	4b0b      	ldr	r3, [pc, #44]	@ (80019bc <MX_DAC_Init+0x68>)
 800198e:	2200      	movs	r2, #0
 8001990:	0018      	movs	r0, r3
 8001992:	f000 ffbf 	bl	8002914 <HAL_DAC_ConfigChannel>
 8001996:	1e03      	subs	r3, r0, #0
 8001998:	d001      	beq.n	800199e <MX_DAC_Init+0x4a>
  {
    Error_Handler();
 800199a:	f000 f915 	bl	8001bc8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800199e:	0039      	movs	r1, r7
 80019a0:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <MX_DAC_Init+0x68>)
 80019a2:	2210      	movs	r2, #16
 80019a4:	0018      	movs	r0, r3
 80019a6:	f000 ffb5 	bl	8002914 <HAL_DAC_ConfigChannel>
 80019aa:	1e03      	subs	r3, r0, #0
 80019ac:	d001      	beq.n	80019b2 <MX_DAC_Init+0x5e>
  {
    Error_Handler();
 80019ae:	f000 f90b 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80019b2:	46c0      	nop			@ (mov r8, r8)
 80019b4:	46bd      	mov	sp, r7
 80019b6:	b002      	add	sp, #8
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	46c0      	nop			@ (mov r8, r8)
 80019bc:	20000098 	.word	0x20000098
 80019c0:	40007400 	.word	0x40007400

080019c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a38 <MX_I2C1_Init+0x74>)
 80019ca:	4a1c      	ldr	r2, [pc, #112]	@ (8001a3c <MX_I2C1_Init+0x78>)
 80019cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80019ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <MX_I2C1_Init+0x74>)
 80019d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a40 <MX_I2C1_Init+0x7c>)
 80019d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80019d4:	4b18      	ldr	r3, [pc, #96]	@ (8001a38 <MX_I2C1_Init+0x74>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019da:	4b17      	ldr	r3, [pc, #92]	@ (8001a38 <MX_I2C1_Init+0x74>)
 80019dc:	2201      	movs	r2, #1
 80019de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019e0:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <MX_I2C1_Init+0x74>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019e6:	4b14      	ldr	r3, [pc, #80]	@ (8001a38 <MX_I2C1_Init+0x74>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019ec:	4b12      	ldr	r3, [pc, #72]	@ (8001a38 <MX_I2C1_Init+0x74>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019f2:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <MX_I2C1_Init+0x74>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a38 <MX_I2C1_Init+0x74>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <MX_I2C1_Init+0x74>)
 8001a00:	0018      	movs	r0, r3
 8001a02:	f001 fa2f 	bl	8002e64 <HAL_I2C_Init>
 8001a06:	1e03      	subs	r3, r0, #0
 8001a08:	d001      	beq.n	8001a0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a0a:	f000 f8dd 	bl	8001bc8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a38 <MX_I2C1_Init+0x74>)
 8001a10:	2100      	movs	r1, #0
 8001a12:	0018      	movs	r0, r3
 8001a14:	f003 fc30 	bl	8005278 <HAL_I2CEx_ConfigAnalogFilter>
 8001a18:	1e03      	subs	r3, r0, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a1c:	f000 f8d4 	bl	8001bc8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a20:	4b05      	ldr	r3, [pc, #20]	@ (8001a38 <MX_I2C1_Init+0x74>)
 8001a22:	2100      	movs	r1, #0
 8001a24:	0018      	movs	r0, r3
 8001a26:	f003 fc73 	bl	8005310 <HAL_I2CEx_ConfigDigitalFilter>
 8001a2a:	1e03      	subs	r3, r0, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a2e:	f000 f8cb 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a32:	46c0      	nop			@ (mov r8, r8)
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	200000ac 	.word	0x200000ac
 8001a3c:	40005400 	.word	0x40005400
 8001a40:	00300617 	.word	0x00300617

08001a44 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a48:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a4a:	4a1c      	ldr	r2, [pc, #112]	@ (8001abc <MX_I2C2_Init+0x78>)
 8001a4c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00805C87;
 8001a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a50:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac0 <MX_I2C2_Init+0x7c>)
 8001a52:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 36;
 8001a54:	4b18      	ldr	r3, [pc, #96]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a56:	2224      	movs	r2, #36	@ 0x24
 8001a58:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a5a:	4b17      	ldr	r3, [pc, #92]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a60:	4b15      	ldr	r3, [pc, #84]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001a66:	4b14      	ldr	r3, [pc, #80]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a6c:	4b12      	ldr	r3, [pc, #72]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a72:	4b11      	ldr	r3, [pc, #68]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a80:	0018      	movs	r0, r3
 8001a82:	f001 f9ef 	bl	8002e64 <HAL_I2C_Init>
 8001a86:	1e03      	subs	r3, r0, #0
 8001a88:	d001      	beq.n	8001a8e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001a8a:	f000 f89d 	bl	8001bc8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001a90:	2100      	movs	r1, #0
 8001a92:	0018      	movs	r0, r3
 8001a94:	f003 fbf0 	bl	8005278 <HAL_I2CEx_ConfigAnalogFilter>
 8001a98:	1e03      	subs	r3, r0, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001a9c:	f000 f894 	bl	8001bc8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001aa0:	4b05      	ldr	r3, [pc, #20]	@ (8001ab8 <MX_I2C2_Init+0x74>)
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f003 fc33 	bl	8005310 <HAL_I2CEx_ConfigDigitalFilter>
 8001aaa:	1e03      	subs	r3, r0, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001aae:	f000 f88b 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ab2:	46c0      	nop			@ (mov r8, r8)
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000100 	.word	0x20000100
 8001abc:	40005800 	.word	0x40005800
 8001ac0:	00805c87 	.word	0x00805c87

08001ac4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aca:	2308      	movs	r3, #8
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	0018      	movs	r0, r3
 8001ad0:	2310      	movs	r3, #16
 8001ad2:	001a      	movs	r2, r3
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	f005 fa57 	bl	8006f88 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ada:	003b      	movs	r3, r7
 8001adc:	0018      	movs	r0, r3
 8001ade:	2308      	movs	r3, #8
 8001ae0:	001a      	movs	r2, r3
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	f005 fa50 	bl	8006f88 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8001b64 <MX_TIM2_Init+0xa0>)
 8001aea:	2280      	movs	r2, #128	@ 0x80
 8001aec:	05d2      	lsls	r2, r2, #23
 8001aee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 23999;
 8001af0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b64 <MX_TIM2_Init+0xa0>)
 8001af2:	4a1d      	ldr	r2, [pc, #116]	@ (8001b68 <MX_TIM2_Init+0xa4>)
 8001af4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af6:	4b1b      	ldr	r3, [pc, #108]	@ (8001b64 <MX_TIM2_Init+0xa0>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 8001afc:	4b19      	ldr	r3, [pc, #100]	@ (8001b64 <MX_TIM2_Init+0xa0>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b02:	4b18      	ldr	r3, [pc, #96]	@ (8001b64 <MX_TIM2_Init+0xa0>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b08:	4b16      	ldr	r3, [pc, #88]	@ (8001b64 <MX_TIM2_Init+0xa0>)
 8001b0a:	2280      	movs	r2, #128	@ 0x80
 8001b0c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b0e:	4b15      	ldr	r3, [pc, #84]	@ (8001b64 <MX_TIM2_Init+0xa0>)
 8001b10:	0018      	movs	r0, r3
 8001b12:	f004 fb47 	bl	80061a4 <HAL_TIM_Base_Init>
 8001b16:	1e03      	subs	r3, r0, #0
 8001b18:	d001      	beq.n	8001b1e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001b1a:	f000 f855 	bl	8001bc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b1e:	2108      	movs	r1, #8
 8001b20:	187b      	adds	r3, r7, r1
 8001b22:	2280      	movs	r2, #128	@ 0x80
 8001b24:	0152      	lsls	r2, r2, #5
 8001b26:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b28:	187a      	adds	r2, r7, r1
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b64 <MX_TIM2_Init+0xa0>)
 8001b2c:	0011      	movs	r1, r2
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f004 fc96 	bl	8006460 <HAL_TIM_ConfigClockSource>
 8001b34:	1e03      	subs	r3, r0, #0
 8001b36:	d001      	beq.n	8001b3c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001b38:	f000 f846 	bl	8001bc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b3c:	003b      	movs	r3, r7
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b42:	003b      	movs	r3, r7
 8001b44:	2200      	movs	r2, #0
 8001b46:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b48:	003a      	movs	r2, r7
 8001b4a:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <MX_TIM2_Init+0xa0>)
 8001b4c:	0011      	movs	r1, r2
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f004 fe78 	bl	8006844 <HAL_TIMEx_MasterConfigSynchronization>
 8001b54:	1e03      	subs	r3, r0, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001b58:	f000 f836 	bl	8001bc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b5c:	46c0      	nop			@ (mov r8, r8)
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	b006      	add	sp, #24
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20000154 	.word	0x20000154
 8001b68:	00005dbf 	.word	0x00005dbf

08001b6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b72:	4b14      	ldr	r3, [pc, #80]	@ (8001bc4 <MX_GPIO_Init+0x58>)
 8001b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b76:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <MX_GPIO_Init+0x58>)
 8001b78:	2180      	movs	r1, #128	@ 0x80
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b7e:	4b11      	ldr	r3, [pc, #68]	@ (8001bc4 <MX_GPIO_Init+0x58>)
 8001b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b82:	2280      	movs	r2, #128	@ 0x80
 8001b84:	4013      	ands	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <MX_GPIO_Init+0x58>)
 8001b8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc4 <MX_GPIO_Init+0x58>)
 8001b90:	2101      	movs	r1, #1
 8001b92:	430a      	orrs	r2, r1
 8001b94:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b96:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <MX_GPIO_Init+0x58>)
 8001b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	60bb      	str	r3, [r7, #8]
 8001ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba2:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <MX_GPIO_Init+0x58>)
 8001ba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ba6:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <MX_GPIO_Init+0x58>)
 8001ba8:	2102      	movs	r1, #2
 8001baa:	430a      	orrs	r2, r1
 8001bac:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001bae:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <MX_GPIO_Init+0x58>)
 8001bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	607b      	str	r3, [r7, #4]
 8001bb8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001bba:	46c0      	nop			@ (mov r8, r8)
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	b004      	add	sp, #16
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	46c0      	nop			@ (mov r8, r8)
 8001bc4:	40021000 	.word	0x40021000

08001bc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001bcc:	b672      	cpsid	i
}
 8001bce:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd0:	46c0      	nop			@ (mov r8, r8)
 8001bd2:	e7fd      	b.n	8001bd0 <Error_Handler+0x8>

08001bd4 <ms5837_reset>:
#ifndef printk
#define printk(...)  printf(__VA_ARGS__)
#endif

// Reset the sensor
ms583730ba01_err_t ms5837_reset(const ms583730ba01_h *h) {
 8001bd4:	b5b0      	push	{r4, r5, r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
    ms583730ba01_err_t result = h->write_cmd(MS5837_RESET);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	250f      	movs	r5, #15
 8001be2:	197c      	adds	r4, r7, r5
 8001be4:	201e      	movs	r0, #30
 8001be6:	4798      	blx	r3
 8001be8:	0003      	movs	r3, r0
 8001bea:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8001bec:	197b      	adds	r3, r7, r5
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d002      	beq.n	8001bfa <ms5837_reset+0x26>
        return result;  // Return if write failed
 8001bf4:	197b      	adds	r3, r7, r5
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	e004      	b.n	8001c04 <ms5837_reset+0x30>
    }
      h->delay(3);// Wait for sensor to reset (minimum 2.8ms per datasheet)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	2003      	movs	r0, #3
 8001c00:	4798      	blx	r3
    return E_MS58370BA01_SUCCESS;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	0018      	movs	r0, r3
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b004      	add	sp, #16
 8001c0a:	bdb0      	pop	{r4, r5, r7, pc}

08001c0c <ms5837_read_prom>:
//CRC-4 calculation function (based on the datasheet)



// Read calibration data from PROM with CRC check
ms583730ba01_err_t ms5837_read_prom(const ms583730ba01_h *h, uint16_t *calibration_data) {
 8001c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
    uint8_t cmd;
    uint8_t data[2];
    ms583730ba01_err_t result;

    for (int i = 0; i < 7; i++) {
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	e05d      	b.n	8001cd8 <ms5837_read_prom+0xcc>
        cmd = MS5837_PROM_READ_BASE + (i * 2);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	3350      	adds	r3, #80	@ 0x50
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	260b      	movs	r6, #11
 8001c24:	19ba      	adds	r2, r7, r6
 8001c26:	18db      	adds	r3, r3, r3
 8001c28:	7013      	strb	r3, [r2, #0]
        printk("Sending command 0x%X for coefficient %d\n", cmd, i);
 8001c2a:	19bb      	adds	r3, r7, r6
 8001c2c:	7819      	ldrb	r1, [r3, #0]
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	4b2f      	ldr	r3, [pc, #188]	@ (8001cf0 <ms5837_read_prom+0xe4>)
 8001c32:	0018      	movs	r0, r3
 8001c34:	f005 f84c 	bl	8006cd0 <iprintf>

        result = h->write_cmd(cmd);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	250a      	movs	r5, #10
 8001c3e:	197c      	adds	r4, r7, r5
 8001c40:	19ba      	adds	r2, r7, r6
 8001c42:	7812      	ldrb	r2, [r2, #0]
 8001c44:	0010      	movs	r0, r2
 8001c46:	4798      	blx	r3
 8001c48:	0003      	movs	r3, r0
 8001c4a:	7023      	strb	r3, [r4, #0]
        if (result != E_MS58370BA01_SUCCESS) {
 8001c4c:	197b      	adds	r3, r7, r5
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d009      	beq.n	8001c68 <ms5837_read_prom+0x5c>
            printk("Failed to send PROM read command for coefficient %d, error: %d\n", i, result);
 8001c54:	197b      	adds	r3, r7, r5
 8001c56:	781a      	ldrb	r2, [r3, #0]
 8001c58:	68f9      	ldr	r1, [r7, #12]
 8001c5a:	4b26      	ldr	r3, [pc, #152]	@ (8001cf4 <ms5837_read_prom+0xe8>)
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f005 f837 	bl	8006cd0 <iprintf>
            return result;
 8001c62:	197b      	adds	r3, r7, r5
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	e03f      	b.n	8001ce8 <ms5837_read_prom+0xdc>
        }

        result = h->read_data(data, 2);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	250a      	movs	r5, #10
 8001c6e:	197c      	adds	r4, r7, r5
 8001c70:	2208      	movs	r2, #8
 8001c72:	18ba      	adds	r2, r7, r2
 8001c74:	2102      	movs	r1, #2
 8001c76:	0010      	movs	r0, r2
 8001c78:	4798      	blx	r3
 8001c7a:	0003      	movs	r3, r0
 8001c7c:	7023      	strb	r3, [r4, #0]
        if (result != E_MS58370BA01_SUCCESS) {
 8001c7e:	197b      	adds	r3, r7, r5
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d009      	beq.n	8001c9a <ms5837_read_prom+0x8e>
            printk("Failed to read PROM data for coefficient %d, error: %d\n", i, result);
 8001c86:	197b      	adds	r3, r7, r5
 8001c88:	781a      	ldrb	r2, [r3, #0]
 8001c8a:	68f9      	ldr	r1, [r7, #12]
 8001c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf8 <ms5837_read_prom+0xec>)
 8001c8e:	0018      	movs	r0, r3
 8001c90:	f005 f81e 	bl	8006cd0 <iprintf>
            return result;
 8001c94:	197b      	adds	r3, r7, r5
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	e026      	b.n	8001ce8 <ms5837_read_prom+0xdc>
        }

        calibration_data[i] = (data[0] << 8) | data[1];
 8001c9a:	2108      	movs	r1, #8
 8001c9c:	187b      	adds	r3, r7, r1
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	b21b      	sxth	r3, r3
 8001ca2:	021b      	lsls	r3, r3, #8
 8001ca4:	b21a      	sxth	r2, r3
 8001ca6:	187b      	adds	r3, r7, r1
 8001ca8:	785b      	ldrb	r3, [r3, #1]
 8001caa:	b21b      	sxth	r3, r3
 8001cac:	4313      	orrs	r3, r2
 8001cae:	b219      	sxth	r1, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	18d3      	adds	r3, r2, r3
 8001cb8:	b28a      	uxth	r2, r1
 8001cba:	801a      	strh	r2, [r3, #0]
        printk("Coefficient C%d: %u\n", i, calibration_data[i]);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	683a      	ldr	r2, [r7, #0]
 8001cc2:	18d3      	adds	r3, r2, r3
 8001cc4:	881b      	ldrh	r3, [r3, #0]
 8001cc6:	001a      	movs	r2, r3
 8001cc8:	68f9      	ldr	r1, [r7, #12]
 8001cca:	4b0c      	ldr	r3, [pc, #48]	@ (8001cfc <ms5837_read_prom+0xf0>)
 8001ccc:	0018      	movs	r0, r3
 8001cce:	f004 ffff 	bl	8006cd0 <iprintf>
    for (int i = 0; i < 7; i++) {
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2b06      	cmp	r3, #6
 8001cdc:	dd9e      	ble.n	8001c1c <ms5837_read_prom+0x10>
    }

    printk("PROM data read successfully\n");
 8001cde:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <ms5837_read_prom+0xf4>)
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	f005 f85b 	bl	8006d9c <puts>
    return E_MS58370BA01_SUCCESS;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	0018      	movs	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	b005      	add	sp, #20
 8001cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cf0:	08007ae0 	.word	0x08007ae0
 8001cf4:	08007b0c 	.word	0x08007b0c
 8001cf8:	08007b4c 	.word	0x08007b4c
 8001cfc:	08007b84 	.word	0x08007b84
 8001d00:	08007b9c 	.word	0x08007b9c

08001d04 <ms5837_read_adc>:




// ADC read function
ms583730ba01_err_t ms5837_read_adc(const ms583730ba01_h *h, uint32_t *data) {
 8001d04:	b5b0      	push	{r4, r5, r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
    uint8_t adc_data[3];
    ms583730ba01_err_t result;

    // Send ADC read command
    result = h->write_cmd(MS5837_ADC_READ);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	250f      	movs	r5, #15
 8001d14:	197c      	adds	r4, r7, r5
 8001d16:	2000      	movs	r0, #0
 8001d18:	4798      	blx	r3
 8001d1a:	0003      	movs	r3, r0
 8001d1c:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8001d1e:	197b      	adds	r3, r7, r5
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d002      	beq.n	8001d2c <ms5837_read_adc+0x28>
        return result;  // Return if write failed
 8001d26:	197b      	adds	r3, r7, r5
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	e01f      	b.n	8001d6c <ms5837_read_adc+0x68>
    }

    // Read 3 bytes of ADC data
    result = h->read_data(adc_data, 3);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	250f      	movs	r5, #15
 8001d32:	197c      	adds	r4, r7, r5
 8001d34:	220c      	movs	r2, #12
 8001d36:	18ba      	adds	r2, r7, r2
 8001d38:	2103      	movs	r1, #3
 8001d3a:	0010      	movs	r0, r2
 8001d3c:	4798      	blx	r3
 8001d3e:	0003      	movs	r3, r0
 8001d40:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8001d42:	197b      	adds	r3, r7, r5
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d002      	beq.n	8001d50 <ms5837_read_adc+0x4c>
        return result;  // Return if read failed
 8001d4a:	197b      	adds	r3, r7, r5
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	e00d      	b.n	8001d6c <ms5837_read_adc+0x68>
    }

    *data = ((uint32_t)adc_data[0] << 16) | ((uint32_t)adc_data[1] << 8) | adc_data[2];
 8001d50:	210c      	movs	r1, #12
 8001d52:	187b      	adds	r3, r7, r1
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	041a      	lsls	r2, r3, #16
 8001d58:	187b      	adds	r3, r7, r1
 8001d5a:	785b      	ldrb	r3, [r3, #1]
 8001d5c:	021b      	lsls	r3, r3, #8
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	187a      	adds	r2, r7, r1
 8001d62:	7892      	ldrb	r2, [r2, #2]
 8001d64:	431a      	orrs	r2, r3
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	601a      	str	r2, [r3, #0]
    return E_MS58370BA01_SUCCESS;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	b004      	add	sp, #16
 8001d72:	bdb0      	pop	{r4, r5, r7, pc}

08001d74 <ms5837_start_conversion>:

// Start conversion (pressure or temperature)
ms583730ba01_err_t ms5837_start_conversion(const ms583730ba01_h *h, uint8_t cmd) {
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	000a      	movs	r2, r1
 8001d7e:	1cfb      	adds	r3, r7, #3
 8001d80:	701a      	strb	r2, [r3, #0]
    return h->write_cmd(cmd);  // Send conversion command
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	1cfa      	adds	r2, r7, #3
 8001d88:	7812      	ldrb	r2, [r2, #0]
 8001d8a:	0010      	movs	r0, r2
 8001d8c:	4798      	blx	r3
 8001d8e:	0003      	movs	r3, r0
}
 8001d90:	0018      	movs	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b002      	add	sp, #8
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <ms5837_read_temperature_and_pressure>:

ms583730ba01_err_t ms5837_read_temperature_and_pressure(
    const ms583730ba01_h *h, uint16_t *calibration_data, int32_t *pressure, int32_t *temperature,
    int osr_d1, int osr_d2, uint16_t delay_d1, uint16_t delay_d2
) {
 8001d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d9a:	b0ad      	sub	sp, #180	@ 0xb4
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	2484      	movs	r4, #132	@ 0x84
 8001da0:	193c      	adds	r4, r7, r4
 8001da2:	6020      	str	r0, [r4, #0]
 8001da4:	2080      	movs	r0, #128	@ 0x80
 8001da6:	1838      	adds	r0, r7, r0
 8001da8:	6001      	str	r1, [r0, #0]
 8001daa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001dac:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint32_t D1 = 0, D2 = 0;  // Raw ADC values
 8001dae:	2300      	movs	r3, #0
 8001db0:	228c      	movs	r2, #140	@ 0x8c
 8001db2:	18ba      	adds	r2, r7, r2
 8001db4:	6013      	str	r3, [r2, #0]
 8001db6:	2300      	movs	r3, #0
 8001db8:	2288      	movs	r2, #136	@ 0x88
 8001dba:	18ba      	adds	r2, r7, r2
 8001dbc:	6013      	str	r3, [r2, #0]
    int32_t dT;               // Temperature difference
    int64_t OFF, SENS, P;     // Intermediate calculations
    ms583730ba01_err_t result;

    // 1) Start pressure conversion (D1) with the specified oversampling ratio
    result = ms5837_start_conversion(h, osr_d1);
 8001dbe:	22c8      	movs	r2, #200	@ 0xc8
 8001dc0:	18ba      	adds	r2, r7, r2
 8001dc2:	6813      	ldr	r3, [r2, #0]
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	2337      	movs	r3, #55	@ 0x37
 8001dc8:	2478      	movs	r4, #120	@ 0x78
 8001dca:	1918      	adds	r0, r3, r4
 8001dcc:	19c4      	adds	r4, r0, r7
 8001dce:	2384      	movs	r3, #132	@ 0x84
 8001dd0:	18f8      	adds	r0, r7, r3
 8001dd2:	6803      	ldr	r3, [r0, #0]
 8001dd4:	0011      	movs	r1, r2
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	f7ff ffcc 	bl	8001d74 <ms5837_start_conversion>
 8001ddc:	0003      	movs	r3, r0
 8001dde:	7023      	strb	r3, [r4, #0]
    h->delay(delay_d1); 
 8001de0:	2384      	movs	r3, #132	@ 0x84
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	2158      	movs	r1, #88	@ 0x58
 8001dea:	2478      	movs	r4, #120	@ 0x78
 8001dec:	190b      	adds	r3, r1, r4
 8001dee:	19db      	adds	r3, r3, r7
 8001df0:	881b      	ldrh	r3, [r3, #0]
 8001df2:	0018      	movs	r0, r3
 8001df4:	4790      	blx	r2
    if (result != E_MS58370BA01_SUCCESS) {
 8001df6:	2237      	movs	r2, #55	@ 0x37
 8001df8:	0021      	movs	r1, r4
 8001dfa:	1853      	adds	r3, r2, r1
 8001dfc:	19db      	adds	r3, r3, r7
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <ms5837_read_temperature_and_pressure+0x74>
        return result;
 8001e04:	1853      	adds	r3, r2, r1
 8001e06:	19db      	adds	r3, r3, r7
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	e162      	b.n	80020d2 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 2) Read ADC result for D1
    result = ms5837_read_adc(h, &D1);
 8001e0c:	2237      	movs	r2, #55	@ 0x37
 8001e0e:	2178      	movs	r1, #120	@ 0x78
 8001e10:	1853      	adds	r3, r2, r1
 8001e12:	19dc      	adds	r4, r3, r7
 8001e14:	2314      	movs	r3, #20
 8001e16:	185b      	adds	r3, r3, r1
 8001e18:	19da      	adds	r2, r3, r7
 8001e1a:	2384      	movs	r3, #132	@ 0x84
 8001e1c:	18fb      	adds	r3, r7, r3
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	0011      	movs	r1, r2
 8001e22:	0018      	movs	r0, r3
 8001e24:	f7ff ff6e 	bl	8001d04 <ms5837_read_adc>
 8001e28:	0003      	movs	r3, r0
 8001e2a:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8001e2c:	2237      	movs	r2, #55	@ 0x37
 8001e2e:	2178      	movs	r1, #120	@ 0x78
 8001e30:	1853      	adds	r3, r2, r1
 8001e32:	19db      	adds	r3, r3, r7
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <ms5837_read_temperature_and_pressure+0xaa>
        return result;
 8001e3a:	1853      	adds	r3, r2, r1
 8001e3c:	19db      	adds	r3, r3, r7
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	e147      	b.n	80020d2 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 3) Start temperature conversion (D2) with the specified oversampling ratio
    result = ms5837_start_conversion(h, osr_d2);
 8001e42:	23cc      	movs	r3, #204	@ 0xcc
 8001e44:	18fb      	adds	r3, r7, r3
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	b2da      	uxtb	r2, r3
 8001e4a:	2337      	movs	r3, #55	@ 0x37
 8001e4c:	2478      	movs	r4, #120	@ 0x78
 8001e4e:	191b      	adds	r3, r3, r4
 8001e50:	19dc      	adds	r4, r3, r7
 8001e52:	2384      	movs	r3, #132	@ 0x84
 8001e54:	18f8      	adds	r0, r7, r3
 8001e56:	6803      	ldr	r3, [r0, #0]
 8001e58:	0011      	movs	r1, r2
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f7ff ff8a 	bl	8001d74 <ms5837_start_conversion>
 8001e60:	0003      	movs	r3, r0
 8001e62:	7023      	strb	r3, [r4, #0]
    h->delay(delay_d2);
 8001e64:	2384      	movs	r3, #132	@ 0x84
 8001e66:	18fb      	adds	r3, r7, r3
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	215c      	movs	r1, #92	@ 0x5c
 8001e6e:	2478      	movs	r4, #120	@ 0x78
 8001e70:	190b      	adds	r3, r1, r4
 8001e72:	19db      	adds	r3, r3, r7
 8001e74:	881b      	ldrh	r3, [r3, #0]
 8001e76:	0018      	movs	r0, r3
 8001e78:	4790      	blx	r2
    if (result != E_MS58370BA01_SUCCESS) {
 8001e7a:	2237      	movs	r2, #55	@ 0x37
 8001e7c:	0021      	movs	r1, r4
 8001e7e:	1853      	adds	r3, r2, r1
 8001e80:	19db      	adds	r3, r3, r7
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d003      	beq.n	8001e90 <ms5837_read_temperature_and_pressure+0xf8>
        return result;
 8001e88:	1853      	adds	r3, r2, r1
 8001e8a:	19db      	adds	r3, r3, r7
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	e120      	b.n	80020d2 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 4) Read ADC result for D2
    result = ms5837_read_adc(h, &D2);
 8001e90:	2237      	movs	r2, #55	@ 0x37
 8001e92:	2178      	movs	r1, #120	@ 0x78
 8001e94:	1853      	adds	r3, r2, r1
 8001e96:	19dc      	adds	r4, r3, r7
 8001e98:	2310      	movs	r3, #16
 8001e9a:	185b      	adds	r3, r3, r1
 8001e9c:	19da      	adds	r2, r3, r7
 8001e9e:	2384      	movs	r3, #132	@ 0x84
 8001ea0:	18fb      	adds	r3, r7, r3
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	0011      	movs	r1, r2
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	f7ff ff2c 	bl	8001d04 <ms5837_read_adc>
 8001eac:	0003      	movs	r3, r0
 8001eae:	7023      	strb	r3, [r4, #0]
    if (result != E_MS58370BA01_SUCCESS) {
 8001eb0:	2237      	movs	r2, #55	@ 0x37
 8001eb2:	2178      	movs	r1, #120	@ 0x78
 8001eb4:	1853      	adds	r3, r2, r1
 8001eb6:	19db      	adds	r3, r3, r7
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d003      	beq.n	8001ec6 <ms5837_read_temperature_and_pressure+0x12e>
        return result;
 8001ebe:	1853      	adds	r3, r2, r1
 8001ec0:	19db      	adds	r3, r3, r7
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	e105      	b.n	80020d2 <ms5837_read_temperature_and_pressure+0x33a>
    }

    // 5) Calculate dT (difference between actual and reference temperature)
    dT = (int32_t)D2 - ((int32_t)calibration_data[5] * 256);  // C5 * 2^8
 8001ec6:	2388      	movs	r3, #136	@ 0x88
 8001ec8:	18fb      	adds	r3, r7, r3
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	001a      	movs	r2, r3
 8001ece:	2180      	movs	r1, #128	@ 0x80
 8001ed0:	187b      	adds	r3, r7, r1
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	330a      	adds	r3, #10
 8001ed6:	881b      	ldrh	r3, [r3, #0]
 8001ed8:	021b      	lsls	r3, r3, #8
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	22a8      	movs	r2, #168	@ 0xa8
 8001ede:	18b8      	adds	r0, r7, r2
 8001ee0:	6003      	str	r3, [r0, #0]

    // 6) Calculate temperature (TEMP)
    *temperature = 2000 + ((int64_t)dT * calibration_data[6]) / 8388608;  // C6 / 2^23
 8001ee2:	18bb      	adds	r3, r7, r2
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ee8:	17db      	asrs	r3, r3, #31
 8001eea:	647b      	str	r3, [r7, #68]	@ 0x44
 8001eec:	187b      	adds	r3, r7, r1
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	330c      	adds	r3, #12
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001efa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001efc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001efe:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001f00:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001f02:	f7fe f9d1 	bl	80002a8 <__aeabi_lmul>
 8001f06:	0002      	movs	r2, r0
 8001f08:	000b      	movs	r3, r1
 8001f0a:	0010      	movs	r0, r2
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	2900      	cmp	r1, #0
 8001f10:	da05      	bge.n	8001f1e <ms5837_read_temperature_and_pressure+0x186>
 8001f12:	4a72      	ldr	r2, [pc, #456]	@ (80020dc <ms5837_read_temperature_and_pressure+0x344>)
 8001f14:	2300      	movs	r3, #0
 8001f16:	1812      	adds	r2, r2, r0
 8001f18:	414b      	adcs	r3, r1
 8001f1a:	0010      	movs	r0, r2
 8001f1c:	0019      	movs	r1, r3
 8001f1e:	024b      	lsls	r3, r1, #9
 8001f20:	0dc5      	lsrs	r5, r0, #23
 8001f22:	431d      	orrs	r5, r3
 8001f24:	15ce      	asrs	r6, r1, #23
 8001f26:	002a      	movs	r2, r5
 8001f28:	0033      	movs	r3, r6
 8001f2a:	0013      	movs	r3, r2
 8001f2c:	22fa      	movs	r2, #250	@ 0xfa
 8001f2e:	00d2      	lsls	r2, r2, #3
 8001f30:	4694      	mov	ip, r2
 8001f32:	4463      	add	r3, ip
 8001f34:	001a      	movs	r2, r3
 8001f36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001f38:	601a      	str	r2, [r3, #0]

    // 7) Calculate OFF (Offset at actual temperature)
    OFF = ((int64_t)calibration_data[2] * 131072)  // C2 * 2^17
 8001f3a:	2480      	movs	r4, #128	@ 0x80
 8001f3c:	193b      	adds	r3, r7, r4
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	3304      	adds	r3, #4
 8001f42:	881b      	ldrh	r3, [r3, #0]
 8001f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f46:	2300      	movs	r3, #0
 8001f48:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001f4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001f4e:	000b      	movs	r3, r1
 8001f50:	0bdb      	lsrs	r3, r3, #15
 8001f52:	0010      	movs	r0, r2
 8001f54:	0440      	lsls	r0, r0, #17
 8001f56:	6778      	str	r0, [r7, #116]	@ 0x74
 8001f58:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001f5a:	4318      	orrs	r0, r3
 8001f5c:	6778      	str	r0, [r7, #116]	@ 0x74
 8001f5e:	000b      	movs	r3, r1
 8001f60:	045b      	lsls	r3, r3, #17
 8001f62:	673b      	str	r3, [r7, #112]	@ 0x70
        + (((int64_t)calibration_data[4] * dT) / 64);  // C4 * dT / 2^6
 8001f64:	193b      	adds	r3, r7, r4
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	3308      	adds	r3, #8
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f6e:	2300      	movs	r3, #0
 8001f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f72:	23a8      	movs	r3, #168	@ 0xa8
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	623b      	str	r3, [r7, #32]
 8001f7a:	17db      	asrs	r3, r3, #31
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f7e:	6a3a      	ldr	r2, [r7, #32]
 8001f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001f84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001f86:	f7fe f98f 	bl	80002a8 <__aeabi_lmul>
 8001f8a:	0002      	movs	r2, r0
 8001f8c:	000b      	movs	r3, r1
 8001f8e:	0010      	movs	r0, r2
 8001f90:	0019      	movs	r1, r3
 8001f92:	2900      	cmp	r1, #0
 8001f94:	da05      	bge.n	8001fa2 <ms5837_read_temperature_and_pressure+0x20a>
 8001f96:	223f      	movs	r2, #63	@ 0x3f
 8001f98:	2300      	movs	r3, #0
 8001f9a:	1812      	adds	r2, r2, r0
 8001f9c:	414b      	adcs	r3, r1
 8001f9e:	0010      	movs	r0, r2
 8001fa0:	0019      	movs	r1, r3
 8001fa2:	068b      	lsls	r3, r1, #26
 8001fa4:	0982      	lsrs	r2, r0, #6
 8001fa6:	663a      	str	r2, [r7, #96]	@ 0x60
 8001fa8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001faa:	431a      	orrs	r2, r3
 8001fac:	663a      	str	r2, [r7, #96]	@ 0x60
 8001fae:	118b      	asrs	r3, r1, #6
 8001fb0:	667b      	str	r3, [r7, #100]	@ 0x64
 8001fb2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001fb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
    OFF = ((int64_t)calibration_data[2] * 131072)  // C2 * 2^17
 8001fb6:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001fb8:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8001fba:	1880      	adds	r0, r0, r2
 8001fbc:	4159      	adcs	r1, r3
 8001fbe:	0002      	movs	r2, r0
 8001fc0:	000b      	movs	r3, r1
 8001fc2:	21a0      	movs	r1, #160	@ 0xa0
 8001fc4:	1879      	adds	r1, r7, r1
 8001fc6:	600a      	str	r2, [r1, #0]
 8001fc8:	604b      	str	r3, [r1, #4]

    // 8) Calculate SENS (Sensitivity at actual temperature)
    SENS = ((int64_t)calibration_data[1] * 65536)  // C1 * 2^16
 8001fca:	2480      	movs	r4, #128	@ 0x80
 8001fcc:	193b      	adds	r3, r7, r4
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	3302      	adds	r3, #2
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	61bb      	str	r3, [r7, #24]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61fb      	str	r3, [r7, #28]
 8001fda:	69b9      	ldr	r1, [r7, #24]
 8001fdc:	69fa      	ldr	r2, [r7, #28]
 8001fde:	000b      	movs	r3, r1
 8001fe0:	0c1b      	lsrs	r3, r3, #16
 8001fe2:	0010      	movs	r0, r2
 8001fe4:	0400      	lsls	r0, r0, #16
 8001fe6:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8001fe8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001fea:	4318      	orrs	r0, r3
 8001fec:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8001fee:	000b      	movs	r3, r1
 8001ff0:	041b      	lsls	r3, r3, #16
 8001ff2:	66bb      	str	r3, [r7, #104]	@ 0x68
         + (((int64_t)calibration_data[3] * dT) / 128);  // C3 * dT / 2^7
 8001ff4:	193b      	adds	r3, r7, r4
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	3306      	adds	r3, #6
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	613b      	str	r3, [r7, #16]
 8001ffe:	2300      	movs	r3, #0
 8002000:	617b      	str	r3, [r7, #20]
 8002002:	23a8      	movs	r3, #168	@ 0xa8
 8002004:	18fb      	adds	r3, r7, r3
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	17db      	asrs	r3, r3, #31
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6938      	ldr	r0, [r7, #16]
 8002014:	6979      	ldr	r1, [r7, #20]
 8002016:	f7fe f947 	bl	80002a8 <__aeabi_lmul>
 800201a:	0002      	movs	r2, r0
 800201c:	000b      	movs	r3, r1
 800201e:	2b00      	cmp	r3, #0
 8002020:	da03      	bge.n	800202a <ms5837_read_temperature_and_pressure+0x292>
 8002022:	207f      	movs	r0, #127	@ 0x7f
 8002024:	2100      	movs	r1, #0
 8002026:	1812      	adds	r2, r2, r0
 8002028:	414b      	adcs	r3, r1
 800202a:	0659      	lsls	r1, r3, #25
 800202c:	09d0      	lsrs	r0, r2, #7
 800202e:	65b8      	str	r0, [r7, #88]	@ 0x58
 8002030:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002032:	4308      	orrs	r0, r1
 8002034:	65b8      	str	r0, [r7, #88]	@ 0x58
 8002036:	11db      	asrs	r3, r3, #7
 8002038:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800203a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800203c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    SENS = ((int64_t)calibration_data[1] * 65536)  // C1 * 2^16
 800203e:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002040:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8002042:	1880      	adds	r0, r0, r2
 8002044:	4159      	adcs	r1, r3
 8002046:	0002      	movs	r2, r0
 8002048:	000b      	movs	r3, r1
 800204a:	2198      	movs	r1, #152	@ 0x98
 800204c:	1878      	adds	r0, r7, r1
 800204e:	6002      	str	r2, [r0, #0]
 8002050:	6043      	str	r3, [r0, #4]

    // 9) Calculate pressure (P)
    P = ((((int64_t)D1 * SENS) / 2097152) - OFF) / 32768;  // (D1 * SENS / 2^21 - OFF) / 2^15
 8002052:	238c      	movs	r3, #140	@ 0x8c
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	603b      	str	r3, [r7, #0]
 800205a:	2300      	movs	r3, #0
 800205c:	607b      	str	r3, [r7, #4]
 800205e:	187b      	adds	r3, r7, r1
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	6838      	ldr	r0, [r7, #0]
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	f7fe f91e 	bl	80002a8 <__aeabi_lmul>
 800206c:	0002      	movs	r2, r0
 800206e:	000b      	movs	r3, r1
 8002070:	2b00      	cmp	r3, #0
 8002072:	da03      	bge.n	800207c <ms5837_read_temperature_and_pressure+0x2e4>
 8002074:	481a      	ldr	r0, [pc, #104]	@ (80020e0 <ms5837_read_temperature_and_pressure+0x348>)
 8002076:	2100      	movs	r1, #0
 8002078:	1812      	adds	r2, r2, r0
 800207a:	414b      	adcs	r3, r1
 800207c:	02d9      	lsls	r1, r3, #11
 800207e:	0d50      	lsrs	r0, r2, #21
 8002080:	6538      	str	r0, [r7, #80]	@ 0x50
 8002082:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002084:	4308      	orrs	r0, r1
 8002086:	6538      	str	r0, [r7, #80]	@ 0x50
 8002088:	155b      	asrs	r3, r3, #21
 800208a:	657b      	str	r3, [r7, #84]	@ 0x54
 800208c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800208e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002090:	23a0      	movs	r3, #160	@ 0xa0
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	1a80      	subs	r0, r0, r2
 800209a:	4199      	sbcs	r1, r3
 800209c:	0002      	movs	r2, r0
 800209e:	000b      	movs	r3, r1
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	da03      	bge.n	80020ac <ms5837_read_temperature_and_pressure+0x314>
 80020a4:	480f      	ldr	r0, [pc, #60]	@ (80020e4 <ms5837_read_temperature_and_pressure+0x34c>)
 80020a6:	2100      	movs	r1, #0
 80020a8:	1812      	adds	r2, r2, r0
 80020aa:	414b      	adcs	r3, r1
 80020ac:	0459      	lsls	r1, r3, #17
 80020ae:	0bd0      	lsrs	r0, r2, #15
 80020b0:	64b8      	str	r0, [r7, #72]	@ 0x48
 80020b2:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80020b4:	4308      	orrs	r0, r1
 80020b6:	64b8      	str	r0, [r7, #72]	@ 0x48
 80020b8:	13db      	asrs	r3, r3, #15
 80020ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80020bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020be:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 80020c0:	2290      	movs	r2, #144	@ 0x90
 80020c2:	18b9      	adds	r1, r7, r2
 80020c4:	600b      	str	r3, [r1, #0]
 80020c6:	604c      	str	r4, [r1, #4]
    *pressure = (int32_t)P;  // Convert to mbar (pressure in 0.01 mbar resolution)
 80020c8:	18bb      	adds	r3, r7, r2
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020ce:	601a      	str	r2, [r3, #0]

    return E_MS58370BA01_SUCCESS;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	0018      	movs	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	b02d      	add	sp, #180	@ 0xb4
 80020d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020da:	46c0      	nop			@ (mov r8, r8)
 80020dc:	007fffff 	.word	0x007fffff
 80020e0:	001fffff 	.word	0x001fffff
 80020e4:	00007fff 	.word	0x00007fff

080020e8 <hal_write_cmd>:
#include <stdio.h>

#define MS5837_8BIT_ADDR (MS5837_ADDR << 1) // HAL expects addr<<1 for TX/RX
extern I2C_HandleTypeDef hi2c1;

static ms583730ba01_err_t hal_write_cmd(uint8_t cmd) {
 80020e8:	b5b0      	push	{r4, r5, r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af02      	add	r7, sp, #8
 80020ee:	0002      	movs	r2, r0
 80020f0:	1dfb      	adds	r3, r7, #7
 80020f2:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(&hi2c1, MS5837_8BIT_ADDR, &cmd, 1, 50);
 80020f4:	250f      	movs	r5, #15
 80020f6:	197c      	adds	r4, r7, r5
 80020f8:	1dfa      	adds	r2, r7, #7
 80020fa:	480a      	ldr	r0, [pc, #40]	@ (8002124 <hal_write_cmd+0x3c>)
 80020fc:	2332      	movs	r3, #50	@ 0x32
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	2301      	movs	r3, #1
 8002102:	21ec      	movs	r1, #236	@ 0xec
 8002104:	f000 ff54 	bl	8002fb0 <HAL_I2C_Master_Transmit>
 8002108:	0003      	movs	r3, r0
 800210a:	7023      	strb	r3, [r4, #0]
    return (st == HAL_OK) ? E_MS58370BA01_SUCCESS : E_MS58370BA01_COM_ERR;
 800210c:	197b      	adds	r3, r7, r5
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d101      	bne.n	8002118 <hal_write_cmd+0x30>
 8002114:	2300      	movs	r3, #0
 8002116:	e000      	b.n	800211a <hal_write_cmd+0x32>
 8002118:	2302      	movs	r3, #2
}
 800211a:	0018      	movs	r0, r3
 800211c:	46bd      	mov	sp, r7
 800211e:	b004      	add	sp, #16
 8002120:	bdb0      	pop	{r4, r5, r7, pc}
 8002122:	46c0      	nop			@ (mov r8, r8)
 8002124:	200000ac 	.word	0x200000ac

08002128 <hal_read_data>:

static ms583730ba01_err_t hal_read_data(uint8_t *buf, uint32_t n) {
 8002128:	b5b0      	push	{r4, r5, r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af02      	add	r7, sp, #8
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef st = HAL_I2C_Master_Receive(&hi2c1, MS5837_8BIT_ADDR, buf, n, 100);
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	b29b      	uxth	r3, r3
 8002136:	250f      	movs	r5, #15
 8002138:	197c      	adds	r4, r7, r5
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	4809      	ldr	r0, [pc, #36]	@ (8002164 <hal_read_data+0x3c>)
 800213e:	2164      	movs	r1, #100	@ 0x64
 8002140:	9100      	str	r1, [sp, #0]
 8002142:	21ec      	movs	r1, #236	@ 0xec
 8002144:	f001 f85e 	bl	8003204 <HAL_I2C_Master_Receive>
 8002148:	0003      	movs	r3, r0
 800214a:	7023      	strb	r3, [r4, #0]
    return (st == HAL_OK) ? E_MS58370BA01_SUCCESS : E_MS58370BA01_COM_ERR;
 800214c:	197b      	adds	r3, r7, r5
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <hal_read_data+0x30>
 8002154:	2300      	movs	r3, #0
 8002156:	e000      	b.n	800215a <hal_read_data+0x32>
 8002158:	2302      	movs	r3, #2
}
 800215a:	0018      	movs	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	b004      	add	sp, #16
 8002160:	bdb0      	pop	{r4, r5, r7, pc}
 8002162:	46c0      	nop			@ (mov r8, r8)
 8002164:	200000ac 	.word	0x200000ac

08002168 <hal_delay>:

static void hal_delay(uint16_t ms) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	0002      	movs	r2, r0
 8002170:	1dbb      	adds	r3, r7, #6
 8002172:	801a      	strh	r2, [r3, #0]
    HAL_Delay(ms);
 8002174:	1dbb      	adds	r3, r7, #6
 8002176:	881b      	ldrh	r3, [r3, #0]
 8002178:	0018      	movs	r0, r3
 800217a:	f000 faa5 	bl	80026c8 <HAL_Delay>
}
 800217e:	46c0      	nop			@ (mov r8, r8)
 8002180:	46bd      	mov	sp, r7
 8002182:	b002      	add	sp, #8
 8002184:	bd80      	pop	{r7, pc}
	...

08002188 <ms5837_hal_handle_init>:

/* This function builds the handle struct you pass to ms5837 functions */
void ms5837_hal_handle_init(ms583730ba01_h *h) {
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
    h->write_cmd = hal_write_cmd;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a06      	ldr	r2, [pc, #24]	@ (80021ac <ms5837_hal_handle_init+0x24>)
 8002194:	601a      	str	r2, [r3, #0]
    h->read_data = hal_read_data;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a05      	ldr	r2, [pc, #20]	@ (80021b0 <ms5837_hal_handle_init+0x28>)
 800219a:	605a      	str	r2, [r3, #4]
    h->delay = hal_delay;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a05      	ldr	r2, [pc, #20]	@ (80021b4 <ms5837_hal_handle_init+0x2c>)
 80021a0:	609a      	str	r2, [r3, #8]
}
 80021a2:	46c0      	nop			@ (mov r8, r8)
 80021a4:	46bd      	mov	sp, r7
 80021a6:	b002      	add	sp, #8
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	46c0      	nop			@ (mov r8, r8)
 80021ac:	080020e9 	.word	0x080020e9
 80021b0:	08002129 	.word	0x08002129
 80021b4:	08002169 	.word	0x08002169

080021b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021bc:	4b07      	ldr	r3, [pc, #28]	@ (80021dc <HAL_MspInit+0x24>)
 80021be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021c0:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <HAL_MspInit+0x24>)
 80021c2:	2101      	movs	r1, #1
 80021c4:	430a      	orrs	r2, r1
 80021c6:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c8:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <HAL_MspInit+0x24>)
 80021ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021cc:	4b03      	ldr	r3, [pc, #12]	@ (80021dc <HAL_MspInit+0x24>)
 80021ce:	2180      	movs	r1, #128	@ 0x80
 80021d0:	0549      	lsls	r1, r1, #21
 80021d2:	430a      	orrs	r2, r1
 80021d4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021d6:	46c0      	nop			@ (mov r8, r8)
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40021000 	.word	0x40021000

080021e0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80021e0:	b590      	push	{r4, r7, lr}
 80021e2:	b089      	sub	sp, #36	@ 0x24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	240c      	movs	r4, #12
 80021ea:	193b      	adds	r3, r7, r4
 80021ec:	0018      	movs	r0, r3
 80021ee:	2314      	movs	r3, #20
 80021f0:	001a      	movs	r2, r3
 80021f2:	2100      	movs	r1, #0
 80021f4:	f004 fec8 	bl	8006f88 <memset>
  if(hdac->Instance==DAC)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a14      	ldr	r2, [pc, #80]	@ (8002250 <HAL_DAC_MspInit+0x70>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d122      	bne.n	8002248 <HAL_DAC_MspInit+0x68>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002202:	4b14      	ldr	r3, [pc, #80]	@ (8002254 <HAL_DAC_MspInit+0x74>)
 8002204:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002206:	4b13      	ldr	r3, [pc, #76]	@ (8002254 <HAL_DAC_MspInit+0x74>)
 8002208:	2180      	movs	r1, #128	@ 0x80
 800220a:	0589      	lsls	r1, r1, #22
 800220c:	430a      	orrs	r2, r1
 800220e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002210:	4b10      	ldr	r3, [pc, #64]	@ (8002254 <HAL_DAC_MspInit+0x74>)
 8002212:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002214:	4b0f      	ldr	r3, [pc, #60]	@ (8002254 <HAL_DAC_MspInit+0x74>)
 8002216:	2101      	movs	r1, #1
 8002218:	430a      	orrs	r2, r1
 800221a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800221c:	4b0d      	ldr	r3, [pc, #52]	@ (8002254 <HAL_DAC_MspInit+0x74>)
 800221e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002220:	2201      	movs	r2, #1
 8002222:	4013      	ands	r3, r2
 8002224:	60bb      	str	r3, [r7, #8]
 8002226:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = DAC1_Pin|DAC2_Pin;
 8002228:	193b      	adds	r3, r7, r4
 800222a:	2230      	movs	r2, #48	@ 0x30
 800222c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800222e:	193b      	adds	r3, r7, r4
 8002230:	2203      	movs	r2, #3
 8002232:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002234:	193b      	adds	r3, r7, r4
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223a:	193a      	adds	r2, r7, r4
 800223c:	23a0      	movs	r3, #160	@ 0xa0
 800223e:	05db      	lsls	r3, r3, #23
 8002240:	0011      	movs	r1, r2
 8002242:	0018      	movs	r0, r3
 8002244:	f000 fc90 	bl	8002b68 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8002248:	46c0      	nop			@ (mov r8, r8)
 800224a:	46bd      	mov	sp, r7
 800224c:	b009      	add	sp, #36	@ 0x24
 800224e:	bd90      	pop	{r4, r7, pc}
 8002250:	40007400 	.word	0x40007400
 8002254:	40021000 	.word	0x40021000

08002258 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002258:	b590      	push	{r4, r7, lr}
 800225a:	b08b      	sub	sp, #44	@ 0x2c
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	2414      	movs	r4, #20
 8002262:	193b      	adds	r3, r7, r4
 8002264:	0018      	movs	r0, r3
 8002266:	2314      	movs	r3, #20
 8002268:	001a      	movs	r2, r3
 800226a:	2100      	movs	r1, #0
 800226c:	f004 fe8c 	bl	8006f88 <memset>
  if(hi2c->Instance==I2C1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a38      	ldr	r2, [pc, #224]	@ (8002358 <HAL_I2C_MspInit+0x100>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d133      	bne.n	80022e2 <HAL_I2C_MspInit+0x8a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227a:	4b38      	ldr	r3, [pc, #224]	@ (800235c <HAL_I2C_MspInit+0x104>)
 800227c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800227e:	4b37      	ldr	r3, [pc, #220]	@ (800235c <HAL_I2C_MspInit+0x104>)
 8002280:	2101      	movs	r1, #1
 8002282:	430a      	orrs	r2, r1
 8002284:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002286:	4b35      	ldr	r3, [pc, #212]	@ (800235c <HAL_I2C_MspInit+0x104>)
 8002288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800228a:	2201      	movs	r2, #1
 800228c:	4013      	ands	r3, r2
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TWI0_SCL_Pin|TWI0_SDA_Pin;
 8002292:	193b      	adds	r3, r7, r4
 8002294:	22c0      	movs	r2, #192	@ 0xc0
 8002296:	00d2      	lsls	r2, r2, #3
 8002298:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800229a:	0021      	movs	r1, r4
 800229c:	187b      	adds	r3, r7, r1
 800229e:	2212      	movs	r2, #18
 80022a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a2:	187b      	adds	r3, r7, r1
 80022a4:	2200      	movs	r2, #0
 80022a6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a8:	187b      	adds	r3, r7, r1
 80022aa:	2203      	movs	r2, #3
 80022ac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80022ae:	187b      	adds	r3, r7, r1
 80022b0:	2206      	movs	r2, #6
 80022b2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b4:	187a      	adds	r2, r7, r1
 80022b6:	23a0      	movs	r3, #160	@ 0xa0
 80022b8:	05db      	lsls	r3, r3, #23
 80022ba:	0011      	movs	r1, r2
 80022bc:	0018      	movs	r0, r3
 80022be:	f000 fc53 	bl	8002b68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022c2:	4b26      	ldr	r3, [pc, #152]	@ (800235c <HAL_I2C_MspInit+0x104>)
 80022c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80022c6:	4b25      	ldr	r3, [pc, #148]	@ (800235c <HAL_I2C_MspInit+0x104>)
 80022c8:	2180      	movs	r1, #128	@ 0x80
 80022ca:	0389      	lsls	r1, r1, #14
 80022cc:	430a      	orrs	r2, r1
 80022ce:	639a      	str	r2, [r3, #56]	@ 0x38
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80022d0:	2200      	movs	r2, #0
 80022d2:	2100      	movs	r1, #0
 80022d4:	2017      	movs	r0, #23
 80022d6:	f000 fac7 	bl	8002868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80022da:	2017      	movs	r0, #23
 80022dc:	f000 fad9 	bl	8002892 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80022e0:	e036      	b.n	8002350 <HAL_I2C_MspInit+0xf8>
  else if(hi2c->Instance==I2C2)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a1e      	ldr	r2, [pc, #120]	@ (8002360 <HAL_I2C_MspInit+0x108>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d131      	bne.n	8002350 <HAL_I2C_MspInit+0xf8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ec:	4b1b      	ldr	r3, [pc, #108]	@ (800235c <HAL_I2C_MspInit+0x104>)
 80022ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022f0:	4b1a      	ldr	r3, [pc, #104]	@ (800235c <HAL_I2C_MspInit+0x104>)
 80022f2:	2102      	movs	r1, #2
 80022f4:	430a      	orrs	r2, r1
 80022f6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80022f8:	4b18      	ldr	r3, [pc, #96]	@ (800235c <HAL_I2C_MspInit+0x104>)
 80022fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022fc:	2202      	movs	r2, #2
 80022fe:	4013      	ands	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TWI1_SCL_Pin|TWI1_SDA_Pin;
 8002304:	2114      	movs	r1, #20
 8002306:	187b      	adds	r3, r7, r1
 8002308:	22c0      	movs	r2, #192	@ 0xc0
 800230a:	0112      	lsls	r2, r2, #4
 800230c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800230e:	187b      	adds	r3, r7, r1
 8002310:	2212      	movs	r2, #18
 8002312:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	187b      	adds	r3, r7, r1
 8002316:	2200      	movs	r2, #0
 8002318:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231a:	187b      	adds	r3, r7, r1
 800231c:	2203      	movs	r2, #3
 800231e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8002320:	187b      	adds	r3, r7, r1
 8002322:	2206      	movs	r2, #6
 8002324:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002326:	187b      	adds	r3, r7, r1
 8002328:	4a0e      	ldr	r2, [pc, #56]	@ (8002364 <HAL_I2C_MspInit+0x10c>)
 800232a:	0019      	movs	r1, r3
 800232c:	0010      	movs	r0, r2
 800232e:	f000 fc1b 	bl	8002b68 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002332:	4b0a      	ldr	r3, [pc, #40]	@ (800235c <HAL_I2C_MspInit+0x104>)
 8002334:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <HAL_I2C_MspInit+0x104>)
 8002338:	2180      	movs	r1, #128	@ 0x80
 800233a:	03c9      	lsls	r1, r1, #15
 800233c:	430a      	orrs	r2, r1
 800233e:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_IRQn, 0, 0);
 8002340:	2200      	movs	r2, #0
 8002342:	2100      	movs	r1, #0
 8002344:	2018      	movs	r0, #24
 8002346:	f000 fa8f 	bl	8002868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 800234a:	2018      	movs	r0, #24
 800234c:	f000 faa1 	bl	8002892 <HAL_NVIC_EnableIRQ>
}
 8002350:	46c0      	nop			@ (mov r8, r8)
 8002352:	46bd      	mov	sp, r7
 8002354:	b00b      	add	sp, #44	@ 0x2c
 8002356:	bd90      	pop	{r4, r7, pc}
 8002358:	40005400 	.word	0x40005400
 800235c:	40021000 	.word	0x40021000
 8002360:	40005800 	.word	0x40005800
 8002364:	50000400 	.word	0x50000400

08002368 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	2380      	movs	r3, #128	@ 0x80
 8002376:	05db      	lsls	r3, r3, #23
 8002378:	429a      	cmp	r2, r3
 800237a:	d10d      	bne.n	8002398 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800237c:	4b08      	ldr	r3, [pc, #32]	@ (80023a0 <HAL_TIM_Base_MspInit+0x38>)
 800237e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002380:	4b07      	ldr	r3, [pc, #28]	@ (80023a0 <HAL_TIM_Base_MspInit+0x38>)
 8002382:	2101      	movs	r1, #1
 8002384:	430a      	orrs	r2, r1
 8002386:	639a      	str	r2, [r3, #56]	@ 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002388:	2200      	movs	r2, #0
 800238a:	2100      	movs	r1, #0
 800238c:	200f      	movs	r0, #15
 800238e:	f000 fa6b 	bl	8002868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002392:	200f      	movs	r0, #15
 8002394:	f000 fa7d 	bl	8002892 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002398:	46c0      	nop			@ (mov r8, r8)
 800239a:	46bd      	mov	sp, r7
 800239c:	b002      	add	sp, #8
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40021000 	.word	0x40021000

080023a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023a8:	46c0      	nop			@ (mov r8, r8)
 80023aa:	e7fd      	b.n	80023a8 <NMI_Handler+0x4>

080023ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023b0:	46c0      	nop			@ (mov r8, r8)
 80023b2:	e7fd      	b.n	80023b0 <HardFault_Handler+0x4>

080023b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80023b8:	46c0      	nop			@ (mov r8, r8)
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023c2:	46c0      	nop			@ (mov r8, r8)
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023cc:	f000 f960 	bl	8002690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023d0:	46c0      	nop			@ (mov r8, r8)
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023dc:	4b03      	ldr	r3, [pc, #12]	@ (80023ec <TIM2_IRQHandler+0x14>)
 80023de:	0018      	movs	r0, r3
 80023e0:	f003 ff72 	bl	80062c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023e4:	46c0      	nop			@ (mov r8, r8)
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	46c0      	nop			@ (mov r8, r8)
 80023ec:	20000154 	.word	0x20000154

080023f0 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 80023f4:	4b09      	ldr	r3, [pc, #36]	@ (800241c <I2C1_IRQHandler+0x2c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	699a      	ldr	r2, [r3, #24]
 80023fa:	23e0      	movs	r3, #224	@ 0xe0
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	4013      	ands	r3, r2
 8002400:	d004      	beq.n	800240c <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8002402:	4b06      	ldr	r3, [pc, #24]	@ (800241c <I2C1_IRQHandler+0x2c>)
 8002404:	0018      	movs	r0, r3
 8002406:	f001 f90b 	bl	8003620 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800240a:	e003      	b.n	8002414 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 800240c:	4b03      	ldr	r3, [pc, #12]	@ (800241c <I2C1_IRQHandler+0x2c>)
 800240e:	0018      	movs	r0, r3
 8002410:	f001 f8ec 	bl	80035ec <HAL_I2C_EV_IRQHandler>
}
 8002414:	46c0      	nop			@ (mov r8, r8)
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	46c0      	nop			@ (mov r8, r8)
 800241c:	200000ac 	.word	0x200000ac

08002420 <I2C2_IRQHandler>:

/**
  * @brief This function handles I2C2 global interrupt.
  */
void I2C2_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_IRQn 0 */

  /* USER CODE END I2C2_IRQn 0 */
  if (hi2c2.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8002424:	4b09      	ldr	r3, [pc, #36]	@ (800244c <I2C2_IRQHandler+0x2c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	699a      	ldr	r2, [r3, #24]
 800242a:	23e0      	movs	r3, #224	@ 0xe0
 800242c:	00db      	lsls	r3, r3, #3
 800242e:	4013      	ands	r3, r2
 8002430:	d004      	beq.n	800243c <I2C2_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c2);
 8002432:	4b06      	ldr	r3, [pc, #24]	@ (800244c <I2C2_IRQHandler+0x2c>)
 8002434:	0018      	movs	r0, r3
 8002436:	f001 f8f3 	bl	8003620 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c2);
  }
  /* USER CODE BEGIN I2C2_IRQn 1 */

  /* USER CODE END I2C2_IRQn 1 */
}
 800243a:	e003      	b.n	8002444 <I2C2_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c2);
 800243c:	4b03      	ldr	r3, [pc, #12]	@ (800244c <I2C2_IRQHandler+0x2c>)
 800243e:	0018      	movs	r0, r3
 8002440:	f001 f8d4 	bl	80035ec <HAL_I2C_EV_IRQHandler>
}
 8002444:	46c0      	nop			@ (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	20000100 	.word	0x20000100

08002450 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	e00a      	b.n	8002478 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002462:	e000      	b.n	8002466 <_read+0x16>
 8002464:	bf00      	nop
 8002466:	0001      	movs	r1, r0
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	1c5a      	adds	r2, r3, #1
 800246c:	60ba      	str	r2, [r7, #8]
 800246e:	b2ca      	uxtb	r2, r1
 8002470:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	3301      	adds	r3, #1
 8002476:	617b      	str	r3, [r7, #20]
 8002478:	697a      	ldr	r2, [r7, #20]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	429a      	cmp	r2, r3
 800247e:	dbf0      	blt.n	8002462 <_read+0x12>
  }

  return len;
 8002480:	687b      	ldr	r3, [r7, #4]
}
 8002482:	0018      	movs	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	b006      	add	sp, #24
 8002488:	bd80      	pop	{r7, pc}

0800248a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b086      	sub	sp, #24
 800248e:	af00      	add	r7, sp, #0
 8002490:	60f8      	str	r0, [r7, #12]
 8002492:	60b9      	str	r1, [r7, #8]
 8002494:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002496:	2300      	movs	r3, #0
 8002498:	617b      	str	r3, [r7, #20]
 800249a:	e009      	b.n	80024b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	1c5a      	adds	r2, r3, #1
 80024a0:	60ba      	str	r2, [r7, #8]
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	0018      	movs	r0, r3
 80024a6:	e000      	b.n	80024aa <_write+0x20>
 80024a8:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	3301      	adds	r3, #1
 80024ae:	617b      	str	r3, [r7, #20]
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	dbf1      	blt.n	800249c <_write+0x12>
  }
  return len;
 80024b8:	687b      	ldr	r3, [r7, #4]
}
 80024ba:	0018      	movs	r0, r3
 80024bc:	46bd      	mov	sp, r7
 80024be:	b006      	add	sp, #24
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <_close>:

int _close(int file)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024ca:	2301      	movs	r3, #1
 80024cc:	425b      	negs	r3, r3
}
 80024ce:	0018      	movs	r0, r3
 80024d0:	46bd      	mov	sp, r7
 80024d2:	b002      	add	sp, #8
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b082      	sub	sp, #8
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
 80024de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	2280      	movs	r2, #128	@ 0x80
 80024e4:	0192      	lsls	r2, r2, #6
 80024e6:	605a      	str	r2, [r3, #4]
  return 0;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	0018      	movs	r0, r3
 80024ec:	46bd      	mov	sp, r7
 80024ee:	b002      	add	sp, #8
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <_isatty>:

int _isatty(int file)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024fa:	2301      	movs	r3, #1
}
 80024fc:	0018      	movs	r0, r3
 80024fe:	46bd      	mov	sp, r7
 8002500:	b002      	add	sp, #8
 8002502:	bd80      	pop	{r7, pc}

08002504 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002510:	2300      	movs	r3, #0
}
 8002512:	0018      	movs	r0, r3
 8002514:	46bd      	mov	sp, r7
 8002516:	b004      	add	sp, #16
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002524:	4a14      	ldr	r2, [pc, #80]	@ (8002578 <_sbrk+0x5c>)
 8002526:	4b15      	ldr	r3, [pc, #84]	@ (800257c <_sbrk+0x60>)
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002530:	4b13      	ldr	r3, [pc, #76]	@ (8002580 <_sbrk+0x64>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d102      	bne.n	800253e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002538:	4b11      	ldr	r3, [pc, #68]	@ (8002580 <_sbrk+0x64>)
 800253a:	4a12      	ldr	r2, [pc, #72]	@ (8002584 <_sbrk+0x68>)
 800253c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800253e:	4b10      	ldr	r3, [pc, #64]	@ (8002580 <_sbrk+0x64>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	18d3      	adds	r3, r2, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	429a      	cmp	r2, r3
 800254a:	d207      	bcs.n	800255c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800254c:	f004 fd72 	bl	8007034 <__errno>
 8002550:	0003      	movs	r3, r0
 8002552:	220c      	movs	r2, #12
 8002554:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002556:	2301      	movs	r3, #1
 8002558:	425b      	negs	r3, r3
 800255a:	e009      	b.n	8002570 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800255c:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <_sbrk+0x64>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002562:	4b07      	ldr	r3, [pc, #28]	@ (8002580 <_sbrk+0x64>)
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	18d2      	adds	r2, r2, r3
 800256a:	4b05      	ldr	r3, [pc, #20]	@ (8002580 <_sbrk+0x64>)
 800256c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800256e:	68fb      	ldr	r3, [r7, #12]
}
 8002570:	0018      	movs	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	b006      	add	sp, #24
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20005000 	.word	0x20005000
 800257c:	00000400 	.word	0x00000400
 8002580:	200001d4 	.word	0x200001d4
 8002584:	20000328 	.word	0x20000328

08002588 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800258c:	46c0      	nop			@ (mov r8, r8)
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002594:	480d      	ldr	r0, [pc, #52]	@ (80025cc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002596:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002598:	f7ff fff6 	bl	8002588 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800259c:	480c      	ldr	r0, [pc, #48]	@ (80025d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800259e:	490d      	ldr	r1, [pc, #52]	@ (80025d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025a0:	4a0d      	ldr	r2, [pc, #52]	@ (80025d8 <LoopForever+0xe>)
  movs r3, #0
 80025a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025a4:	e002      	b.n	80025ac <LoopCopyDataInit>

080025a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025aa:	3304      	adds	r3, #4

080025ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025b0:	d3f9      	bcc.n	80025a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025b2:	4a0a      	ldr	r2, [pc, #40]	@ (80025dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80025b4:	4c0a      	ldr	r4, [pc, #40]	@ (80025e0 <LoopForever+0x16>)
  movs r3, #0
 80025b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025b8:	e001      	b.n	80025be <LoopFillZerobss>

080025ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025bc:	3204      	adds	r2, #4

080025be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025c0:	d3fb      	bcc.n	80025ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025c2:	f004 fd3d 	bl	8007040 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025c6:	f7ff f899 	bl	80016fc <main>

080025ca <LoopForever>:

LoopForever:
    b LoopForever
 80025ca:	e7fe      	b.n	80025ca <LoopForever>
   ldr   r0, =_estack
 80025cc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80025d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025d4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80025d8:	08007c88 	.word	0x08007c88
  ldr r2, =_sbss
 80025dc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80025e0:	20000328 	.word	0x20000328

080025e4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025e4:	e7fe      	b.n	80025e4 <ADC1_COMP_IRQHandler>
	...

080025e8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025ee:	1dfb      	adds	r3, r7, #7
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80025f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002624 <HAL_Init+0x3c>)
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002624 <HAL_Init+0x3c>)
 80025fa:	2140      	movs	r1, #64	@ 0x40
 80025fc:	430a      	orrs	r2, r1
 80025fe:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002600:	2003      	movs	r0, #3
 8002602:	f000 f811 	bl	8002628 <HAL_InitTick>
 8002606:	1e03      	subs	r3, r0, #0
 8002608:	d003      	beq.n	8002612 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800260a:	1dfb      	adds	r3, r7, #7
 800260c:	2201      	movs	r2, #1
 800260e:	701a      	strb	r2, [r3, #0]
 8002610:	e001      	b.n	8002616 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002612:	f7ff fdd1 	bl	80021b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002616:	1dfb      	adds	r3, r7, #7
 8002618:	781b      	ldrb	r3, [r3, #0]
}
 800261a:	0018      	movs	r0, r3
 800261c:	46bd      	mov	sp, r7
 800261e:	b002      	add	sp, #8
 8002620:	bd80      	pop	{r7, pc}
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	40022000 	.word	0x40022000

08002628 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002628:	b590      	push	{r4, r7, lr}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002630:	4b14      	ldr	r3, [pc, #80]	@ (8002684 <HAL_InitTick+0x5c>)
 8002632:	681c      	ldr	r4, [r3, #0]
 8002634:	4b14      	ldr	r3, [pc, #80]	@ (8002688 <HAL_InitTick+0x60>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	0019      	movs	r1, r3
 800263a:	23fa      	movs	r3, #250	@ 0xfa
 800263c:	0098      	lsls	r0, r3, #2
 800263e:	f7fd fd6d 	bl	800011c <__udivsi3>
 8002642:	0003      	movs	r3, r0
 8002644:	0019      	movs	r1, r3
 8002646:	0020      	movs	r0, r4
 8002648:	f7fd fd68 	bl	800011c <__udivsi3>
 800264c:	0003      	movs	r3, r0
 800264e:	0018      	movs	r0, r3
 8002650:	f000 f92f 	bl	80028b2 <HAL_SYSTICK_Config>
 8002654:	1e03      	subs	r3, r0, #0
 8002656:	d001      	beq.n	800265c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e00f      	b.n	800267c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b03      	cmp	r3, #3
 8002660:	d80b      	bhi.n	800267a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	2301      	movs	r3, #1
 8002666:	425b      	negs	r3, r3
 8002668:	2200      	movs	r2, #0
 800266a:	0018      	movs	r0, r3
 800266c:	f000 f8fc 	bl	8002868 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002670:	4b06      	ldr	r3, [pc, #24]	@ (800268c <HAL_InitTick+0x64>)
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
 8002678:	e000      	b.n	800267c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
}
 800267c:	0018      	movs	r0, r3
 800267e:	46bd      	mov	sp, r7
 8002680:	b003      	add	sp, #12
 8002682:	bd90      	pop	{r4, r7, pc}
 8002684:	20000004 	.word	0x20000004
 8002688:	2000000c 	.word	0x2000000c
 800268c:	20000008 	.word	0x20000008

08002690 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002694:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <HAL_IncTick+0x1c>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	001a      	movs	r2, r3
 800269a:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <HAL_IncTick+0x20>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	18d2      	adds	r2, r2, r3
 80026a0:	4b03      	ldr	r3, [pc, #12]	@ (80026b0 <HAL_IncTick+0x20>)
 80026a2:	601a      	str	r2, [r3, #0]
}
 80026a4:	46c0      	nop			@ (mov r8, r8)
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	46c0      	nop			@ (mov r8, r8)
 80026ac:	2000000c 	.word	0x2000000c
 80026b0:	200001d8 	.word	0x200001d8

080026b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  return uwTick;
 80026b8:	4b02      	ldr	r3, [pc, #8]	@ (80026c4 <HAL_GetTick+0x10>)
 80026ba:	681b      	ldr	r3, [r3, #0]
}
 80026bc:	0018      	movs	r0, r3
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	46c0      	nop			@ (mov r8, r8)
 80026c4:	200001d8 	.word	0x200001d8

080026c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026d0:	f7ff fff0 	bl	80026b4 <HAL_GetTick>
 80026d4:	0003      	movs	r3, r0
 80026d6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	3301      	adds	r3, #1
 80026e0:	d005      	beq.n	80026ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026e2:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <HAL_Delay+0x44>)
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	001a      	movs	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	189b      	adds	r3, r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	f7ff ffe0 	bl	80026b4 <HAL_GetTick>
 80026f4:	0002      	movs	r2, r0
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d8f7      	bhi.n	80026f0 <HAL_Delay+0x28>
  {
  }
}
 8002700:	46c0      	nop			@ (mov r8, r8)
 8002702:	46c0      	nop			@ (mov r8, r8)
 8002704:	46bd      	mov	sp, r7
 8002706:	b004      	add	sp, #16
 8002708:	bd80      	pop	{r7, pc}
 800270a:	46c0      	nop			@ (mov r8, r8)
 800270c:	2000000c 	.word	0x2000000c

08002710 <__NVIC_EnableIRQ>:
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	0002      	movs	r2, r0
 8002718:	1dfb      	adds	r3, r7, #7
 800271a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800271c:	1dfb      	adds	r3, r7, #7
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	2b7f      	cmp	r3, #127	@ 0x7f
 8002722:	d809      	bhi.n	8002738 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002724:	1dfb      	adds	r3, r7, #7
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	001a      	movs	r2, r3
 800272a:	231f      	movs	r3, #31
 800272c:	401a      	ands	r2, r3
 800272e:	4b04      	ldr	r3, [pc, #16]	@ (8002740 <__NVIC_EnableIRQ+0x30>)
 8002730:	2101      	movs	r1, #1
 8002732:	4091      	lsls	r1, r2
 8002734:	000a      	movs	r2, r1
 8002736:	601a      	str	r2, [r3, #0]
}
 8002738:	46c0      	nop			@ (mov r8, r8)
 800273a:	46bd      	mov	sp, r7
 800273c:	b002      	add	sp, #8
 800273e:	bd80      	pop	{r7, pc}
 8002740:	e000e100 	.word	0xe000e100

08002744 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002744:	b590      	push	{r4, r7, lr}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	0002      	movs	r2, r0
 800274c:	6039      	str	r1, [r7, #0]
 800274e:	1dfb      	adds	r3, r7, #7
 8002750:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002752:	1dfb      	adds	r3, r7, #7
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	2b7f      	cmp	r3, #127	@ 0x7f
 8002758:	d828      	bhi.n	80027ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800275a:	4a2f      	ldr	r2, [pc, #188]	@ (8002818 <__NVIC_SetPriority+0xd4>)
 800275c:	1dfb      	adds	r3, r7, #7
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	b25b      	sxtb	r3, r3
 8002762:	089b      	lsrs	r3, r3, #2
 8002764:	33c0      	adds	r3, #192	@ 0xc0
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	589b      	ldr	r3, [r3, r2]
 800276a:	1dfa      	adds	r2, r7, #7
 800276c:	7812      	ldrb	r2, [r2, #0]
 800276e:	0011      	movs	r1, r2
 8002770:	2203      	movs	r2, #3
 8002772:	400a      	ands	r2, r1
 8002774:	00d2      	lsls	r2, r2, #3
 8002776:	21ff      	movs	r1, #255	@ 0xff
 8002778:	4091      	lsls	r1, r2
 800277a:	000a      	movs	r2, r1
 800277c:	43d2      	mvns	r2, r2
 800277e:	401a      	ands	r2, r3
 8002780:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	019b      	lsls	r3, r3, #6
 8002786:	22ff      	movs	r2, #255	@ 0xff
 8002788:	401a      	ands	r2, r3
 800278a:	1dfb      	adds	r3, r7, #7
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	0018      	movs	r0, r3
 8002790:	2303      	movs	r3, #3
 8002792:	4003      	ands	r3, r0
 8002794:	00db      	lsls	r3, r3, #3
 8002796:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002798:	481f      	ldr	r0, [pc, #124]	@ (8002818 <__NVIC_SetPriority+0xd4>)
 800279a:	1dfb      	adds	r3, r7, #7
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	b25b      	sxtb	r3, r3
 80027a0:	089b      	lsrs	r3, r3, #2
 80027a2:	430a      	orrs	r2, r1
 80027a4:	33c0      	adds	r3, #192	@ 0xc0
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80027aa:	e031      	b.n	8002810 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027ac:	4a1b      	ldr	r2, [pc, #108]	@ (800281c <__NVIC_SetPriority+0xd8>)
 80027ae:	1dfb      	adds	r3, r7, #7
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	0019      	movs	r1, r3
 80027b4:	230f      	movs	r3, #15
 80027b6:	400b      	ands	r3, r1
 80027b8:	3b08      	subs	r3, #8
 80027ba:	089b      	lsrs	r3, r3, #2
 80027bc:	3306      	adds	r3, #6
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	18d3      	adds	r3, r2, r3
 80027c2:	3304      	adds	r3, #4
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	1dfa      	adds	r2, r7, #7
 80027c8:	7812      	ldrb	r2, [r2, #0]
 80027ca:	0011      	movs	r1, r2
 80027cc:	2203      	movs	r2, #3
 80027ce:	400a      	ands	r2, r1
 80027d0:	00d2      	lsls	r2, r2, #3
 80027d2:	21ff      	movs	r1, #255	@ 0xff
 80027d4:	4091      	lsls	r1, r2
 80027d6:	000a      	movs	r2, r1
 80027d8:	43d2      	mvns	r2, r2
 80027da:	401a      	ands	r2, r3
 80027dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	019b      	lsls	r3, r3, #6
 80027e2:	22ff      	movs	r2, #255	@ 0xff
 80027e4:	401a      	ands	r2, r3
 80027e6:	1dfb      	adds	r3, r7, #7
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	0018      	movs	r0, r3
 80027ec:	2303      	movs	r3, #3
 80027ee:	4003      	ands	r3, r0
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027f4:	4809      	ldr	r0, [pc, #36]	@ (800281c <__NVIC_SetPriority+0xd8>)
 80027f6:	1dfb      	adds	r3, r7, #7
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	001c      	movs	r4, r3
 80027fc:	230f      	movs	r3, #15
 80027fe:	4023      	ands	r3, r4
 8002800:	3b08      	subs	r3, #8
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	430a      	orrs	r2, r1
 8002806:	3306      	adds	r3, #6
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	18c3      	adds	r3, r0, r3
 800280c:	3304      	adds	r3, #4
 800280e:	601a      	str	r2, [r3, #0]
}
 8002810:	46c0      	nop			@ (mov r8, r8)
 8002812:	46bd      	mov	sp, r7
 8002814:	b003      	add	sp, #12
 8002816:	bd90      	pop	{r4, r7, pc}
 8002818:	e000e100 	.word	0xe000e100
 800281c:	e000ed00 	.word	0xe000ed00

08002820 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	1e5a      	subs	r2, r3, #1
 800282c:	2380      	movs	r3, #128	@ 0x80
 800282e:	045b      	lsls	r3, r3, #17
 8002830:	429a      	cmp	r2, r3
 8002832:	d301      	bcc.n	8002838 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002834:	2301      	movs	r3, #1
 8002836:	e010      	b.n	800285a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002838:	4b0a      	ldr	r3, [pc, #40]	@ (8002864 <SysTick_Config+0x44>)
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	3a01      	subs	r2, #1
 800283e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002840:	2301      	movs	r3, #1
 8002842:	425b      	negs	r3, r3
 8002844:	2103      	movs	r1, #3
 8002846:	0018      	movs	r0, r3
 8002848:	f7ff ff7c 	bl	8002744 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800284c:	4b05      	ldr	r3, [pc, #20]	@ (8002864 <SysTick_Config+0x44>)
 800284e:	2200      	movs	r2, #0
 8002850:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002852:	4b04      	ldr	r3, [pc, #16]	@ (8002864 <SysTick_Config+0x44>)
 8002854:	2207      	movs	r2, #7
 8002856:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002858:	2300      	movs	r3, #0
}
 800285a:	0018      	movs	r0, r3
 800285c:	46bd      	mov	sp, r7
 800285e:	b002      	add	sp, #8
 8002860:	bd80      	pop	{r7, pc}
 8002862:	46c0      	nop			@ (mov r8, r8)
 8002864:	e000e010 	.word	0xe000e010

08002868 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	60b9      	str	r1, [r7, #8]
 8002870:	607a      	str	r2, [r7, #4]
 8002872:	210f      	movs	r1, #15
 8002874:	187b      	adds	r3, r7, r1
 8002876:	1c02      	adds	r2, r0, #0
 8002878:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	187b      	adds	r3, r7, r1
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	b25b      	sxtb	r3, r3
 8002882:	0011      	movs	r1, r2
 8002884:	0018      	movs	r0, r3
 8002886:	f7ff ff5d 	bl	8002744 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800288a:	46c0      	nop			@ (mov r8, r8)
 800288c:	46bd      	mov	sp, r7
 800288e:	b004      	add	sp, #16
 8002890:	bd80      	pop	{r7, pc}

08002892 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b082      	sub	sp, #8
 8002896:	af00      	add	r7, sp, #0
 8002898:	0002      	movs	r2, r0
 800289a:	1dfb      	adds	r3, r7, #7
 800289c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800289e:	1dfb      	adds	r3, r7, #7
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	b25b      	sxtb	r3, r3
 80028a4:	0018      	movs	r0, r3
 80028a6:	f7ff ff33 	bl	8002710 <__NVIC_EnableIRQ>
}
 80028aa:	46c0      	nop			@ (mov r8, r8)
 80028ac:	46bd      	mov	sp, r7
 80028ae:	b002      	add	sp, #8
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b082      	sub	sp, #8
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	0018      	movs	r0, r3
 80028be:	f7ff ffaf 	bl	8002820 <SysTick_Config>
 80028c2:	0003      	movs	r3, r0
}
 80028c4:	0018      	movs	r0, r3
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b002      	add	sp, #8
 80028ca:	bd80      	pop	{r7, pc}

080028cc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e015      	b.n	800290a <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	791b      	ldrb	r3, [r3, #4]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d106      	bne.n	80028f6 <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	0018      	movs	r0, r3
 80028f2:	f7ff fc75 	bl	80021e0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2202      	movs	r2, #2
 80028fa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2201      	movs	r2, #1
 8002906:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	0018      	movs	r0, r3
 800290c:	46bd      	mov	sp, r7
 800290e:	b002      	add	sp, #8
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]
 8002924:	2300      	movs	r3, #0
 8002926:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	795b      	ldrb	r3, [r3, #5]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d101      	bne.n	8002934 <HAL_DAC_ConfigChannel+0x20>
 8002930:	2302      	movs	r3, #2
 8002932:	e035      	b.n	80029a0 <HAL_DAC_ConfigChannel+0x8c>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2201      	movs	r2, #1
 8002938:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2202      	movs	r2, #2
 800293e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002948:	4a17      	ldr	r2, [pc, #92]	@ (80029a8 <HAL_DAC_ConfigChannel+0x94>)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	409a      	lsls	r2, r3
 800294e:	0013      	movs	r3, r2
 8002950:	43da      	mvns	r2, r3
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	4013      	ands	r3, r2
 8002956:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	4313      	orrs	r3, r2
 8002962:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	409a      	lsls	r2, r3
 800296a:	0013      	movs	r3, r2
 800296c:	697a      	ldr	r2, [r7, #20]
 800296e:	4313      	orrs	r3, r2
 8002970:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	21c0      	movs	r1, #192	@ 0xc0
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4099      	lsls	r1, r3
 8002986:	000b      	movs	r3, r1
 8002988:	43d9      	mvns	r1, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	400a      	ands	r2, r1
 8002990:	601a      	str	r2, [r3, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2201      	movs	r2, #1
 8002996:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	0018      	movs	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	b006      	add	sp, #24
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	00000ffe 	.word	0x00000ffe

080029ac <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	2300      	movs	r3, #0
 80029bc:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	795b      	ldrb	r3, [r3, #5]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d101      	bne.n	80029ca <HAL_DAC_Start+0x1e>
 80029c6:	2302      	movs	r3, #2
 80029c8:	e054      	b.n	8002a74 <HAL_DAC_Start+0xc8>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2202      	movs	r2, #2
 80029d4:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6819      	ldr	r1, [r3, #0]
 80029dc:	2201      	movs	r2, #1
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	409a      	lsls	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	430a      	orrs	r2, r1
 80029e8:	601a      	str	r2, [r3, #0]

  if(Channel == DAC_CHANNEL_1)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d11a      	bne.n	8002a26 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2204      	movs	r2, #4
 80029f8:	4013      	ands	r3, r2
 80029fa:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2238      	movs	r2, #56	@ 0x38
 8002a04:	4013      	ands	r3, r2
 8002a06:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	d12b      	bne.n	8002a66 <HAL_DAC_Start+0xba>
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	2b38      	cmp	r3, #56	@ 0x38
 8002a12:	d128      	bne.n	8002a66 <HAL_DAC_Start+0xba>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2101      	movs	r1, #1
 8002a20:	430a      	orrs	r2, r1
 8002a22:	605a      	str	r2, [r3, #4]
 8002a24:	e01f      	b.n	8002a66 <HAL_DAC_Start+0xba>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	2380      	movs	r3, #128	@ 0x80
 8002a2e:	02db      	lsls	r3, r3, #11
 8002a30:	4013      	ands	r3, r2
 8002a32:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	23e0      	movs	r3, #224	@ 0xe0
 8002a3c:	039b      	lsls	r3, r3, #14
 8002a3e:	4013      	ands	r3, r2
 8002a40:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8002a42:	68fa      	ldr	r2, [r7, #12]
 8002a44:	2380      	movs	r3, #128	@ 0x80
 8002a46:	02db      	lsls	r3, r3, #11
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d10c      	bne.n	8002a66 <HAL_DAC_Start+0xba>
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	23e0      	movs	r3, #224	@ 0xe0
 8002a50:	039b      	lsls	r3, r3, #14
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d107      	bne.n	8002a66 <HAL_DAC_Start+0xba>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2102      	movs	r1, #2
 8002a62:	430a      	orrs	r2, r1
 8002a64:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	0018      	movs	r0, r3
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b004      	add	sp, #16
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
 8002a88:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance; 
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d105      	bne.n	8002aa6 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002a9a:	697a      	ldr	r2, [r7, #20]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	18d3      	adds	r3, r2, r3
 8002aa0:	3308      	adds	r3, #8
 8002aa2:	617b      	str	r3, [r7, #20]
 8002aa4:	e004      	b.n	8002ab0 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	18d3      	adds	r3, r2, r3
 8002aac:	3314      	adds	r3, #20
 8002aae:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	0018      	movs	r0, r3
 8002aba:	46bd      	mov	sp, r7
 8002abc:	b006      	add	sp, #24
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac8:	210f      	movs	r1, #15
 8002aca:	187b      	adds	r3, r7, r1
 8002acc:	2200      	movs	r2, #0
 8002ace:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2225      	movs	r2, #37	@ 0x25
 8002ad4:	5c9b      	ldrb	r3, [r3, r2]
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d006      	beq.n	8002aea <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2204      	movs	r2, #4
 8002ae0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002ae2:	187b      	adds	r3, r7, r1
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	701a      	strb	r2, [r3, #0]
 8002ae8:	e02a      	b.n	8002b40 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	210e      	movs	r1, #14
 8002af6:	438a      	bics	r2, r1
 8002af8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2101      	movs	r1, #1
 8002b06:	438a      	bics	r2, r1
 8002b08:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0e:	221c      	movs	r2, #28
 8002b10:	401a      	ands	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b16:	2101      	movs	r1, #1
 8002b18:	4091      	lsls	r1, r2
 8002b1a:	000a      	movs	r2, r1
 8002b1c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2225      	movs	r2, #37	@ 0x25
 8002b22:	2101      	movs	r1, #1
 8002b24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2224      	movs	r2, #36	@ 0x24
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d004      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	0010      	movs	r0, r2
 8002b3e:	4798      	blx	r3
    }
  }
  return status;
 8002b40:	230f      	movs	r3, #15
 8002b42:	18fb      	adds	r3, r7, r3
 8002b44:	781b      	ldrb	r3, [r3, #0]
}
 8002b46:	0018      	movs	r0, r3
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	b004      	add	sp, #16
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b082      	sub	sp, #8
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2225      	movs	r2, #37	@ 0x25
 8002b5a:	5c9b      	ldrb	r3, [r3, r2]
 8002b5c:	b2db      	uxtb	r3, r3
}
 8002b5e:	0018      	movs	r0, r3
 8002b60:	46bd      	mov	sp, r7
 8002b62:	b002      	add	sp, #8
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002b72:	2300      	movs	r3, #0
 8002b74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b76:	2300      	movs	r3, #0
 8002b78:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002b7e:	e155      	b.n	8002e2c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2101      	movs	r1, #1
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	4091      	lsls	r1, r2
 8002b8a:	000a      	movs	r2, r1
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d100      	bne.n	8002b98 <HAL_GPIO_Init+0x30>
 8002b96:	e146      	b.n	8002e26 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	2203      	movs	r2, #3
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d005      	beq.n	8002bb0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	2203      	movs	r2, #3
 8002baa:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d130      	bne.n	8002c12 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	2203      	movs	r2, #3
 8002bbc:	409a      	lsls	r2, r3
 8002bbe:	0013      	movs	r3, r2
 8002bc0:	43da      	mvns	r2, r3
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	68da      	ldr	r2, [r3, #12]
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	409a      	lsls	r2, r3
 8002bd2:	0013      	movs	r3, r2
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002be6:	2201      	movs	r2, #1
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	409a      	lsls	r2, r3
 8002bec:	0013      	movs	r3, r2
 8002bee:	43da      	mvns	r2, r3
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	091b      	lsrs	r3, r3, #4
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	401a      	ands	r2, r3
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	409a      	lsls	r2, r3
 8002c04:	0013      	movs	r3, r2
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2203      	movs	r2, #3
 8002c18:	4013      	ands	r3, r2
 8002c1a:	2b03      	cmp	r3, #3
 8002c1c:	d017      	beq.n	8002c4e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	2203      	movs	r2, #3
 8002c2a:	409a      	lsls	r2, r3
 8002c2c:	0013      	movs	r3, r2
 8002c2e:	43da      	mvns	r2, r3
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	4013      	ands	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	689a      	ldr	r2, [r3, #8]
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	409a      	lsls	r2, r3
 8002c40:	0013      	movs	r3, r2
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	693a      	ldr	r2, [r7, #16]
 8002c4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	2203      	movs	r2, #3
 8002c54:	4013      	ands	r3, r2
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d123      	bne.n	8002ca2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	08da      	lsrs	r2, r3, #3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3208      	adds	r2, #8
 8002c62:	0092      	lsls	r2, r2, #2
 8002c64:	58d3      	ldr	r3, [r2, r3]
 8002c66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	2207      	movs	r2, #7
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	220f      	movs	r2, #15
 8002c72:	409a      	lsls	r2, r3
 8002c74:	0013      	movs	r3, r2
 8002c76:	43da      	mvns	r2, r3
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	691a      	ldr	r2, [r3, #16]
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	2107      	movs	r1, #7
 8002c86:	400b      	ands	r3, r1
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	409a      	lsls	r2, r3
 8002c8c:	0013      	movs	r3, r2
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	08da      	lsrs	r2, r3, #3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	3208      	adds	r2, #8
 8002c9c:	0092      	lsls	r2, r2, #2
 8002c9e:	6939      	ldr	r1, [r7, #16]
 8002ca0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	2203      	movs	r2, #3
 8002cae:	409a      	lsls	r2, r3
 8002cb0:	0013      	movs	r3, r2
 8002cb2:	43da      	mvns	r2, r3
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2203      	movs	r2, #3
 8002cc0:	401a      	ands	r2, r3
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	409a      	lsls	r2, r3
 8002cc8:	0013      	movs	r3, r2
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	23c0      	movs	r3, #192	@ 0xc0
 8002cdc:	029b      	lsls	r3, r3, #10
 8002cde:	4013      	ands	r3, r2
 8002ce0:	d100      	bne.n	8002ce4 <HAL_GPIO_Init+0x17c>
 8002ce2:	e0a0      	b.n	8002e26 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ce4:	4b57      	ldr	r3, [pc, #348]	@ (8002e44 <HAL_GPIO_Init+0x2dc>)
 8002ce6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ce8:	4b56      	ldr	r3, [pc, #344]	@ (8002e44 <HAL_GPIO_Init+0x2dc>)
 8002cea:	2101      	movs	r1, #1
 8002cec:	430a      	orrs	r2, r1
 8002cee:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cf0:	4a55      	ldr	r2, [pc, #340]	@ (8002e48 <HAL_GPIO_Init+0x2e0>)
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	089b      	lsrs	r3, r3, #2
 8002cf6:	3302      	adds	r3, #2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	589b      	ldr	r3, [r3, r2]
 8002cfc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	2203      	movs	r2, #3
 8002d02:	4013      	ands	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	220f      	movs	r2, #15
 8002d08:	409a      	lsls	r2, r3
 8002d0a:	0013      	movs	r3, r2
 8002d0c:	43da      	mvns	r2, r3
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	4013      	ands	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	23a0      	movs	r3, #160	@ 0xa0
 8002d18:	05db      	lsls	r3, r3, #23
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d01f      	beq.n	8002d5e <HAL_GPIO_Init+0x1f6>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a4a      	ldr	r2, [pc, #296]	@ (8002e4c <HAL_GPIO_Init+0x2e4>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d019      	beq.n	8002d5a <HAL_GPIO_Init+0x1f2>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a49      	ldr	r2, [pc, #292]	@ (8002e50 <HAL_GPIO_Init+0x2e8>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d013      	beq.n	8002d56 <HAL_GPIO_Init+0x1ee>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a48      	ldr	r2, [pc, #288]	@ (8002e54 <HAL_GPIO_Init+0x2ec>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d00d      	beq.n	8002d52 <HAL_GPIO_Init+0x1ea>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a47      	ldr	r2, [pc, #284]	@ (8002e58 <HAL_GPIO_Init+0x2f0>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d007      	beq.n	8002d4e <HAL_GPIO_Init+0x1e6>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a46      	ldr	r2, [pc, #280]	@ (8002e5c <HAL_GPIO_Init+0x2f4>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d101      	bne.n	8002d4a <HAL_GPIO_Init+0x1e2>
 8002d46:	2305      	movs	r3, #5
 8002d48:	e00a      	b.n	8002d60 <HAL_GPIO_Init+0x1f8>
 8002d4a:	2306      	movs	r3, #6
 8002d4c:	e008      	b.n	8002d60 <HAL_GPIO_Init+0x1f8>
 8002d4e:	2304      	movs	r3, #4
 8002d50:	e006      	b.n	8002d60 <HAL_GPIO_Init+0x1f8>
 8002d52:	2303      	movs	r3, #3
 8002d54:	e004      	b.n	8002d60 <HAL_GPIO_Init+0x1f8>
 8002d56:	2302      	movs	r3, #2
 8002d58:	e002      	b.n	8002d60 <HAL_GPIO_Init+0x1f8>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <HAL_GPIO_Init+0x1f8>
 8002d5e:	2300      	movs	r3, #0
 8002d60:	697a      	ldr	r2, [r7, #20]
 8002d62:	2103      	movs	r1, #3
 8002d64:	400a      	ands	r2, r1
 8002d66:	0092      	lsls	r2, r2, #2
 8002d68:	4093      	lsls	r3, r2
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d70:	4935      	ldr	r1, [pc, #212]	@ (8002e48 <HAL_GPIO_Init+0x2e0>)
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	089b      	lsrs	r3, r3, #2
 8002d76:	3302      	adds	r3, #2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d7e:	4b38      	ldr	r3, [pc, #224]	@ (8002e60 <HAL_GPIO_Init+0x2f8>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	43da      	mvns	r2, r3
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685a      	ldr	r2, [r3, #4]
 8002d92:	2380      	movs	r3, #128	@ 0x80
 8002d94:	035b      	lsls	r3, r3, #13
 8002d96:	4013      	ands	r3, r2
 8002d98:	d003      	beq.n	8002da2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002da2:	4b2f      	ldr	r3, [pc, #188]	@ (8002e60 <HAL_GPIO_Init+0x2f8>)
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002da8:	4b2d      	ldr	r3, [pc, #180]	@ (8002e60 <HAL_GPIO_Init+0x2f8>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	43da      	mvns	r2, r3
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	4013      	ands	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	2380      	movs	r3, #128	@ 0x80
 8002dbe:	039b      	lsls	r3, r3, #14
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	d003      	beq.n	8002dcc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002dcc:	4b24      	ldr	r3, [pc, #144]	@ (8002e60 <HAL_GPIO_Init+0x2f8>)
 8002dce:	693a      	ldr	r2, [r7, #16]
 8002dd0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002dd2:	4b23      	ldr	r3, [pc, #140]	@ (8002e60 <HAL_GPIO_Init+0x2f8>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4013      	ands	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	2380      	movs	r3, #128	@ 0x80
 8002de8:	029b      	lsls	r3, r3, #10
 8002dea:	4013      	ands	r3, r2
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002df6:	4b1a      	ldr	r3, [pc, #104]	@ (8002e60 <HAL_GPIO_Init+0x2f8>)
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dfc:	4b18      	ldr	r3, [pc, #96]	@ (8002e60 <HAL_GPIO_Init+0x2f8>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	43da      	mvns	r2, r3
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	2380      	movs	r3, #128	@ 0x80
 8002e12:	025b      	lsls	r3, r3, #9
 8002e14:	4013      	ands	r3, r2
 8002e16:	d003      	beq.n	8002e20 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002e20:	4b0f      	ldr	r3, [pc, #60]	@ (8002e60 <HAL_GPIO_Init+0x2f8>)
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	40da      	lsrs	r2, r3
 8002e34:	1e13      	subs	r3, r2, #0
 8002e36:	d000      	beq.n	8002e3a <HAL_GPIO_Init+0x2d2>
 8002e38:	e6a2      	b.n	8002b80 <HAL_GPIO_Init+0x18>
  }
}
 8002e3a:	46c0      	nop			@ (mov r8, r8)
 8002e3c:	46c0      	nop			@ (mov r8, r8)
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	b006      	add	sp, #24
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40021000 	.word	0x40021000
 8002e48:	40010000 	.word	0x40010000
 8002e4c:	50000400 	.word	0x50000400
 8002e50:	50000800 	.word	0x50000800
 8002e54:	50000c00 	.word	0x50000c00
 8002e58:	50001000 	.word	0x50001000
 8002e5c:	50001c00 	.word	0x50001c00
 8002e60:	40010400 	.word	0x40010400

08002e64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e08f      	b.n	8002f96 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2241      	movs	r2, #65	@ 0x41
 8002e7a:	5c9b      	ldrb	r3, [r3, r2]
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d107      	bne.n	8002e92 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2240      	movs	r2, #64	@ 0x40
 8002e86:	2100      	movs	r1, #0
 8002e88:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	f7ff f9e3 	bl	8002258 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2241      	movs	r2, #65	@ 0x41
 8002e96:	2124      	movs	r1, #36	@ 0x24
 8002e98:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	438a      	bics	r2, r1
 8002ea8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	493b      	ldr	r1, [pc, #236]	@ (8002fa0 <HAL_I2C_Init+0x13c>)
 8002eb4:	400a      	ands	r2, r1
 8002eb6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4938      	ldr	r1, [pc, #224]	@ (8002fa4 <HAL_I2C_Init+0x140>)
 8002ec4:	400a      	ands	r2, r1
 8002ec6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d108      	bne.n	8002ee2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2180      	movs	r1, #128	@ 0x80
 8002eda:	0209      	lsls	r1, r1, #8
 8002edc:	430a      	orrs	r2, r1
 8002ede:	609a      	str	r2, [r3, #8]
 8002ee0:	e007      	b.n	8002ef2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	689a      	ldr	r2, [r3, #8]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2184      	movs	r1, #132	@ 0x84
 8002eec:	0209      	lsls	r1, r1, #8
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d109      	bne.n	8002f0e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2180      	movs	r1, #128	@ 0x80
 8002f06:	0109      	lsls	r1, r1, #4
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	605a      	str	r2, [r3, #4]
 8002f0c:	e007      	b.n	8002f1e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	685a      	ldr	r2, [r3, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4923      	ldr	r1, [pc, #140]	@ (8002fa8 <HAL_I2C_Init+0x144>)
 8002f1a:	400a      	ands	r2, r1
 8002f1c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4920      	ldr	r1, [pc, #128]	@ (8002fac <HAL_I2C_Init+0x148>)
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68da      	ldr	r2, [r3, #12]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	491a      	ldr	r1, [pc, #104]	@ (8002fa4 <HAL_I2C_Init+0x140>)
 8002f3a:	400a      	ands	r2, r1
 8002f3c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	691a      	ldr	r2, [r3, #16]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	431a      	orrs	r2, r3
 8002f48:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	69d9      	ldr	r1, [r3, #28]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a1a      	ldr	r2, [r3, #32]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2101      	movs	r1, #1
 8002f74:	430a      	orrs	r2, r1
 8002f76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2241      	movs	r2, #65	@ 0x41
 8002f82:	2120      	movs	r1, #32
 8002f84:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2242      	movs	r2, #66	@ 0x42
 8002f90:	2100      	movs	r1, #0
 8002f92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	0018      	movs	r0, r3
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	b002      	add	sp, #8
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	46c0      	nop			@ (mov r8, r8)
 8002fa0:	f0ffffff 	.word	0xf0ffffff
 8002fa4:	ffff7fff 	.word	0xffff7fff
 8002fa8:	fffff7ff 	.word	0xfffff7ff
 8002fac:	02008000 	.word	0x02008000

08002fb0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002fb0:	b590      	push	{r4, r7, lr}
 8002fb2:	b089      	sub	sp, #36	@ 0x24
 8002fb4:	af02      	add	r7, sp, #8
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	0008      	movs	r0, r1
 8002fba:	607a      	str	r2, [r7, #4]
 8002fbc:	0019      	movs	r1, r3
 8002fbe:	230a      	movs	r3, #10
 8002fc0:	18fb      	adds	r3, r7, r3
 8002fc2:	1c02      	adds	r2, r0, #0
 8002fc4:	801a      	strh	r2, [r3, #0]
 8002fc6:	2308      	movs	r3, #8
 8002fc8:	18fb      	adds	r3, r7, r3
 8002fca:	1c0a      	adds	r2, r1, #0
 8002fcc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2241      	movs	r2, #65	@ 0x41
 8002fd2:	5c9b      	ldrb	r3, [r3, r2]
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b20      	cmp	r3, #32
 8002fd8:	d000      	beq.n	8002fdc <HAL_I2C_Master_Transmit+0x2c>
 8002fda:	e10a      	b.n	80031f2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2240      	movs	r2, #64	@ 0x40
 8002fe0:	5c9b      	ldrb	r3, [r3, r2]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d101      	bne.n	8002fea <HAL_I2C_Master_Transmit+0x3a>
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	e104      	b.n	80031f4 <HAL_I2C_Master_Transmit+0x244>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2240      	movs	r2, #64	@ 0x40
 8002fee:	2101      	movs	r1, #1
 8002ff0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ff2:	f7ff fb5f 	bl	80026b4 <HAL_GetTick>
 8002ff6:	0003      	movs	r3, r0
 8002ff8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ffa:	2380      	movs	r3, #128	@ 0x80
 8002ffc:	0219      	lsls	r1, r3, #8
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	9300      	str	r3, [sp, #0]
 8003004:	2319      	movs	r3, #25
 8003006:	2201      	movs	r2, #1
 8003008:	f001 fd96 	bl	8004b38 <I2C_WaitOnFlagUntilTimeout>
 800300c:	1e03      	subs	r3, r0, #0
 800300e:	d001      	beq.n	8003014 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e0ef      	b.n	80031f4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2241      	movs	r2, #65	@ 0x41
 8003018:	2121      	movs	r1, #33	@ 0x21
 800301a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2242      	movs	r2, #66	@ 0x42
 8003020:	2110      	movs	r1, #16
 8003022:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2208      	movs	r2, #8
 8003034:	18ba      	adds	r2, r7, r2
 8003036:	8812      	ldrh	r2, [r2, #0]
 8003038:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003044:	b29b      	uxth	r3, r3
 8003046:	2bff      	cmp	r3, #255	@ 0xff
 8003048:	d906      	bls.n	8003058 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	22ff      	movs	r2, #255	@ 0xff
 800304e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003050:	2380      	movs	r3, #128	@ 0x80
 8003052:	045b      	lsls	r3, r3, #17
 8003054:	617b      	str	r3, [r7, #20]
 8003056:	e007      	b.n	8003068 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003062:	2380      	movs	r3, #128	@ 0x80
 8003064:	049b      	lsls	r3, r3, #18
 8003066:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800306c:	2b00      	cmp	r3, #0
 800306e:	d027      	beq.n	80030c0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003074:	781a      	ldrb	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003080:	1c5a      	adds	r2, r3, #1
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800308a:	b29b      	uxth	r3, r3
 800308c:	3b01      	subs	r3, #1
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003098:	3b01      	subs	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	3301      	adds	r3, #1
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	697c      	ldr	r4, [r7, #20]
 80030ac:	230a      	movs	r3, #10
 80030ae:	18fb      	adds	r3, r7, r3
 80030b0:	8819      	ldrh	r1, [r3, #0]
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	4b51      	ldr	r3, [pc, #324]	@ (80031fc <HAL_I2C_Master_Transmit+0x24c>)
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	0023      	movs	r3, r4
 80030ba:	f001 ffb5 	bl	8005028 <I2C_TransferConfig>
 80030be:	e06f      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	697c      	ldr	r4, [r7, #20]
 80030c8:	230a      	movs	r3, #10
 80030ca:	18fb      	adds	r3, r7, r3
 80030cc:	8819      	ldrh	r1, [r3, #0]
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	4b4a      	ldr	r3, [pc, #296]	@ (80031fc <HAL_I2C_Master_Transmit+0x24c>)
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	0023      	movs	r3, r4
 80030d6:	f001 ffa7 	bl	8005028 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80030da:	e061      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030dc:	693a      	ldr	r2, [r7, #16]
 80030de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	0018      	movs	r0, r3
 80030e4:	f001 fd80 	bl	8004be8 <I2C_WaitOnTXISFlagUntilTimeout>
 80030e8:	1e03      	subs	r3, r0, #0
 80030ea:	d001      	beq.n	80030f0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e081      	b.n	80031f4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f4:	781a      	ldrb	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003100:	1c5a      	adds	r2, r3, #1
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800310a:	b29b      	uxth	r3, r3
 800310c:	3b01      	subs	r3, #1
 800310e:	b29a      	uxth	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003118:	3b01      	subs	r3, #1
 800311a:	b29a      	uxth	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003124:	b29b      	uxth	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d03a      	beq.n	80031a0 <HAL_I2C_Master_Transmit+0x1f0>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800312e:	2b00      	cmp	r3, #0
 8003130:	d136      	bne.n	80031a0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003132:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	9300      	str	r3, [sp, #0]
 800313a:	0013      	movs	r3, r2
 800313c:	2200      	movs	r2, #0
 800313e:	2180      	movs	r1, #128	@ 0x80
 8003140:	f001 fcfa 	bl	8004b38 <I2C_WaitOnFlagUntilTimeout>
 8003144:	1e03      	subs	r3, r0, #0
 8003146:	d001      	beq.n	800314c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e053      	b.n	80031f4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003150:	b29b      	uxth	r3, r3
 8003152:	2bff      	cmp	r3, #255	@ 0xff
 8003154:	d911      	bls.n	800317a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	22ff      	movs	r2, #255	@ 0xff
 800315a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003160:	b2da      	uxtb	r2, r3
 8003162:	2380      	movs	r3, #128	@ 0x80
 8003164:	045c      	lsls	r4, r3, #17
 8003166:	230a      	movs	r3, #10
 8003168:	18fb      	adds	r3, r7, r3
 800316a:	8819      	ldrh	r1, [r3, #0]
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	2300      	movs	r3, #0
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	0023      	movs	r3, r4
 8003174:	f001 ff58 	bl	8005028 <I2C_TransferConfig>
 8003178:	e012      	b.n	80031a0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317e:	b29a      	uxth	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003188:	b2da      	uxtb	r2, r3
 800318a:	2380      	movs	r3, #128	@ 0x80
 800318c:	049c      	lsls	r4, r3, #18
 800318e:	230a      	movs	r3, #10
 8003190:	18fb      	adds	r3, r7, r3
 8003192:	8819      	ldrh	r1, [r3, #0]
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	2300      	movs	r3, #0
 8003198:	9300      	str	r3, [sp, #0]
 800319a:	0023      	movs	r3, r4
 800319c:	f001 ff44 	bl	8005028 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d198      	bne.n	80030dc <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	0018      	movs	r0, r3
 80031b2:	f001 fd5f 	bl	8004c74 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031b6:	1e03      	subs	r3, r0, #0
 80031b8:	d001      	beq.n	80031be <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e01a      	b.n	80031f4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2220      	movs	r2, #32
 80031c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	490b      	ldr	r1, [pc, #44]	@ (8003200 <HAL_I2C_Master_Transmit+0x250>)
 80031d2:	400a      	ands	r2, r1
 80031d4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2241      	movs	r2, #65	@ 0x41
 80031da:	2120      	movs	r1, #32
 80031dc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2242      	movs	r2, #66	@ 0x42
 80031e2:	2100      	movs	r1, #0
 80031e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2240      	movs	r2, #64	@ 0x40
 80031ea:	2100      	movs	r1, #0
 80031ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80031ee:	2300      	movs	r3, #0
 80031f0:	e000      	b.n	80031f4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80031f2:	2302      	movs	r3, #2
  }
}
 80031f4:	0018      	movs	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	b007      	add	sp, #28
 80031fa:	bd90      	pop	{r4, r7, pc}
 80031fc:	80002000 	.word	0x80002000
 8003200:	fe00e800 	.word	0xfe00e800

08003204 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003204:	b590      	push	{r4, r7, lr}
 8003206:	b089      	sub	sp, #36	@ 0x24
 8003208:	af02      	add	r7, sp, #8
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	0008      	movs	r0, r1
 800320e:	607a      	str	r2, [r7, #4]
 8003210:	0019      	movs	r1, r3
 8003212:	230a      	movs	r3, #10
 8003214:	18fb      	adds	r3, r7, r3
 8003216:	1c02      	adds	r2, r0, #0
 8003218:	801a      	strh	r2, [r3, #0]
 800321a:	2308      	movs	r3, #8
 800321c:	18fb      	adds	r3, r7, r3
 800321e:	1c0a      	adds	r2, r1, #0
 8003220:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2241      	movs	r2, #65	@ 0x41
 8003226:	5c9b      	ldrb	r3, [r3, r2]
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b20      	cmp	r3, #32
 800322c:	d000      	beq.n	8003230 <HAL_I2C_Master_Receive+0x2c>
 800322e:	e0e8      	b.n	8003402 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2240      	movs	r2, #64	@ 0x40
 8003234:	5c9b      	ldrb	r3, [r3, r2]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d101      	bne.n	800323e <HAL_I2C_Master_Receive+0x3a>
 800323a:	2302      	movs	r3, #2
 800323c:	e0e2      	b.n	8003404 <HAL_I2C_Master_Receive+0x200>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2240      	movs	r2, #64	@ 0x40
 8003242:	2101      	movs	r1, #1
 8003244:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003246:	f7ff fa35 	bl	80026b4 <HAL_GetTick>
 800324a:	0003      	movs	r3, r0
 800324c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800324e:	2380      	movs	r3, #128	@ 0x80
 8003250:	0219      	lsls	r1, r3, #8
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	2319      	movs	r3, #25
 800325a:	2201      	movs	r2, #1
 800325c:	f001 fc6c 	bl	8004b38 <I2C_WaitOnFlagUntilTimeout>
 8003260:	1e03      	subs	r3, r0, #0
 8003262:	d001      	beq.n	8003268 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e0cd      	b.n	8003404 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2241      	movs	r2, #65	@ 0x41
 800326c:	2122      	movs	r1, #34	@ 0x22
 800326e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2242      	movs	r2, #66	@ 0x42
 8003274:	2110      	movs	r1, #16
 8003276:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2208      	movs	r2, #8
 8003288:	18ba      	adds	r2, r7, r2
 800328a:	8812      	ldrh	r2, [r2, #0]
 800328c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003298:	b29b      	uxth	r3, r3
 800329a:	2bff      	cmp	r3, #255	@ 0xff
 800329c:	d911      	bls.n	80032c2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2201      	movs	r2, #1
 80032a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	2380      	movs	r3, #128	@ 0x80
 80032ac:	045c      	lsls	r4, r3, #17
 80032ae:	230a      	movs	r3, #10
 80032b0:	18fb      	adds	r3, r7, r3
 80032b2:	8819      	ldrh	r1, [r3, #0]
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	4b55      	ldr	r3, [pc, #340]	@ (800340c <HAL_I2C_Master_Receive+0x208>)
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	0023      	movs	r3, r4
 80032bc:	f001 feb4 	bl	8005028 <I2C_TransferConfig>
 80032c0:	e076      	b.n	80033b0 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	2380      	movs	r3, #128	@ 0x80
 80032d4:	049c      	lsls	r4, r3, #18
 80032d6:	230a      	movs	r3, #10
 80032d8:	18fb      	adds	r3, r7, r3
 80032da:	8819      	ldrh	r1, [r3, #0]
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	4b4b      	ldr	r3, [pc, #300]	@ (800340c <HAL_I2C_Master_Receive+0x208>)
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	0023      	movs	r3, r4
 80032e4:	f001 fea0 	bl	8005028 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80032e8:	e062      	b.n	80033b0 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	0018      	movs	r0, r3
 80032f2:	f001 fd03 	bl	8004cfc <I2C_WaitOnRXNEFlagUntilTimeout>
 80032f6:	1e03      	subs	r3, r0, #0
 80032f8:	d001      	beq.n	80032fe <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e082      	b.n	8003404 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003308:	b2d2      	uxtb	r2, r2
 800330a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003310:	1c5a      	adds	r2, r3, #1
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331a:	3b01      	subs	r3, #1
 800331c:	b29a      	uxth	r2, r3
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003326:	b29b      	uxth	r3, r3
 8003328:	3b01      	subs	r3, #1
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003334:	b29b      	uxth	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d03a      	beq.n	80033b0 <HAL_I2C_Master_Receive+0x1ac>
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800333e:	2b00      	cmp	r3, #0
 8003340:	d136      	bne.n	80033b0 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003342:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003344:	68f8      	ldr	r0, [r7, #12]
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	0013      	movs	r3, r2
 800334c:	2200      	movs	r2, #0
 800334e:	2180      	movs	r1, #128	@ 0x80
 8003350:	f001 fbf2 	bl	8004b38 <I2C_WaitOnFlagUntilTimeout>
 8003354:	1e03      	subs	r3, r0, #0
 8003356:	d001      	beq.n	800335c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e053      	b.n	8003404 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003360:	b29b      	uxth	r3, r3
 8003362:	2bff      	cmp	r3, #255	@ 0xff
 8003364:	d911      	bls.n	800338a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	22ff      	movs	r2, #255	@ 0xff
 800336a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003370:	b2da      	uxtb	r2, r3
 8003372:	2380      	movs	r3, #128	@ 0x80
 8003374:	045c      	lsls	r4, r3, #17
 8003376:	230a      	movs	r3, #10
 8003378:	18fb      	adds	r3, r7, r3
 800337a:	8819      	ldrh	r1, [r3, #0]
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	2300      	movs	r3, #0
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	0023      	movs	r3, r4
 8003384:	f001 fe50 	bl	8005028 <I2C_TransferConfig>
 8003388:	e012      	b.n	80033b0 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338e:	b29a      	uxth	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003398:	b2da      	uxtb	r2, r3
 800339a:	2380      	movs	r3, #128	@ 0x80
 800339c:	049c      	lsls	r4, r3, #18
 800339e:	230a      	movs	r3, #10
 80033a0:	18fb      	adds	r3, r7, r3
 80033a2:	8819      	ldrh	r1, [r3, #0]
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	2300      	movs	r3, #0
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	0023      	movs	r3, r4
 80033ac:	f001 fe3c 	bl	8005028 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d197      	bne.n	80032ea <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	0018      	movs	r0, r3
 80033c2:	f001 fc57 	bl	8004c74 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033c6:	1e03      	subs	r3, r0, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e01a      	b.n	8003404 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2220      	movs	r2, #32
 80033d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	490b      	ldr	r1, [pc, #44]	@ (8003410 <HAL_I2C_Master_Receive+0x20c>)
 80033e2:	400a      	ands	r2, r1
 80033e4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2241      	movs	r2, #65	@ 0x41
 80033ea:	2120      	movs	r1, #32
 80033ec:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2242      	movs	r2, #66	@ 0x42
 80033f2:	2100      	movs	r1, #0
 80033f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2240      	movs	r2, #64	@ 0x40
 80033fa:	2100      	movs	r1, #0
 80033fc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80033fe:	2300      	movs	r3, #0
 8003400:	e000      	b.n	8003404 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003402:	2302      	movs	r3, #2
  }
}
 8003404:	0018      	movs	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	b007      	add	sp, #28
 800340a:	bd90      	pop	{r4, r7, pc}
 800340c:	80002400 	.word	0x80002400
 8003410:	fe00e800 	.word	0xfe00e800

08003414 <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	1dbb      	adds	r3, r7, #6
 8003420:	801a      	strh	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2241      	movs	r2, #65	@ 0x41
 8003426:	5c9b      	ldrb	r3, [r3, r2]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b20      	cmp	r3, #32
 800342c:	d159      	bne.n	80034e2 <HAL_I2C_Slave_Transmit_IT+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2240      	movs	r2, #64	@ 0x40
 8003432:	5c9b      	ldrb	r3, [r3, r2]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d101      	bne.n	800343c <HAL_I2C_Slave_Transmit_IT+0x28>
 8003438:	2302      	movs	r3, #2
 800343a:	e053      	b.n	80034e4 <HAL_I2C_Slave_Transmit_IT+0xd0>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2240      	movs	r2, #64	@ 0x40
 8003440:	2101      	movs	r1, #1
 8003442:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2241      	movs	r2, #65	@ 0x41
 8003448:	2121      	movs	r1, #33	@ 0x21
 800344a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2242      	movs	r2, #66	@ 0x42
 8003450:	2120      	movs	r1, #32
 8003452:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4921      	ldr	r1, [pc, #132]	@ (80034ec <HAL_I2C_Slave_Transmit_IT+0xd8>)
 8003466:	400a      	ands	r2, r1
 8003468:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	68ba      	ldr	r2, [r7, #8]
 800346e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	1dba      	adds	r2, r7, #6
 8003474:	8812      	ldrh	r2, [r2, #0]
 8003476:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800347c:	b29a      	uxth	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	4a1a      	ldr	r2, [pc, #104]	@ (80034f0 <HAL_I2C_Slave_Transmit_IT+0xdc>)
 8003486:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	4a1a      	ldr	r2, [pc, #104]	@ (80034f4 <HAL_I2C_Slave_Transmit_IT+0xe0>)
 800348c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6a1a      	ldr	r2, [r3, #32]
 8003492:	2380      	movs	r3, #128	@ 0x80
 8003494:	029b      	lsls	r3, r3, #10
 8003496:	429a      	cmp	r2, r3
 8003498:	d117      	bne.n	80034ca <HAL_I2C_Slave_Transmit_IT+0xb6>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349e:	781a      	ldrb	r2, [r3, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034aa:	1c5a      	adds	r2, r3, #1
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	3b01      	subs	r3, #1
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c2:	3b01      	subs	r3, #1
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2240      	movs	r2, #64	@ 0x40
 80034ce:	2100      	movs	r1, #0
 80034d0:	5499      	strb	r1, [r3, r2]

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 80034d2:	4a09      	ldr	r2, [pc, #36]	@ (80034f8 <HAL_I2C_Slave_Transmit_IT+0xe4>)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	0011      	movs	r1, r2
 80034d8:	0018      	movs	r0, r3
 80034da:	f001 fddf 	bl	800509c <I2C_Enable_IRQ>

    return HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	e000      	b.n	80034e4 <HAL_I2C_Slave_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80034e2:	2302      	movs	r3, #2
  }
}
 80034e4:	0018      	movs	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	b004      	add	sp, #16
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	ffff7fff 	.word	0xffff7fff
 80034f0:	ffff0000 	.word	0xffff0000
 80034f4:	08003749 	.word	0x08003749
 80034f8:	00008001 	.word	0x00008001

080034fc <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	60b9      	str	r1, [r7, #8]
 8003506:	1dbb      	adds	r3, r7, #6
 8003508:	801a      	strh	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2241      	movs	r2, #65	@ 0x41
 800350e:	5c9b      	ldrb	r3, [r3, r2]
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b20      	cmp	r3, #32
 8003514:	d13b      	bne.n	800358e <HAL_I2C_Slave_Receive_IT+0x92>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2240      	movs	r2, #64	@ 0x40
 800351a:	5c9b      	ldrb	r3, [r3, r2]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d101      	bne.n	8003524 <HAL_I2C_Slave_Receive_IT+0x28>
 8003520:	2302      	movs	r3, #2
 8003522:	e035      	b.n	8003590 <HAL_I2C_Slave_Receive_IT+0x94>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2240      	movs	r2, #64	@ 0x40
 8003528:	2101      	movs	r1, #1
 800352a:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2241      	movs	r2, #65	@ 0x41
 8003530:	2122      	movs	r1, #34	@ 0x22
 8003532:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2242      	movs	r2, #66	@ 0x42
 8003538:	2120      	movs	r1, #32
 800353a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2200      	movs	r2, #0
 8003540:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4912      	ldr	r1, [pc, #72]	@ (8003598 <HAL_I2C_Slave_Receive_IT+0x9c>)
 800354e:	400a      	ands	r2, r1
 8003550:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	1dba      	adds	r2, r7, #6
 800355c:	8812      	ldrh	r2, [r2, #0]
 800355e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003564:	b29a      	uxth	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	4a0b      	ldr	r2, [pc, #44]	@ (800359c <HAL_I2C_Slave_Receive_IT+0xa0>)
 800356e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	4a0b      	ldr	r2, [pc, #44]	@ (80035a0 <HAL_I2C_Slave_Receive_IT+0xa4>)
 8003574:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2240      	movs	r2, #64	@ 0x40
 800357a:	2100      	movs	r1, #0
 800357c:	5499      	strb	r1, [r3, r2]

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 800357e:	4a09      	ldr	r2, [pc, #36]	@ (80035a4 <HAL_I2C_Slave_Receive_IT+0xa8>)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	0011      	movs	r1, r2
 8003584:	0018      	movs	r0, r3
 8003586:	f001 fd89 	bl	800509c <I2C_Enable_IRQ>

    return HAL_OK;
 800358a:	2300      	movs	r3, #0
 800358c:	e000      	b.n	8003590 <HAL_I2C_Slave_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800358e:	2302      	movs	r3, #2
  }
}
 8003590:	0018      	movs	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	b004      	add	sp, #16
 8003596:	bd80      	pop	{r7, pc}
 8003598:	ffff7fff 	.word	0xffff7fff
 800359c:	ffff0000 	.word	0xffff0000
 80035a0:	08003749 	.word	0x08003749
 80035a4:	00008002 	.word	0x00008002

080035a8 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2241      	movs	r2, #65	@ 0x41
 80035b4:	5c9b      	ldrb	r3, [r3, r2]
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b20      	cmp	r3, #32
 80035ba:	d10f      	bne.n	80035dc <HAL_I2C_EnableListen_IT+0x34>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2241      	movs	r2, #65	@ 0x41
 80035c0:	2128      	movs	r1, #40	@ 0x28
 80035c2:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR = I2C_Slave_ISR_IT;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a08      	ldr	r2, [pc, #32]	@ (80035e8 <HAL_I2C_EnableListen_IT+0x40>)
 80035c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80035ca:	2380      	movs	r3, #128	@ 0x80
 80035cc:	021a      	lsls	r2, r3, #8
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	0011      	movs	r1, r2
 80035d2:	0018      	movs	r0, r3
 80035d4:	f001 fd62 	bl	800509c <I2C_Enable_IRQ>

    return HAL_OK;
 80035d8:	2300      	movs	r3, #0
 80035da:	e000      	b.n	80035de <HAL_I2C_EnableListen_IT+0x36>
  }
  else
  {
    return HAL_BUSY;
 80035dc:	2302      	movs	r3, #2
  }
}
 80035de:	0018      	movs	r0, r3
 80035e0:	46bd      	mov	sp, r7
 80035e2:	b002      	add	sp, #8
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	46c0      	nop			@ (mov r8, r8)
 80035e8:	08003749 	.word	0x08003749

080035ec <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	699b      	ldr	r3, [r3, #24]
 80035fa:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	68f9      	ldr	r1, [r7, #12]
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	4798      	blx	r3
  }
}
 8003618:	46c0      	nop			@ (mov r8, r8)
 800361a:	46bd      	mov	sp, r7
 800361c:	b004      	add	sp, #16
 800361e:	bd80      	pop	{r7, pc}

08003620 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	0a1b      	lsrs	r3, r3, #8
 800363c:	001a      	movs	r2, r3
 800363e:	2301      	movs	r3, #1
 8003640:	4013      	ands	r3, r2
 8003642:	d010      	beq.n	8003666 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	09db      	lsrs	r3, r3, #7
 8003648:	001a      	movs	r2, r3
 800364a:	2301      	movs	r3, #1
 800364c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800364e:	d00a      	beq.n	8003666 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003654:	2201      	movs	r2, #1
 8003656:	431a      	orrs	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2280      	movs	r2, #128	@ 0x80
 8003662:	0052      	lsls	r2, r2, #1
 8003664:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	0a9b      	lsrs	r3, r3, #10
 800366a:	001a      	movs	r2, r3
 800366c:	2301      	movs	r3, #1
 800366e:	4013      	ands	r3, r2
 8003670:	d010      	beq.n	8003694 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	09db      	lsrs	r3, r3, #7
 8003676:	001a      	movs	r2, r3
 8003678:	2301      	movs	r3, #1
 800367a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800367c:	d00a      	beq.n	8003694 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003682:	2208      	movs	r2, #8
 8003684:	431a      	orrs	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2280      	movs	r2, #128	@ 0x80
 8003690:	00d2      	lsls	r2, r2, #3
 8003692:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	0a5b      	lsrs	r3, r3, #9
 8003698:	001a      	movs	r2, r3
 800369a:	2301      	movs	r3, #1
 800369c:	4013      	ands	r3, r2
 800369e:	d010      	beq.n	80036c2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	09db      	lsrs	r3, r3, #7
 80036a4:	001a      	movs	r2, r3
 80036a6:	2301      	movs	r3, #1
 80036a8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80036aa:	d00a      	beq.n	80036c2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b0:	2202      	movs	r2, #2
 80036b2:	431a      	orrs	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2280      	movs	r2, #128	@ 0x80
 80036be:	0092      	lsls	r2, r2, #2
 80036c0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	220b      	movs	r2, #11
 80036cc:	4013      	ands	r3, r2
 80036ce:	d005      	beq.n	80036dc <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	0011      	movs	r1, r2
 80036d6:	0018      	movs	r0, r3
 80036d8:	f001 f8c2 	bl	8004860 <I2C_ITError>
  }
}
 80036dc:	46c0      	nop			@ (mov r8, r8)
 80036de:	46bd      	mov	sp, r7
 80036e0:	b006      	add	sp, #24
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80036ec:	46c0      	nop			@ (mov r8, r8)
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b002      	add	sp, #8
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80036fc:	46c0      	nop			@ (mov r8, r8)
 80036fe:	46bd      	mov	sp, r7
 8003700:	b002      	add	sp, #8
 8003702:	bd80      	pop	{r7, pc}

08003704 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800370c:	46c0      	nop			@ (mov r8, r8)
 800370e:	46bd      	mov	sp, r7
 8003710:	b002      	add	sp, #8
 8003712:	bd80      	pop	{r7, pc}

08003714 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800371c:	46c0      	nop			@ (mov r8, r8)
 800371e:	46bd      	mov	sp, r7
 8003720:	b002      	add	sp, #8
 8003722:	bd80      	pop	{r7, pc}

08003724 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800372c:	46c0      	nop			@ (mov r8, r8)
 800372e:	46bd      	mov	sp, r7
 8003730:	b002      	add	sp, #8
 8003732:	bd80      	pop	{r7, pc}

08003734 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8003740:	0018      	movs	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	b002      	add	sp, #8
 8003746:	bd80      	pop	{r7, pc}

08003748 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003758:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2240      	movs	r2, #64	@ 0x40
 8003762:	5c9b      	ldrb	r3, [r3, r2]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d101      	bne.n	800376c <I2C_Slave_ISR_IT+0x24>
 8003768:	2302      	movs	r3, #2
 800376a:	e0fb      	b.n	8003964 <I2C_Slave_ISR_IT+0x21c>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2240      	movs	r2, #64	@ 0x40
 8003770:	2101      	movs	r1, #1
 8003772:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	095b      	lsrs	r3, r3, #5
 8003778:	001a      	movs	r2, r3
 800377a:	2301      	movs	r3, #1
 800377c:	4013      	ands	r3, r2
 800377e:	d00c      	beq.n	800379a <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	095b      	lsrs	r3, r3, #5
 8003784:	001a      	movs	r2, r3
 8003786:	2301      	movs	r3, #1
 8003788:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800378a:	d006      	beq.n	800379a <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	0011      	movs	r1, r2
 8003792:	0018      	movs	r0, r3
 8003794:	f000 fe7a 	bl	800448c <I2C_ITSlaveCplt>
 8003798:	e0df      	b.n	800395a <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	091b      	lsrs	r3, r3, #4
 800379e:	001a      	movs	r2, r3
 80037a0:	2301      	movs	r3, #1
 80037a2:	4013      	ands	r3, r2
 80037a4:	d054      	beq.n	8003850 <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	091b      	lsrs	r3, r3, #4
 80037aa:	001a      	movs	r2, r3
 80037ac:	2301      	movs	r3, #1
 80037ae:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80037b0:	d04e      	beq.n	8003850 <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d12d      	bne.n	8003818 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2241      	movs	r2, #65	@ 0x41
 80037c0:	5c9b      	ldrb	r3, [r3, r2]
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b28      	cmp	r3, #40	@ 0x28
 80037c6:	d10b      	bne.n	80037e0 <I2C_Slave_ISR_IT+0x98>
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	2380      	movs	r3, #128	@ 0x80
 80037cc:	049b      	lsls	r3, r3, #18
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d106      	bne.n	80037e0 <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	0011      	movs	r1, r2
 80037d8:	0018      	movs	r0, r3
 80037da:	f000 ffe7 	bl	80047ac <I2C_ITListenCplt>
 80037de:	e036      	b.n	800384e <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2241      	movs	r2, #65	@ 0x41
 80037e4:	5c9b      	ldrb	r3, [r3, r2]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	2b29      	cmp	r3, #41	@ 0x29
 80037ea:	d110      	bne.n	800380e <I2C_Slave_ISR_IT+0xc6>
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	4a5f      	ldr	r2, [pc, #380]	@ (800396c <I2C_Slave_ISR_IT+0x224>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d00c      	beq.n	800380e <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2210      	movs	r2, #16
 80037fa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	0018      	movs	r0, r3
 8003800:	f001 f959 	bl	8004ab6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	0018      	movs	r0, r3
 8003808:	f000 fd08 	bl	800421c <I2C_ITSlaveSeqCplt>
 800380c:	e01f      	b.n	800384e <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2210      	movs	r2, #16
 8003814:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003816:	e09d      	b.n	8003954 <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2210      	movs	r2, #16
 800381e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003824:	2204      	movs	r2, #4
 8003826:	431a      	orrs	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d005      	beq.n	800383e <I2C_Slave_ISR_IT+0xf6>
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	2380      	movs	r3, #128	@ 0x80
 8003836:	045b      	lsls	r3, r3, #17
 8003838:	429a      	cmp	r2, r3
 800383a:	d000      	beq.n	800383e <I2C_Slave_ISR_IT+0xf6>
 800383c:	e08a      	b.n	8003954 <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	0011      	movs	r1, r2
 8003846:	0018      	movs	r0, r3
 8003848:	f001 f80a 	bl	8004860 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800384c:	e082      	b.n	8003954 <I2C_Slave_ISR_IT+0x20c>
 800384e:	e081      	b.n	8003954 <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	089b      	lsrs	r3, r3, #2
 8003854:	001a      	movs	r2, r3
 8003856:	2301      	movs	r3, #1
 8003858:	4013      	ands	r3, r2
 800385a:	d031      	beq.n	80038c0 <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	089b      	lsrs	r3, r3, #2
 8003860:	001a      	movs	r2, r3
 8003862:	2301      	movs	r3, #1
 8003864:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003866:	d02b      	beq.n	80038c0 <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800386c:	b29b      	uxth	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d018      	beq.n	80038a4 <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387c:	b2d2      	uxtb	r2, r2
 800387e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003884:	1c5a      	adds	r2, r3, #1
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800388e:	3b01      	subs	r3, #1
 8003890:	b29a      	uxth	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800389a:	b29b      	uxth	r3, r3
 800389c:	3b01      	subs	r3, #1
 800389e:	b29a      	uxth	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d154      	bne.n	8003958 <I2C_Slave_ISR_IT+0x210>
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	4a2e      	ldr	r2, [pc, #184]	@ (800396c <I2C_Slave_ISR_IT+0x224>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d050      	beq.n	8003958 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	0018      	movs	r0, r3
 80038ba:	f000 fcaf 	bl	800421c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80038be:	e04b      	b.n	8003958 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	08db      	lsrs	r3, r3, #3
 80038c4:	001a      	movs	r2, r3
 80038c6:	2301      	movs	r3, #1
 80038c8:	4013      	ands	r3, r2
 80038ca:	d00c      	beq.n	80038e6 <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	08db      	lsrs	r3, r3, #3
 80038d0:	001a      	movs	r2, r3
 80038d2:	2301      	movs	r3, #1
 80038d4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80038d6:	d006      	beq.n	80038e6 <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	0011      	movs	r1, r2
 80038de:	0018      	movs	r0, r3
 80038e0:	f000 fbb6 	bl	8004050 <I2C_ITAddrCplt>
 80038e4:	e039      	b.n	800395a <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	001a      	movs	r2, r3
 80038ec:	2301      	movs	r3, #1
 80038ee:	4013      	ands	r3, r2
 80038f0:	d033      	beq.n	800395a <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	085b      	lsrs	r3, r3, #1
 80038f6:	001a      	movs	r2, r3
 80038f8:	2301      	movs	r3, #1
 80038fa:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80038fc:	d02d      	beq.n	800395a <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003902:	b29b      	uxth	r3, r3
 8003904:	2b00      	cmp	r3, #0
 8003906:	d018      	beq.n	800393a <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390c:	781a      	ldrb	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003918:	1c5a      	adds	r2, r3, #1
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003922:	b29b      	uxth	r3, r3
 8003924:	3b01      	subs	r3, #1
 8003926:	b29a      	uxth	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003930:	3b01      	subs	r3, #1
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003938:	e00f      	b.n	800395a <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800393a:	697a      	ldr	r2, [r7, #20]
 800393c:	2380      	movs	r3, #128	@ 0x80
 800393e:	045b      	lsls	r3, r3, #17
 8003940:	429a      	cmp	r2, r3
 8003942:	d002      	beq.n	800394a <I2C_Slave_ISR_IT+0x202>
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d107      	bne.n	800395a <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	0018      	movs	r0, r3
 800394e:	f000 fc65 	bl	800421c <I2C_ITSlaveSeqCplt>
 8003952:	e002      	b.n	800395a <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 8003954:	46c0      	nop			@ (mov r8, r8)
 8003956:	e000      	b.n	800395a <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 8003958:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2240      	movs	r2, #64	@ 0x40
 800395e:	2100      	movs	r1, #0
 8003960:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003962:	2300      	movs	r3, #0
}
 8003964:	0018      	movs	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	b006      	add	sp, #24
 800396a:	bd80      	pop	{r7, pc}
 800396c:	ffff0000 	.word	0xffff0000

08003970 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003970:	b590      	push	{r4, r7, lr}
 8003972:	b089      	sub	sp, #36	@ 0x24
 8003974:	af02      	add	r7, sp, #8
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2240      	movs	r2, #64	@ 0x40
 8003980:	5c9b      	ldrb	r3, [r3, r2]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d101      	bne.n	800398a <I2C_Master_ISR_DMA+0x1a>
 8003986:	2302      	movs	r3, #2
 8003988:	e105      	b.n	8003b96 <I2C_Master_ISR_DMA+0x226>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2240      	movs	r2, #64	@ 0x40
 800398e:	2101      	movs	r1, #1
 8003990:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	091b      	lsrs	r3, r3, #4
 8003996:	001a      	movs	r2, r3
 8003998:	2301      	movs	r3, #1
 800399a:	4013      	ands	r3, r2
 800399c:	d019      	beq.n	80039d2 <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	091b      	lsrs	r3, r3, #4
 80039a2:	001a      	movs	r2, r3
 80039a4:	2301      	movs	r3, #1
 80039a6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80039a8:	d013      	beq.n	80039d2 <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2210      	movs	r2, #16
 80039b0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b6:	2204      	movs	r2, #4
 80039b8:	431a      	orrs	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2120      	movs	r1, #32
 80039c2:	0018      	movs	r0, r3
 80039c4:	f001 fb6a 	bl	800509c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	0018      	movs	r0, r3
 80039cc:	f001 f873 	bl	8004ab6 <I2C_Flush_TXDR>
 80039d0:	e0dc      	b.n	8003b8c <I2C_Master_ISR_DMA+0x21c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	09db      	lsrs	r3, r3, #7
 80039d6:	001a      	movs	r2, r3
 80039d8:	2301      	movs	r3, #1
 80039da:	4013      	ands	r3, r2
 80039dc:	d100      	bne.n	80039e0 <I2C_Master_ISR_DMA+0x70>
 80039de:	e08c      	b.n	8003afa <I2C_Master_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	099b      	lsrs	r3, r3, #6
 80039e4:	001a      	movs	r2, r3
 80039e6:	2301      	movs	r3, #1
 80039e8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80039ea:	d100      	bne.n	80039ee <I2C_Master_ISR_DMA+0x7e>
 80039ec:	e085      	b.n	8003afa <I2C_Master_ISR_DMA+0x18a>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2140      	movs	r1, #64	@ 0x40
 80039fa:	438a      	bics	r2, r1
 80039fc:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d063      	beq.n	8003ad0 <I2C_Master_ISR_DMA+0x160>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	2312      	movs	r3, #18
 8003a12:	18fb      	adds	r3, r7, r3
 8003a14:	0592      	lsls	r2, r2, #22
 8003a16:	0d92      	lsrs	r2, r2, #22
 8003a18:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	2bff      	cmp	r3, #255	@ 0xff
 8003a22:	d914      	bls.n	8003a4e <I2C_Master_ISR_DMA+0xde>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	0c1b      	lsrs	r3, r3, #16
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2201      	movs	r2, #1
 8003a30:	4013      	ands	r3, r2
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d103      	bne.n	8003a40 <I2C_Master_ISR_DMA+0xd0>
        {
          hi2c->XferSize = 1U;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003a3e:	e002      	b.n	8003a46 <I2C_Master_ISR_DMA+0xd6>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	22ff      	movs	r2, #255	@ 0xff
 8003a44:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8003a46:	2380      	movs	r3, #128	@ 0x80
 8003a48:	045b      	lsls	r3, r3, #17
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	e010      	b.n	8003a70 <I2C_Master_ISR_DMA+0x100>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5c:	4a50      	ldr	r2, [pc, #320]	@ (8003ba0 <I2C_Master_ISR_DMA+0x230>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d003      	beq.n	8003a6a <I2C_Master_ISR_DMA+0xfa>
        {
          xfermode = hi2c->XferOptions;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a66:	617b      	str	r3, [r7, #20]
 8003a68:	e002      	b.n	8003a70 <I2C_Master_ISR_DMA+0x100>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003a6a:	2380      	movs	r3, #128	@ 0x80
 8003a6c:	049b      	lsls	r3, r3, #18
 8003a6e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	697c      	ldr	r4, [r7, #20]
 8003a78:	2312      	movs	r3, #18
 8003a7a:	18fb      	adds	r3, r7, r3
 8003a7c:	8819      	ldrh	r1, [r3, #0]
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	2300      	movs	r3, #0
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	0023      	movs	r3, r4
 8003a86:	f001 facf 	bl	8005028 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2241      	movs	r2, #65	@ 0x41
 8003aa0:	5c9b      	ldrb	r3, [r3, r2]
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b22      	cmp	r3, #34	@ 0x22
 8003aa6:	d109      	bne.n	8003abc <I2C_Master_ISR_DMA+0x14c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2180      	movs	r1, #128	@ 0x80
 8003ab4:	0209      	lsls	r1, r1, #8
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003aba:	e067      	b.n	8003b8c <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2180      	movs	r1, #128	@ 0x80
 8003ac8:	01c9      	lsls	r1, r1, #7
 8003aca:	430a      	orrs	r2, r1
 8003acc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003ace:	e05d      	b.n	8003b8c <I2C_Master_ISR_DMA+0x21c>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	685a      	ldr	r2, [r3, #4]
 8003ad6:	2380      	movs	r3, #128	@ 0x80
 8003ad8:	049b      	lsls	r3, r3, #18
 8003ada:	401a      	ands	r2, r3
 8003adc:	2380      	movs	r3, #128	@ 0x80
 8003ade:	049b      	lsls	r3, r3, #18
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d004      	beq.n	8003aee <I2C_Master_ISR_DMA+0x17e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	f000 fb56 	bl	8004198 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003aec:	e04e      	b.n	8003b8c <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2140      	movs	r1, #64	@ 0x40
 8003af2:	0018      	movs	r0, r3
 8003af4:	f000 feb4 	bl	8004860 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003af8:	e048      	b.n	8003b8c <I2C_Master_ISR_DMA+0x21c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	099b      	lsrs	r3, r3, #6
 8003afe:	001a      	movs	r2, r3
 8003b00:	2301      	movs	r3, #1
 8003b02:	4013      	ands	r3, r2
 8003b04:	d02e      	beq.n	8003b64 <I2C_Master_ISR_DMA+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	099b      	lsrs	r3, r3, #6
 8003b0a:	001a      	movs	r2, r3
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003b10:	d028      	beq.n	8003b64 <I2C_Master_ISR_DMA+0x1f4>
  {
    if (hi2c->XferCount == 0U)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d11d      	bne.n	8003b58 <I2C_Master_ISR_DMA+0x1e8>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	2380      	movs	r3, #128	@ 0x80
 8003b24:	049b      	lsls	r3, r3, #18
 8003b26:	401a      	ands	r2, r3
 8003b28:	2380      	movs	r3, #128	@ 0x80
 8003b2a:	049b      	lsls	r3, r3, #18
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d02c      	beq.n	8003b8a <I2C_Master_ISR_DMA+0x21a>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b34:	4a1a      	ldr	r2, [pc, #104]	@ (8003ba0 <I2C_Master_ISR_DMA+0x230>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d109      	bne.n	8003b4e <I2C_Master_ISR_DMA+0x1de>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685a      	ldr	r2, [r3, #4]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2180      	movs	r1, #128	@ 0x80
 8003b46:	01c9      	lsls	r1, r1, #7
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003b4c:	e01d      	b.n	8003b8a <I2C_Master_ISR_DMA+0x21a>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	0018      	movs	r0, r3
 8003b52:	f000 fb21 	bl	8004198 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003b56:	e018      	b.n	8003b8a <I2C_Master_ISR_DMA+0x21a>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2140      	movs	r1, #64	@ 0x40
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	f000 fe7f 	bl	8004860 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003b62:	e012      	b.n	8003b8a <I2C_Master_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	095b      	lsrs	r3, r3, #5
 8003b68:	001a      	movs	r2, r3
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d00d      	beq.n	8003b8c <I2C_Master_ISR_DMA+0x21c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	095b      	lsrs	r3, r3, #5
 8003b74:	001a      	movs	r2, r3
 8003b76:	2301      	movs	r3, #1
 8003b78:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b7a:	d007      	beq.n	8003b8c <I2C_Master_ISR_DMA+0x21c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	0011      	movs	r1, r2
 8003b82:	0018      	movs	r0, r3
 8003b84:	f000 fbb0 	bl	80042e8 <I2C_ITMasterCplt>
 8003b88:	e000      	b.n	8003b8c <I2C_Master_ISR_DMA+0x21c>
    if (hi2c->XferCount == 0U)
 8003b8a:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2240      	movs	r2, #64	@ 0x40
 8003b90:	2100      	movs	r1, #0
 8003b92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	0018      	movs	r0, r3
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	b007      	add	sp, #28
 8003b9c:	bd90      	pop	{r4, r7, pc}
 8003b9e:	46c0      	nop			@ (mov r8, r8)
 8003ba0:	ffff0000 	.word	0xffff0000

08003ba4 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003ba4:	b590      	push	{r4, r7, lr}
 8003ba6:	b089      	sub	sp, #36	@ 0x24
 8003ba8:	af02      	add	r7, sp, #8
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003bb0:	4ba9      	ldr	r3, [pc, #676]	@ (8003e58 <I2C_Mem_ISR_DMA+0x2b4>)
 8003bb2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2240      	movs	r2, #64	@ 0x40
 8003bb8:	5c9b      	ldrb	r3, [r3, r2]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d101      	bne.n	8003bc2 <I2C_Mem_ISR_DMA+0x1e>
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	e146      	b.n	8003e50 <I2C_Mem_ISR_DMA+0x2ac>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2240      	movs	r2, #64	@ 0x40
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	091b      	lsrs	r3, r3, #4
 8003bce:	001a      	movs	r2, r3
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	d019      	beq.n	8003c0a <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	091b      	lsrs	r3, r3, #4
 8003bda:	001a      	movs	r2, r3
 8003bdc:	2301      	movs	r3, #1
 8003bde:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003be0:	d013      	beq.n	8003c0a <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2210      	movs	r2, #16
 8003be8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bee:	2204      	movs	r2, #4
 8003bf0:	431a      	orrs	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2120      	movs	r1, #32
 8003bfa:	0018      	movs	r0, r3
 8003bfc:	f001 fa4e 	bl	800509c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	0018      	movs	r0, r3
 8003c04:	f000 ff57 	bl	8004ab6 <I2C_Flush_TXDR>
 8003c08:	e11d      	b.n	8003e46 <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	085b      	lsrs	r3, r3, #1
 8003c0e:	001a      	movs	r2, r3
 8003c10:	2301      	movs	r3, #1
 8003c12:	4013      	ands	r3, r2
 8003c14:	d00f      	beq.n	8003c36 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	085b      	lsrs	r3, r3, #1
 8003c1a:	001a      	movs	r2, r3
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003c20:	d009      	beq.n	8003c36 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c2a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	4252      	negs	r2, r2
 8003c32:	651a      	str	r2, [r3, #80]	@ 0x50
 8003c34:	e107      	b.n	8003e46 <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	09db      	lsrs	r3, r3, #7
 8003c3a:	001a      	movs	r2, r3
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	4013      	ands	r3, r2
 8003c40:	d100      	bne.n	8003c44 <I2C_Mem_ISR_DMA+0xa0>
 8003c42:	e074      	b.n	8003d2e <I2C_Mem_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	099b      	lsrs	r3, r3, #6
 8003c48:	001a      	movs	r2, r3
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003c4e:	d100      	bne.n	8003c52 <I2C_Mem_ISR_DMA+0xae>
 8003c50:	e06d      	b.n	8003d2e <I2C_Mem_ISR_DMA+0x18a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2101      	movs	r1, #1
 8003c56:	0018      	movs	r0, r3
 8003c58:	f001 faaa 	bl	80051b0 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2110      	movs	r1, #16
 8003c60:	0018      	movs	r0, r3
 8003c62:	f001 fa1b 	bl	800509c <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d058      	beq.n	8003d22 <I2C_Mem_ISR_DMA+0x17e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	2bff      	cmp	r3, #255	@ 0xff
 8003c78:	d91e      	bls.n	8003cb8 <I2C_Mem_ISR_DMA+0x114>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	0c1b      	lsrs	r3, r3, #16
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2201      	movs	r2, #1
 8003c86:	4013      	ands	r3, r2
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d103      	bne.n	8003c96 <I2C_Mem_ISR_DMA+0xf2>
        {
          hi2c->XferSize = 1U;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2201      	movs	r2, #1
 8003c92:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003c94:	e002      	b.n	8003c9c <I2C_Mem_ISR_DMA+0xf8>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	22ff      	movs	r2, #255	@ 0xff
 8003c9a:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca0:	b299      	uxth	r1, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	2380      	movs	r3, #128	@ 0x80
 8003caa:	045b      	lsls	r3, r3, #17
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	2400      	movs	r4, #0
 8003cb0:	9400      	str	r4, [sp, #0]
 8003cb2:	f001 f9b9 	bl	8005028 <I2C_TransferConfig>
 8003cb6:	e011      	b.n	8003cdc <I2C_Mem_ISR_DMA+0x138>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cc6:	b299      	uxth	r1, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ccc:	b2da      	uxtb	r2, r3
 8003cce:	2380      	movs	r3, #128	@ 0x80
 8003cd0:	049b      	lsls	r3, r3, #18
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	2400      	movs	r4, #0
 8003cd6:	9400      	str	r4, [sp, #0]
 8003cd8:	f001 f9a6 	bl	8005028 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2241      	movs	r2, #65	@ 0x41
 8003cf2:	5c9b      	ldrb	r3, [r3, r2]
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b22      	cmp	r3, #34	@ 0x22
 8003cf8:	d109      	bne.n	8003d0e <I2C_Mem_ISR_DMA+0x16a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2180      	movs	r1, #128	@ 0x80
 8003d06:	0209      	lsls	r1, r1, #8
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003d0c:	e09b      	b.n	8003e46 <I2C_Mem_ISR_DMA+0x2a2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2180      	movs	r1, #128	@ 0x80
 8003d1a:	01c9      	lsls	r1, r1, #7
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003d20:	e091      	b.n	8003e46 <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2140      	movs	r1, #64	@ 0x40
 8003d26:	0018      	movs	r0, r3
 8003d28:	f000 fd9a 	bl	8004860 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003d2c:	e08b      	b.n	8003e46 <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	099b      	lsrs	r3, r3, #6
 8003d32:	001a      	movs	r2, r3
 8003d34:	2301      	movs	r3, #1
 8003d36:	4013      	ands	r3, r2
 8003d38:	d100      	bne.n	8003d3c <I2C_Mem_ISR_DMA+0x198>
 8003d3a:	e072      	b.n	8003e22 <I2C_Mem_ISR_DMA+0x27e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	099b      	lsrs	r3, r3, #6
 8003d40:	001a      	movs	r2, r3
 8003d42:	2301      	movs	r3, #1
 8003d44:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003d46:	d06c      	beq.n	8003e22 <I2C_Mem_ISR_DMA+0x27e>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f001 fa2f 	bl	80051b0 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2110      	movs	r1, #16
 8003d56:	0018      	movs	r0, r3
 8003d58:	f001 f9a0 	bl	800509c <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2241      	movs	r2, #65	@ 0x41
 8003d60:	5c9b      	ldrb	r3, [r3, r2]
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b22      	cmp	r3, #34	@ 0x22
 8003d66:	d101      	bne.n	8003d6c <I2C_Mem_ISR_DMA+0x1c8>
    {
      direction = I2C_GENERATE_START_READ;
 8003d68:	4b3c      	ldr	r3, [pc, #240]	@ (8003e5c <I2C_Mem_ISR_DMA+0x2b8>)
 8003d6a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	2bff      	cmp	r3, #255	@ 0xff
 8003d74:	d91f      	bls.n	8003db6 <I2C_Mem_ISR_DMA+0x212>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	0c1b      	lsrs	r3, r3, #16
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2201      	movs	r2, #1
 8003d82:	4013      	ands	r3, r2
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d103      	bne.n	8003d92 <I2C_Mem_ISR_DMA+0x1ee>
      {
        hi2c->XferSize = 1U;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003d90:	e002      	b.n	8003d98 <I2C_Mem_ISR_DMA+0x1f4>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	22ff      	movs	r2, #255	@ 0xff
 8003d96:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d9c:	b299      	uxth	r1, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	2380      	movs	r3, #128	@ 0x80
 8003da6:	045c      	lsls	r4, r3, #17
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	0023      	movs	r3, r4
 8003db0:	f001 f93a 	bl	8005028 <I2C_TransferConfig>
 8003db4:	e012      	b.n	8003ddc <I2C_Mem_ISR_DMA+0x238>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc4:	b299      	uxth	r1, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dca:	b2da      	uxtb	r2, r3
 8003dcc:	2380      	movs	r3, #128	@ 0x80
 8003dce:	049c      	lsls	r4, r3, #18
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	0023      	movs	r3, r4
 8003dd8:	f001 f926 	bl	8005028 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2241      	movs	r2, #65	@ 0x41
 8003df2:	5c9b      	ldrb	r3, [r3, r2]
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b22      	cmp	r3, #34	@ 0x22
 8003df8:	d109      	bne.n	8003e0e <I2C_Mem_ISR_DMA+0x26a>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2180      	movs	r1, #128	@ 0x80
 8003e06:	0209      	lsls	r1, r1, #8
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e0c:	e01b      	b.n	8003e46 <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2180      	movs	r1, #128	@ 0x80
 8003e1a:	01c9      	lsls	r1, r1, #7
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e20:	e011      	b.n	8003e46 <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	095b      	lsrs	r3, r3, #5
 8003e26:	001a      	movs	r2, r3
 8003e28:	2301      	movs	r3, #1
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d00b      	beq.n	8003e46 <I2C_Mem_ISR_DMA+0x2a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	095b      	lsrs	r3, r3, #5
 8003e32:	001a      	movs	r2, r3
 8003e34:	2301      	movs	r3, #1
 8003e36:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e38:	d005      	beq.n	8003e46 <I2C_Mem_ISR_DMA+0x2a2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	0011      	movs	r1, r2
 8003e40:	0018      	movs	r0, r3
 8003e42:	f000 fa51 	bl	80042e8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2240      	movs	r2, #64	@ 0x40
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	0018      	movs	r0, r3
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b007      	add	sp, #28
 8003e56:	bd90      	pop	{r4, r7, pc}
 8003e58:	80002000 	.word	0x80002000
 8003e5c:	80002400 	.word	0x80002400

08003e60 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b088      	sub	sp, #32
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e70:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003e72:	2300      	movs	r3, #0
 8003e74:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2240      	movs	r2, #64	@ 0x40
 8003e7a:	5c9b      	ldrb	r3, [r3, r2]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d101      	bne.n	8003e84 <I2C_Slave_ISR_DMA+0x24>
 8003e80:	2302      	movs	r3, #2
 8003e82:	e0de      	b.n	8004042 <I2C_Slave_ISR_DMA+0x1e2>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2240      	movs	r2, #64	@ 0x40
 8003e88:	2101      	movs	r1, #1
 8003e8a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	095b      	lsrs	r3, r3, #5
 8003e90:	001a      	movs	r2, r3
 8003e92:	2301      	movs	r3, #1
 8003e94:	4013      	ands	r3, r2
 8003e96:	d00c      	beq.n	8003eb2 <I2C_Slave_ISR_DMA+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	095b      	lsrs	r3, r3, #5
 8003e9c:	001a      	movs	r2, r3
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ea2:	d006      	beq.n	8003eb2 <I2C_Slave_ISR_DMA+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	0011      	movs	r1, r2
 8003eaa:	0018      	movs	r0, r3
 8003eac:	f000 faee 	bl	800448c <I2C_ITSlaveCplt>
 8003eb0:	e0c2      	b.n	8004038 <I2C_Slave_ISR_DMA+0x1d8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	091b      	lsrs	r3, r3, #4
 8003eb6:	001a      	movs	r2, r3
 8003eb8:	2301      	movs	r3, #1
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d100      	bne.n	8003ec0 <I2C_Slave_ISR_DMA+0x60>
 8003ebe:	e0a9      	b.n	8004014 <I2C_Slave_ISR_DMA+0x1b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	091b      	lsrs	r3, r3, #4
 8003ec4:	001a      	movs	r2, r3
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003eca:	d100      	bne.n	8003ece <I2C_Slave_ISR_DMA+0x6e>
 8003ecc:	e0a2      	b.n	8004014 <I2C_Slave_ISR_DMA+0x1b4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	0b9b      	lsrs	r3, r3, #14
 8003ed2:	001a      	movs	r2, r3
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	d106      	bne.n	8003ee8 <I2C_Slave_ISR_DMA+0x88>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	0bdb      	lsrs	r3, r3, #15
 8003ede:	001a      	movs	r2, r3
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ee4:	d100      	bne.n	8003ee8 <I2C_Slave_ISR_DMA+0x88>
 8003ee6:	e08e      	b.n	8004006 <I2C_Slave_ISR_DMA+0x1a6>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00d      	beq.n	8003f0c <I2C_Slave_ISR_DMA+0xac>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	0bdb      	lsrs	r3, r3, #15
 8003ef4:	001a      	movs	r2, r3
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d007      	beq.n	8003f0c <I2C_Slave_ISR_DMA+0xac>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <I2C_Slave_ISR_DMA+0xac>
          {
            treatdmanack = 1U;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00d      	beq.n	8003f30 <I2C_Slave_ISR_DMA+0xd0>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	0b9b      	lsrs	r3, r3, #14
 8003f18:	001a      	movs	r2, r3
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	d007      	beq.n	8003f30 <I2C_Slave_ISR_DMA+0xd0>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d101      	bne.n	8003f30 <I2C_Slave_ISR_DMA+0xd0>
          {
            treatdmanack = 1U;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d12d      	bne.n	8003f92 <I2C_Slave_ISR_DMA+0x132>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2241      	movs	r2, #65	@ 0x41
 8003f3a:	5c9b      	ldrb	r3, [r3, r2]
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b28      	cmp	r3, #40	@ 0x28
 8003f40:	d10b      	bne.n	8003f5a <I2C_Slave_ISR_DMA+0xfa>
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	2380      	movs	r3, #128	@ 0x80
 8003f46:	049b      	lsls	r3, r3, #18
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d106      	bne.n	8003f5a <I2C_Slave_ISR_DMA+0xfa>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003f4c:	68ba      	ldr	r2, [r7, #8]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	0011      	movs	r1, r2
 8003f52:	0018      	movs	r0, r3
 8003f54:	f000 fc2a 	bl	80047ac <I2C_ITListenCplt>
 8003f58:	e054      	b.n	8004004 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2241      	movs	r2, #65	@ 0x41
 8003f5e:	5c9b      	ldrb	r3, [r3, r2]
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2b29      	cmp	r3, #41	@ 0x29
 8003f64:	d110      	bne.n	8003f88 <I2C_Slave_ISR_DMA+0x128>
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	4a38      	ldr	r2, [pc, #224]	@ (800404c <I2C_Slave_ISR_DMA+0x1ec>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d00c      	beq.n	8003f88 <I2C_Slave_ISR_DMA+0x128>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2210      	movs	r2, #16
 8003f74:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	0018      	movs	r0, r3
 8003f7a:	f000 fd9c 	bl	8004ab6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	0018      	movs	r0, r3
 8003f82:	f000 f94b 	bl	800421c <I2C_ITSlaveSeqCplt>
 8003f86:	e03d      	b.n	8004004 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2210      	movs	r2, #16
 8003f8e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003f90:	e03e      	b.n	8004010 <I2C_Slave_ISR_DMA+0x1b0>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2210      	movs	r2, #16
 8003f98:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f9e:	2204      	movs	r2, #4
 8003fa0:	431a      	orrs	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003fa6:	2317      	movs	r3, #23
 8003fa8:	18fb      	adds	r3, r7, r3
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	2141      	movs	r1, #65	@ 0x41
 8003fae:	5c52      	ldrb	r2, [r2, r1]
 8003fb0:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d004      	beq.n	8003fc2 <I2C_Slave_ISR_DMA+0x162>
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	2380      	movs	r3, #128	@ 0x80
 8003fbc:	045b      	lsls	r3, r3, #17
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d126      	bne.n	8004010 <I2C_Slave_ISR_DMA+0x1b0>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003fc2:	2217      	movs	r2, #23
 8003fc4:	18bb      	adds	r3, r7, r2
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	2b21      	cmp	r3, #33	@ 0x21
 8003fca:	d003      	beq.n	8003fd4 <I2C_Slave_ISR_DMA+0x174>
 8003fcc:	18bb      	adds	r3, r7, r2
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	2b29      	cmp	r3, #41	@ 0x29
 8003fd2:	d103      	bne.n	8003fdc <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2221      	movs	r2, #33	@ 0x21
 8003fd8:	631a      	str	r2, [r3, #48]	@ 0x30
 8003fda:	e00b      	b.n	8003ff4 <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003fdc:	2217      	movs	r2, #23
 8003fde:	18bb      	adds	r3, r7, r2
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	2b22      	cmp	r3, #34	@ 0x22
 8003fe4:	d003      	beq.n	8003fee <I2C_Slave_ISR_DMA+0x18e>
 8003fe6:	18bb      	adds	r3, r7, r2
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fec:	d102      	bne.n	8003ff4 <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2222      	movs	r2, #34	@ 0x22
 8003ff2:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	0011      	movs	r1, r2
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	f000 fc2f 	bl	8004860 <I2C_ITError>
      if (treatdmanack == 1U)
 8004002:	e005      	b.n	8004010 <I2C_Slave_ISR_DMA+0x1b0>
 8004004:	e004      	b.n	8004010 <I2C_Slave_ISR_DMA+0x1b0>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2210      	movs	r2, #16
 800400c:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800400e:	e013      	b.n	8004038 <I2C_Slave_ISR_DMA+0x1d8>
      if (treatdmanack == 1U)
 8004010:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004012:	e011      	b.n	8004038 <I2C_Slave_ISR_DMA+0x1d8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	08db      	lsrs	r3, r3, #3
 8004018:	001a      	movs	r2, r3
 800401a:	2301      	movs	r3, #1
 800401c:	4013      	ands	r3, r2
 800401e:	d00b      	beq.n	8004038 <I2C_Slave_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	08db      	lsrs	r3, r3, #3
 8004024:	001a      	movs	r2, r3
 8004026:	2301      	movs	r3, #1
 8004028:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800402a:	d005      	beq.n	8004038 <I2C_Slave_ISR_DMA+0x1d8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	0011      	movs	r1, r2
 8004032:	0018      	movs	r0, r3
 8004034:	f000 f80c 	bl	8004050 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2240      	movs	r2, #64	@ 0x40
 800403c:	2100      	movs	r1, #0
 800403e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	0018      	movs	r0, r3
 8004044:	46bd      	mov	sp, r7
 8004046:	b008      	add	sp, #32
 8004048:	bd80      	pop	{r7, pc}
 800404a:	46c0      	nop			@ (mov r8, r8)
 800404c:	ffff0000 	.word	0xffff0000

08004050 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004050:	b5b0      	push	{r4, r5, r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2241      	movs	r2, #65	@ 0x41
 800405e:	5c9b      	ldrb	r3, [r3, r2]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	001a      	movs	r2, r3
 8004064:	2328      	movs	r3, #40	@ 0x28
 8004066:	4013      	ands	r3, r2
 8004068:	2b28      	cmp	r3, #40	@ 0x28
 800406a:	d000      	beq.n	800406e <I2C_ITAddrCplt+0x1e>
 800406c:	e088      	b.n	8004180 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	0c1b      	lsrs	r3, r3, #16
 8004076:	b2da      	uxtb	r2, r3
 8004078:	250f      	movs	r5, #15
 800407a:	197b      	adds	r3, r7, r5
 800407c:	2101      	movs	r1, #1
 800407e:	400a      	ands	r2, r1
 8004080:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	0c1b      	lsrs	r3, r3, #16
 800408a:	b29a      	uxth	r2, r3
 800408c:	200c      	movs	r0, #12
 800408e:	183b      	adds	r3, r7, r0
 8004090:	21fe      	movs	r1, #254	@ 0xfe
 8004092:	400a      	ands	r2, r1
 8004094:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	b29a      	uxth	r2, r3
 800409e:	240a      	movs	r4, #10
 80040a0:	193b      	adds	r3, r7, r4
 80040a2:	0592      	lsls	r2, r2, #22
 80040a4:	0d92      	lsrs	r2, r2, #22
 80040a6:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	2308      	movs	r3, #8
 80040b2:	18fb      	adds	r3, r7, r3
 80040b4:	21fe      	movs	r1, #254	@ 0xfe
 80040b6:	400a      	ands	r2, r1
 80040b8:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d148      	bne.n	8004154 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80040c2:	0021      	movs	r1, r4
 80040c4:	187b      	adds	r3, r7, r1
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	09db      	lsrs	r3, r3, #7
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	183b      	adds	r3, r7, r0
 80040ce:	881b      	ldrh	r3, [r3, #0]
 80040d0:	4053      	eors	r3, r2
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	001a      	movs	r2, r3
 80040d6:	2306      	movs	r3, #6
 80040d8:	4013      	ands	r3, r2
 80040da:	d120      	bne.n	800411e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 80040dc:	183b      	adds	r3, r7, r0
 80040de:	187a      	adds	r2, r7, r1
 80040e0:	8812      	ldrh	r2, [r2, #0]
 80040e2:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040e8:	1c5a      	adds	r2, r3, #1
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d14c      	bne.n	8004190 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2208      	movs	r2, #8
 8004102:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2240      	movs	r2, #64	@ 0x40
 8004108:	2100      	movs	r1, #0
 800410a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800410c:	183b      	adds	r3, r7, r0
 800410e:	881a      	ldrh	r2, [r3, #0]
 8004110:	197b      	adds	r3, r7, r5
 8004112:	7819      	ldrb	r1, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	0018      	movs	r0, r3
 8004118:	f7fd f972 	bl	8001400 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800411c:	e038      	b.n	8004190 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 800411e:	240c      	movs	r4, #12
 8004120:	193b      	adds	r3, r7, r4
 8004122:	2208      	movs	r2, #8
 8004124:	18ba      	adds	r2, r7, r2
 8004126:	8812      	ldrh	r2, [r2, #0]
 8004128:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800412a:	2380      	movs	r3, #128	@ 0x80
 800412c:	021a      	lsls	r2, r3, #8
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	0011      	movs	r1, r2
 8004132:	0018      	movs	r0, r3
 8004134:	f001 f83c 	bl	80051b0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2240      	movs	r2, #64	@ 0x40
 800413c:	2100      	movs	r1, #0
 800413e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004140:	193b      	adds	r3, r7, r4
 8004142:	881a      	ldrh	r2, [r3, #0]
 8004144:	230f      	movs	r3, #15
 8004146:	18fb      	adds	r3, r7, r3
 8004148:	7819      	ldrb	r1, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	0018      	movs	r0, r3
 800414e:	f7fd f957 	bl	8001400 <HAL_I2C_AddrCallback>
}
 8004152:	e01d      	b.n	8004190 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004154:	2380      	movs	r3, #128	@ 0x80
 8004156:	021a      	lsls	r2, r3, #8
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	0011      	movs	r1, r2
 800415c:	0018      	movs	r0, r3
 800415e:	f001 f827 	bl	80051b0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2240      	movs	r2, #64	@ 0x40
 8004166:	2100      	movs	r1, #0
 8004168:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800416a:	230c      	movs	r3, #12
 800416c:	18fb      	adds	r3, r7, r3
 800416e:	881a      	ldrh	r2, [r3, #0]
 8004170:	230f      	movs	r3, #15
 8004172:	18fb      	adds	r3, r7, r3
 8004174:	7819      	ldrb	r1, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	0018      	movs	r0, r3
 800417a:	f7fd f941 	bl	8001400 <HAL_I2C_AddrCallback>
}
 800417e:	e007      	b.n	8004190 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2208      	movs	r2, #8
 8004186:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2240      	movs	r2, #64	@ 0x40
 800418c:	2100      	movs	r1, #0
 800418e:	5499      	strb	r1, [r3, r2]
}
 8004190:	46c0      	nop			@ (mov r8, r8)
 8004192:	46bd      	mov	sp, r7
 8004194:	b004      	add	sp, #16
 8004196:	bdb0      	pop	{r4, r5, r7, pc}

08004198 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2242      	movs	r2, #66	@ 0x42
 80041a4:	2100      	movs	r1, #0
 80041a6:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2241      	movs	r2, #65	@ 0x41
 80041ac:	5c9b      	ldrb	r3, [r3, r2]
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	2b21      	cmp	r3, #33	@ 0x21
 80041b2:	d117      	bne.n	80041e4 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2241      	movs	r2, #65	@ 0x41
 80041b8:	2120      	movs	r1, #32
 80041ba:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2211      	movs	r2, #17
 80041c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2101      	movs	r1, #1
 80041cc:	0018      	movs	r0, r3
 80041ce:	f000 ffef 	bl	80051b0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2240      	movs	r2, #64	@ 0x40
 80041d6:	2100      	movs	r1, #0
 80041d8:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	0018      	movs	r0, r3
 80041de:	f7ff fa81 	bl	80036e4 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80041e2:	e016      	b.n	8004212 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2241      	movs	r2, #65	@ 0x41
 80041e8:	2120      	movs	r1, #32
 80041ea:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2212      	movs	r2, #18
 80041f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2102      	movs	r1, #2
 80041fc:	0018      	movs	r0, r3
 80041fe:	f000 ffd7 	bl	80051b0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2240      	movs	r2, #64	@ 0x40
 8004206:	2100      	movs	r1, #0
 8004208:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	0018      	movs	r0, r3
 800420e:	f7ff fa71 	bl	80036f4 <HAL_I2C_MasterRxCpltCallback>
}
 8004212:	46c0      	nop			@ (mov r8, r8)
 8004214:	46bd      	mov	sp, r7
 8004216:	b002      	add	sp, #8
 8004218:	bd80      	pop	{r7, pc}
	...

0800421c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2242      	movs	r2, #66	@ 0x42
 8004230:	2100      	movs	r1, #0
 8004232:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	0b9b      	lsrs	r3, r3, #14
 8004238:	001a      	movs	r2, r3
 800423a:	2301      	movs	r3, #1
 800423c:	4013      	ands	r3, r2
 800423e:	d008      	beq.n	8004252 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4925      	ldr	r1, [pc, #148]	@ (80042e0 <I2C_ITSlaveSeqCplt+0xc4>)
 800424c:	400a      	ands	r2, r1
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	e00d      	b.n	800426e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	0bdb      	lsrs	r3, r3, #15
 8004256:	001a      	movs	r2, r3
 8004258:	2301      	movs	r3, #1
 800425a:	4013      	ands	r3, r2
 800425c:	d007      	beq.n	800426e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	491e      	ldr	r1, [pc, #120]	@ (80042e4 <I2C_ITSlaveSeqCplt+0xc8>)
 800426a:	400a      	ands	r2, r1
 800426c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2241      	movs	r2, #65	@ 0x41
 8004272:	5c9b      	ldrb	r3, [r3, r2]
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b29      	cmp	r3, #41	@ 0x29
 8004278:	d114      	bne.n	80042a4 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2241      	movs	r2, #65	@ 0x41
 800427e:	2128      	movs	r1, #40	@ 0x28
 8004280:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2221      	movs	r2, #33	@ 0x21
 8004286:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2101      	movs	r1, #1
 800428c:	0018      	movs	r0, r3
 800428e:	f000 ff8f 	bl	80051b0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2240      	movs	r2, #64	@ 0x40
 8004296:	2100      	movs	r1, #0
 8004298:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	0018      	movs	r0, r3
 800429e:	f7fd f91f 	bl	80014e0 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80042a2:	e019      	b.n	80042d8 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2241      	movs	r2, #65	@ 0x41
 80042a8:	5c9b      	ldrb	r3, [r3, r2]
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80042ae:	d113      	bne.n	80042d8 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2241      	movs	r2, #65	@ 0x41
 80042b4:	2128      	movs	r1, #40	@ 0x28
 80042b6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2222      	movs	r2, #34	@ 0x22
 80042bc:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2102      	movs	r1, #2
 80042c2:	0018      	movs	r0, r3
 80042c4:	f000 ff74 	bl	80051b0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2240      	movs	r2, #64	@ 0x40
 80042cc:	2100      	movs	r1, #0
 80042ce:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	0018      	movs	r0, r3
 80042d4:	f7fd f8da 	bl	800148c <HAL_I2C_SlaveRxCpltCallback>
}
 80042d8:	46c0      	nop			@ (mov r8, r8)
 80042da:	46bd      	mov	sp, r7
 80042dc:	b004      	add	sp, #16
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	ffffbfff 	.word	0xffffbfff
 80042e4:	ffff7fff 	.word	0xffff7fff

080042e8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b086      	sub	sp, #24
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2220      	movs	r2, #32
 80042fc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2241      	movs	r2, #65	@ 0x41
 8004302:	5c9b      	ldrb	r3, [r3, r2]
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b21      	cmp	r3, #33	@ 0x21
 8004308:	d108      	bne.n	800431c <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2101      	movs	r1, #1
 800430e:	0018      	movs	r0, r3
 8004310:	f000 ff4e 	bl	80051b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2211      	movs	r2, #17
 8004318:	631a      	str	r2, [r3, #48]	@ 0x30
 800431a:	e00d      	b.n	8004338 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2241      	movs	r2, #65	@ 0x41
 8004320:	5c9b      	ldrb	r3, [r3, r2]
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b22      	cmp	r3, #34	@ 0x22
 8004326:	d107      	bne.n	8004338 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2102      	movs	r1, #2
 800432c:	0018      	movs	r0, r3
 800432e:	f000 ff3f 	bl	80051b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2212      	movs	r2, #18
 8004336:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4950      	ldr	r1, [pc, #320]	@ (8004484 <I2C_ITMasterCplt+0x19c>)
 8004344:	400a      	ands	r2, r1
 8004346:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a4d      	ldr	r2, [pc, #308]	@ (8004488 <I2C_ITMasterCplt+0x1a0>)
 8004352:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	091b      	lsrs	r3, r3, #4
 8004358:	001a      	movs	r2, r3
 800435a:	2301      	movs	r3, #1
 800435c:	4013      	ands	r3, r2
 800435e:	d009      	beq.n	8004374 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2210      	movs	r2, #16
 8004366:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436c:	2204      	movs	r2, #4
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2241      	movs	r2, #65	@ 0x41
 8004378:	5c9b      	ldrb	r3, [r3, r2]
 800437a:	b2db      	uxtb	r3, r3
 800437c:	2b60      	cmp	r3, #96	@ 0x60
 800437e:	d10b      	bne.n	8004398 <I2C_ITMasterCplt+0xb0>
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	089b      	lsrs	r3, r3, #2
 8004384:	001a      	movs	r2, r3
 8004386:	2301      	movs	r3, #1
 8004388:	4013      	ands	r3, r2
 800438a:	d005      	beq.n	8004398 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004392:	b2db      	uxtb	r3, r3
 8004394:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004396:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	0018      	movs	r0, r3
 800439c:	f000 fb8b 	bl	8004ab6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a4:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2241      	movs	r2, #65	@ 0x41
 80043aa:	5c9b      	ldrb	r3, [r3, r2]
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b60      	cmp	r3, #96	@ 0x60
 80043b0:	d002      	beq.n	80043b8 <I2C_ITMasterCplt+0xd0>
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d007      	beq.n	80043c8 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	0011      	movs	r1, r2
 80043c0:	0018      	movs	r0, r3
 80043c2:	f000 fa4d 	bl	8004860 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80043c6:	e058      	b.n	800447a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2241      	movs	r2, #65	@ 0x41
 80043cc:	5c9b      	ldrb	r3, [r3, r2]
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b21      	cmp	r3, #33	@ 0x21
 80043d2:	d126      	bne.n	8004422 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2241      	movs	r2, #65	@ 0x41
 80043d8:	2120      	movs	r1, #32
 80043da:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2242      	movs	r2, #66	@ 0x42
 80043e6:	5c9b      	ldrb	r3, [r3, r2]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b40      	cmp	r3, #64	@ 0x40
 80043ec:	d10c      	bne.n	8004408 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2242      	movs	r2, #66	@ 0x42
 80043f2:	2100      	movs	r1, #0
 80043f4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2240      	movs	r2, #64	@ 0x40
 80043fa:	2100      	movs	r1, #0
 80043fc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	0018      	movs	r0, r3
 8004402:	f7ff f97f 	bl	8003704 <HAL_I2C_MemTxCpltCallback>
}
 8004406:	e038      	b.n	800447a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2242      	movs	r2, #66	@ 0x42
 800440c:	2100      	movs	r1, #0
 800440e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2240      	movs	r2, #64	@ 0x40
 8004414:	2100      	movs	r1, #0
 8004416:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	0018      	movs	r0, r3
 800441c:	f7ff f962 	bl	80036e4 <HAL_I2C_MasterTxCpltCallback>
}
 8004420:	e02b      	b.n	800447a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2241      	movs	r2, #65	@ 0x41
 8004426:	5c9b      	ldrb	r3, [r3, r2]
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b22      	cmp	r3, #34	@ 0x22
 800442c:	d125      	bne.n	800447a <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2241      	movs	r2, #65	@ 0x41
 8004432:	2120      	movs	r1, #32
 8004434:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2242      	movs	r2, #66	@ 0x42
 8004440:	5c9b      	ldrb	r3, [r3, r2]
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b40      	cmp	r3, #64	@ 0x40
 8004446:	d10c      	bne.n	8004462 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2242      	movs	r2, #66	@ 0x42
 800444c:	2100      	movs	r1, #0
 800444e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2240      	movs	r2, #64	@ 0x40
 8004454:	2100      	movs	r1, #0
 8004456:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	0018      	movs	r0, r3
 800445c:	f7ff f95a 	bl	8003714 <HAL_I2C_MemRxCpltCallback>
}
 8004460:	e00b      	b.n	800447a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2242      	movs	r2, #66	@ 0x42
 8004466:	2100      	movs	r1, #0
 8004468:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2240      	movs	r2, #64	@ 0x40
 800446e:	2100      	movs	r1, #0
 8004470:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	0018      	movs	r0, r3
 8004476:	f7ff f93d 	bl	80036f4 <HAL_I2C_MasterRxCpltCallback>
}
 800447a:	46c0      	nop			@ (mov r8, r8)
 800447c:	46bd      	mov	sp, r7
 800447e:	b006      	add	sp, #24
 8004480:	bd80      	pop	{r7, pc}
 8004482:	46c0      	nop			@ (mov r8, r8)
 8004484:	fe00e800 	.word	0xfe00e800
 8004488:	ffff0000 	.word	0xffff0000

0800448c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80044a8:	200b      	movs	r0, #11
 80044aa:	183b      	adds	r3, r7, r0
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	2141      	movs	r1, #65	@ 0x41
 80044b0:	5c52      	ldrb	r2, [r2, r1]
 80044b2:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2220      	movs	r2, #32
 80044ba:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80044bc:	183b      	adds	r3, r7, r0
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	2b21      	cmp	r3, #33	@ 0x21
 80044c2:	d003      	beq.n	80044cc <I2C_ITSlaveCplt+0x40>
 80044c4:	183b      	adds	r3, r7, r0
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	2b29      	cmp	r3, #41	@ 0x29
 80044ca:	d109      	bne.n	80044e0 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80044cc:	4ab0      	ldr	r2, [pc, #704]	@ (8004790 <I2C_ITSlaveCplt+0x304>)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	0011      	movs	r1, r2
 80044d2:	0018      	movs	r0, r3
 80044d4:	f000 fe6c 	bl	80051b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2221      	movs	r2, #33	@ 0x21
 80044dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80044de:	e020      	b.n	8004522 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80044e0:	220b      	movs	r2, #11
 80044e2:	18bb      	adds	r3, r7, r2
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	2b22      	cmp	r3, #34	@ 0x22
 80044e8:	d003      	beq.n	80044f2 <I2C_ITSlaveCplt+0x66>
 80044ea:	18bb      	adds	r3, r7, r2
 80044ec:	781b      	ldrb	r3, [r3, #0]
 80044ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80044f0:	d109      	bne.n	8004506 <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80044f2:	4aa8      	ldr	r2, [pc, #672]	@ (8004794 <I2C_ITSlaveCplt+0x308>)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	0011      	movs	r1, r2
 80044f8:	0018      	movs	r0, r3
 80044fa:	f000 fe59 	bl	80051b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2222      	movs	r2, #34	@ 0x22
 8004502:	631a      	str	r2, [r3, #48]	@ 0x30
 8004504:	e00d      	b.n	8004522 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004506:	230b      	movs	r3, #11
 8004508:	18fb      	adds	r3, r7, r3
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	2b28      	cmp	r3, #40	@ 0x28
 800450e:	d108      	bne.n	8004522 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004510:	4aa1      	ldr	r2, [pc, #644]	@ (8004798 <I2C_ITSlaveCplt+0x30c>)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	0011      	movs	r1, r2
 8004516:	0018      	movs	r0, r3
 8004518:	f000 fe4a 	bl	80051b0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2180      	movs	r1, #128	@ 0x80
 800452e:	0209      	lsls	r1, r1, #8
 8004530:	430a      	orrs	r2, r1
 8004532:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4997      	ldr	r1, [pc, #604]	@ (800479c <I2C_ITSlaveCplt+0x310>)
 8004540:	400a      	ands	r2, r1
 8004542:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	0018      	movs	r0, r3
 8004548:	f000 fab5 	bl	8004ab6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	0b9b      	lsrs	r3, r3, #14
 8004550:	001a      	movs	r2, r3
 8004552:	2301      	movs	r3, #1
 8004554:	4013      	ands	r3, r2
 8004556:	d013      	beq.n	8004580 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	498f      	ldr	r1, [pc, #572]	@ (80047a0 <I2C_ITSlaveCplt+0x314>)
 8004564:	400a      	ands	r2, r1
 8004566:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800456c:	2b00      	cmp	r3, #0
 800456e:	d020      	beq.n	80045b2 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	b29a      	uxth	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800457e:	e018      	b.n	80045b2 <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	0bdb      	lsrs	r3, r3, #15
 8004584:	001a      	movs	r2, r3
 8004586:	2301      	movs	r3, #1
 8004588:	4013      	ands	r3, r2
 800458a:	d012      	beq.n	80045b2 <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4983      	ldr	r1, [pc, #524]	@ (80047a4 <I2C_ITSlaveCplt+0x318>)
 8004598:	400a      	ands	r2, r1
 800459a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d006      	beq.n	80045b2 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	b29a      	uxth	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	089b      	lsrs	r3, r3, #2
 80045b6:	001a      	movs	r2, r3
 80045b8:	2301      	movs	r3, #1
 80045ba:	4013      	ands	r3, r2
 80045bc:	d020      	beq.n	8004600 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	2204      	movs	r2, #4
 80045c2:	4393      	bics	r3, r2
 80045c4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00c      	beq.n	8004600 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004604:	b29b      	uxth	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d005      	beq.n	8004616 <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800460e:	2204      	movs	r2, #4
 8004610:	431a      	orrs	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	091b      	lsrs	r3, r3, #4
 800461a:	001a      	movs	r2, r3
 800461c:	2301      	movs	r3, #1
 800461e:	4013      	ands	r3, r2
 8004620:	d051      	beq.n	80046c6 <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	091b      	lsrs	r3, r3, #4
 8004626:	001a      	movs	r2, r3
 8004628:	2301      	movs	r3, #1
 800462a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800462c:	d04b      	beq.n	80046c6 <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004632:	b29b      	uxth	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d12d      	bne.n	8004694 <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2241      	movs	r2, #65	@ 0x41
 800463c:	5c9b      	ldrb	r3, [r3, r2]
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b28      	cmp	r3, #40	@ 0x28
 8004642:	d10b      	bne.n	800465c <I2C_ITSlaveCplt+0x1d0>
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	2380      	movs	r3, #128	@ 0x80
 8004648:	049b      	lsls	r3, r3, #18
 800464a:	429a      	cmp	r2, r3
 800464c:	d106      	bne.n	800465c <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800464e:	697a      	ldr	r2, [r7, #20]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	0011      	movs	r1, r2
 8004654:	0018      	movs	r0, r3
 8004656:	f000 f8a9 	bl	80047ac <I2C_ITListenCplt>
 800465a:	e034      	b.n	80046c6 <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2241      	movs	r2, #65	@ 0x41
 8004660:	5c9b      	ldrb	r3, [r3, r2]
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b29      	cmp	r3, #41	@ 0x29
 8004666:	d110      	bne.n	800468a <I2C_ITSlaveCplt+0x1fe>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4a4f      	ldr	r2, [pc, #316]	@ (80047a8 <I2C_ITSlaveCplt+0x31c>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d00c      	beq.n	800468a <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2210      	movs	r2, #16
 8004676:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	0018      	movs	r0, r3
 800467c:	f000 fa1b 	bl	8004ab6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	0018      	movs	r0, r3
 8004684:	f7ff fdca 	bl	800421c <I2C_ITSlaveSeqCplt>
 8004688:	e01d      	b.n	80046c6 <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2210      	movs	r2, #16
 8004690:	61da      	str	r2, [r3, #28]
 8004692:	e018      	b.n	80046c6 <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2210      	movs	r2, #16
 800469a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a0:	2204      	movs	r2, #4
 80046a2:	431a      	orrs	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d004      	beq.n	80046b8 <I2C_ITSlaveCplt+0x22c>
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	2380      	movs	r3, #128	@ 0x80
 80046b2:	045b      	lsls	r3, r3, #17
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d106      	bne.n	80046c6 <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	0011      	movs	r1, r2
 80046c0:	0018      	movs	r0, r3
 80046c2:	f000 f8cd 	bl	8004860 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2242      	movs	r2, #66	@ 0x42
 80046ca:	2100      	movs	r1, #0
 80046cc:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d013      	beq.n	8004704 <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	0011      	movs	r1, r2
 80046e4:	0018      	movs	r0, r3
 80046e6:	f000 f8bb 	bl	8004860 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2241      	movs	r2, #65	@ 0x41
 80046ee:	5c9b      	ldrb	r3, [r3, r2]
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b28      	cmp	r3, #40	@ 0x28
 80046f4:	d147      	bne.n	8004786 <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	0011      	movs	r1, r2
 80046fc:	0018      	movs	r0, r3
 80046fe:	f000 f855 	bl	80047ac <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004702:	e040      	b.n	8004786 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004708:	4a27      	ldr	r2, [pc, #156]	@ (80047a8 <I2C_ITSlaveCplt+0x31c>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d016      	beq.n	800473c <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	0018      	movs	r0, r3
 8004712:	f7ff fd83 	bl	800421c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a23      	ldr	r2, [pc, #140]	@ (80047a8 <I2C_ITSlaveCplt+0x31c>)
 800471a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2241      	movs	r2, #65	@ 0x41
 8004720:	2120      	movs	r1, #32
 8004722:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2240      	movs	r2, #64	@ 0x40
 800472e:	2100      	movs	r1, #0
 8004730:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	0018      	movs	r0, r3
 8004736:	f7fc fe4f 	bl	80013d8 <HAL_I2C_ListenCpltCallback>
}
 800473a:	e024      	b.n	8004786 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2241      	movs	r2, #65	@ 0x41
 8004740:	5c9b      	ldrb	r3, [r3, r2]
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2b22      	cmp	r3, #34	@ 0x22
 8004746:	d10f      	bne.n	8004768 <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2241      	movs	r2, #65	@ 0x41
 800474c:	2120      	movs	r1, #32
 800474e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2240      	movs	r2, #64	@ 0x40
 800475a:	2100      	movs	r1, #0
 800475c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	0018      	movs	r0, r3
 8004762:	f7fc fe93 	bl	800148c <HAL_I2C_SlaveRxCpltCallback>
}
 8004766:	e00e      	b.n	8004786 <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2241      	movs	r2, #65	@ 0x41
 800476c:	2120      	movs	r1, #32
 800476e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2240      	movs	r2, #64	@ 0x40
 800477a:	2100      	movs	r1, #0
 800477c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	0018      	movs	r0, r3
 8004782:	f7fc fead 	bl	80014e0 <HAL_I2C_SlaveTxCpltCallback>
}
 8004786:	46c0      	nop			@ (mov r8, r8)
 8004788:	46bd      	mov	sp, r7
 800478a:	b006      	add	sp, #24
 800478c:	bd80      	pop	{r7, pc}
 800478e:	46c0      	nop			@ (mov r8, r8)
 8004790:	00008001 	.word	0x00008001
 8004794:	00008002 	.word	0x00008002
 8004798:	00008003 	.word	0x00008003
 800479c:	fe00e800 	.word	0xfe00e800
 80047a0:	ffffbfff 	.word	0xffffbfff
 80047a4:	ffff7fff 	.word	0xffff7fff
 80047a8:	ffff0000 	.word	0xffff0000

080047ac <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a27      	ldr	r2, [pc, #156]	@ (8004858 <I2C_ITListenCplt+0xac>)
 80047ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2241      	movs	r2, #65	@ 0x41
 80047c6:	2120      	movs	r1, #32
 80047c8:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2242      	movs	r2, #66	@ 0x42
 80047ce:	2100      	movs	r1, #0
 80047d0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	089b      	lsrs	r3, r3, #2
 80047dc:	001a      	movs	r2, r3
 80047de:	2301      	movs	r3, #1
 80047e0:	4013      	ands	r3, r2
 80047e2:	d022      	beq.n	800482a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ee:	b2d2      	uxtb	r2, r2
 80047f0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f6:	1c5a      	adds	r2, r3, #1
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004800:	2b00      	cmp	r3, #0
 8004802:	d012      	beq.n	800482a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004808:	3b01      	subs	r3, #1
 800480a:	b29a      	uxth	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004814:	b29b      	uxth	r3, r3
 8004816:	3b01      	subs	r3, #1
 8004818:	b29a      	uxth	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004822:	2204      	movs	r2, #4
 8004824:	431a      	orrs	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800482a:	4a0c      	ldr	r2, [pc, #48]	@ (800485c <I2C_ITListenCplt+0xb0>)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	0011      	movs	r1, r2
 8004830:	0018      	movs	r0, r3
 8004832:	f000 fcbd 	bl	80051b0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2210      	movs	r2, #16
 800483c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2240      	movs	r2, #64	@ 0x40
 8004842:	2100      	movs	r1, #0
 8004844:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	0018      	movs	r0, r3
 800484a:	f7fc fdc5 	bl	80013d8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800484e:	46c0      	nop			@ (mov r8, r8)
 8004850:	46bd      	mov	sp, r7
 8004852:	b002      	add	sp, #8
 8004854:	bd80      	pop	{r7, pc}
 8004856:	46c0      	nop			@ (mov r8, r8)
 8004858:	ffff0000 	.word	0xffff0000
 800485c:	00008003 	.word	0x00008003

08004860 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800486a:	200f      	movs	r0, #15
 800486c:	183b      	adds	r3, r7, r0
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	2141      	movs	r1, #65	@ 0x41
 8004872:	5c52      	ldrb	r2, [r2, r1]
 8004874:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2242      	movs	r2, #66	@ 0x42
 800487a:	2100      	movs	r1, #0
 800487c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a72      	ldr	r2, [pc, #456]	@ (8004a4c <I2C_ITError+0x1ec>)
 8004882:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	431a      	orrs	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004896:	183b      	adds	r3, r7, r0
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	2b28      	cmp	r3, #40	@ 0x28
 800489c:	d007      	beq.n	80048ae <I2C_ITError+0x4e>
 800489e:	183b      	adds	r3, r7, r0
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	2b29      	cmp	r3, #41	@ 0x29
 80048a4:	d003      	beq.n	80048ae <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80048a6:	183b      	adds	r3, r7, r0
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80048ac:	d10c      	bne.n	80048c8 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2103      	movs	r1, #3
 80048b2:	0018      	movs	r0, r3
 80048b4:	f000 fc7c 	bl	80051b0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2241      	movs	r2, #65	@ 0x41
 80048bc:	2128      	movs	r1, #40	@ 0x28
 80048be:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a63      	ldr	r2, [pc, #396]	@ (8004a50 <I2C_ITError+0x1f0>)
 80048c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80048c6:	e032      	b.n	800492e <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80048c8:	4a62      	ldr	r2, [pc, #392]	@ (8004a54 <I2C_ITError+0x1f4>)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	0011      	movs	r1, r2
 80048ce:	0018      	movs	r0, r3
 80048d0:	f000 fc6e 	bl	80051b0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	0018      	movs	r0, r3
 80048d8:	f000 f8ed 	bl	8004ab6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2241      	movs	r2, #65	@ 0x41
 80048e0:	5c9b      	ldrb	r3, [r3, r2]
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b60      	cmp	r3, #96	@ 0x60
 80048e6:	d01f      	beq.n	8004928 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2241      	movs	r2, #65	@ 0x41
 80048ec:	2120      	movs	r1, #32
 80048ee:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	2220      	movs	r2, #32
 80048f8:	4013      	ands	r3, r2
 80048fa:	2b20      	cmp	r3, #32
 80048fc:	d114      	bne.n	8004928 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	2210      	movs	r2, #16
 8004906:	4013      	ands	r3, r2
 8004908:	2b10      	cmp	r3, #16
 800490a:	d109      	bne.n	8004920 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2210      	movs	r2, #16
 8004912:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004918:	2204      	movs	r2, #4
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2220      	movs	r2, #32
 8004926:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004932:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004938:	2b00      	cmp	r3, #0
 800493a:	d03b      	beq.n	80049b4 <I2C_ITError+0x154>
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2b11      	cmp	r3, #17
 8004940:	d002      	beq.n	8004948 <I2C_ITError+0xe8>
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	2b21      	cmp	r3, #33	@ 0x21
 8004946:	d135      	bne.n	80049b4 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	2380      	movs	r3, #128	@ 0x80
 8004950:	01db      	lsls	r3, r3, #7
 8004952:	401a      	ands	r2, r3
 8004954:	2380      	movs	r3, #128	@ 0x80
 8004956:	01db      	lsls	r3, r3, #7
 8004958:	429a      	cmp	r2, r3
 800495a:	d107      	bne.n	800496c <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	493c      	ldr	r1, [pc, #240]	@ (8004a58 <I2C_ITError+0x1f8>)
 8004968:	400a      	ands	r2, r1
 800496a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004970:	0018      	movs	r0, r3
 8004972:	f7fe f8ec 	bl	8002b4e <HAL_DMA_GetState>
 8004976:	0003      	movs	r3, r0
 8004978:	2b01      	cmp	r3, #1
 800497a:	d016      	beq.n	80049aa <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004980:	4a36      	ldr	r2, [pc, #216]	@ (8004a5c <I2C_ITError+0x1fc>)
 8004982:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2240      	movs	r2, #64	@ 0x40
 8004988:	2100      	movs	r1, #0
 800498a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004990:	0018      	movs	r0, r3
 8004992:	f7fe f895 	bl	8002ac0 <HAL_DMA_Abort_IT>
 8004996:	1e03      	subs	r3, r0, #0
 8004998:	d051      	beq.n	8004a3e <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a4:	0018      	movs	r0, r3
 80049a6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80049a8:	e049      	b.n	8004a3e <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	0018      	movs	r0, r3
 80049ae:	f000 f859 	bl	8004a64 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80049b2:	e044      	b.n	8004a3e <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d03b      	beq.n	8004a34 <I2C_ITError+0x1d4>
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	2b12      	cmp	r3, #18
 80049c0:	d002      	beq.n	80049c8 <I2C_ITError+0x168>
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	2b22      	cmp	r3, #34	@ 0x22
 80049c6:	d135      	bne.n	8004a34 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	2380      	movs	r3, #128	@ 0x80
 80049d0:	021b      	lsls	r3, r3, #8
 80049d2:	401a      	ands	r2, r3
 80049d4:	2380      	movs	r3, #128	@ 0x80
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	429a      	cmp	r2, r3
 80049da:	d107      	bne.n	80049ec <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	491e      	ldr	r1, [pc, #120]	@ (8004a60 <I2C_ITError+0x200>)
 80049e8:	400a      	ands	r2, r1
 80049ea:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f0:	0018      	movs	r0, r3
 80049f2:	f7fe f8ac 	bl	8002b4e <HAL_DMA_GetState>
 80049f6:	0003      	movs	r3, r0
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d016      	beq.n	8004a2a <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a00:	4a16      	ldr	r2, [pc, #88]	@ (8004a5c <I2C_ITError+0x1fc>)
 8004a02:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2240      	movs	r2, #64	@ 0x40
 8004a08:	2100      	movs	r1, #0
 8004a0a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a10:	0018      	movs	r0, r3
 8004a12:	f7fe f855 	bl	8002ac0 <HAL_DMA_Abort_IT>
 8004a16:	1e03      	subs	r3, r0, #0
 8004a18:	d013      	beq.n	8004a42 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a24:	0018      	movs	r0, r3
 8004a26:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a28:	e00b      	b.n	8004a42 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	f000 f819 	bl	8004a64 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a32:	e006      	b.n	8004a42 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	0018      	movs	r0, r3
 8004a38:	f000 f814 	bl	8004a64 <I2C_TreatErrorCallback>
  }
}
 8004a3c:	e002      	b.n	8004a44 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004a3e:	46c0      	nop			@ (mov r8, r8)
 8004a40:	e000      	b.n	8004a44 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a42:	46c0      	nop			@ (mov r8, r8)
}
 8004a44:	46c0      	nop			@ (mov r8, r8)
 8004a46:	46bd      	mov	sp, r7
 8004a48:	b004      	add	sp, #16
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	ffff0000 	.word	0xffff0000
 8004a50:	08003749 	.word	0x08003749
 8004a54:	00008003 	.word	0x00008003
 8004a58:	ffffbfff 	.word	0xffffbfff
 8004a5c:	08004afb 	.word	0x08004afb
 8004a60:	ffff7fff 	.word	0xffff7fff

08004a64 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2241      	movs	r2, #65	@ 0x41
 8004a70:	5c9b      	ldrb	r3, [r3, r2]
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b60      	cmp	r3, #96	@ 0x60
 8004a76:	d10f      	bne.n	8004a98 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2241      	movs	r2, #65	@ 0x41
 8004a7c:	2120      	movs	r1, #32
 8004a7e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2240      	movs	r2, #64	@ 0x40
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	0018      	movs	r0, r3
 8004a92:	f7fe fe47 	bl	8003724 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a96:	e00a      	b.n	8004aae <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2240      	movs	r2, #64	@ 0x40
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	f7fc fd21 	bl	80014f0 <HAL_I2C_ErrorCallback>
}
 8004aae:	46c0      	nop			@ (mov r8, r8)
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	b002      	add	sp, #8
 8004ab4:	bd80      	pop	{r7, pc}

08004ab6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004ab6:	b580      	push	{r7, lr}
 8004ab8:	b082      	sub	sp, #8
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d103      	bne.n	8004ad4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	2201      	movs	r2, #1
 8004adc:	4013      	ands	r3, r2
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d007      	beq.n	8004af2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	699a      	ldr	r2, [r3, #24]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2101      	movs	r1, #1
 8004aee:	430a      	orrs	r2, r1
 8004af0:	619a      	str	r2, [r3, #24]
  }
}
 8004af2:	46c0      	nop			@ (mov r8, r8)
 8004af4:	46bd      	mov	sp, r7
 8004af6:	b002      	add	sp, #8
 8004af8:	bd80      	pop	{r7, pc}

08004afa <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b084      	sub	sp, #16
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d003      	beq.n	8004b18 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b14:	2200      	movs	r2, #0
 8004b16:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d003      	beq.n	8004b28 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b24:	2200      	movs	r2, #0
 8004b26:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	0018      	movs	r0, r3
 8004b2c:	f7ff ff9a 	bl	8004a64 <I2C_TreatErrorCallback>
}
 8004b30:	46c0      	nop			@ (mov r8, r8)
 8004b32:	46bd      	mov	sp, r7
 8004b34:	b004      	add	sp, #16
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	603b      	str	r3, [r7, #0]
 8004b44:	1dfb      	adds	r3, r7, #7
 8004b46:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b48:	e03a      	b.n	8004bc0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b4a:	69ba      	ldr	r2, [r7, #24]
 8004b4c:	6839      	ldr	r1, [r7, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	0018      	movs	r0, r3
 8004b52:	f000 f971 	bl	8004e38 <I2C_IsErrorOccurred>
 8004b56:	1e03      	subs	r3, r0, #0
 8004b58:	d001      	beq.n	8004b5e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e040      	b.n	8004be0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	3301      	adds	r3, #1
 8004b62:	d02d      	beq.n	8004bc0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b64:	f7fd fda6 	bl	80026b4 <HAL_GetTick>
 8004b68:	0002      	movs	r2, r0
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d302      	bcc.n	8004b7a <I2C_WaitOnFlagUntilTimeout+0x42>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d122      	bne.n	8004bc0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	4013      	ands	r3, r2
 8004b84:	68ba      	ldr	r2, [r7, #8]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	425a      	negs	r2, r3
 8004b8a:	4153      	adcs	r3, r2
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	001a      	movs	r2, r3
 8004b90:	1dfb      	adds	r3, r7, #7
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d113      	bne.n	8004bc0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	431a      	orrs	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2241      	movs	r2, #65	@ 0x41
 8004ba8:	2120      	movs	r1, #32
 8004baa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2242      	movs	r2, #66	@ 0x42
 8004bb0:	2100      	movs	r1, #0
 8004bb2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2240      	movs	r2, #64	@ 0x40
 8004bb8:	2100      	movs	r1, #0
 8004bba:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e00f      	b.n	8004be0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	68ba      	ldr	r2, [r7, #8]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	425a      	negs	r2, r3
 8004bd0:	4153      	adcs	r3, r2
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	001a      	movs	r2, r3
 8004bd6:	1dfb      	adds	r3, r7, #7
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d0b5      	beq.n	8004b4a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	0018      	movs	r0, r3
 8004be2:	46bd      	mov	sp, r7
 8004be4:	b004      	add	sp, #16
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004bf4:	e032      	b.n	8004c5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	68b9      	ldr	r1, [r7, #8]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	0018      	movs	r0, r3
 8004bfe:	f000 f91b 	bl	8004e38 <I2C_IsErrorOccurred>
 8004c02:	1e03      	subs	r3, r0, #0
 8004c04:	d001      	beq.n	8004c0a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e030      	b.n	8004c6c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	d025      	beq.n	8004c5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c10:	f7fd fd50 	bl	80026b4 <HAL_GetTick>
 8004c14:	0002      	movs	r2, r0
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	68ba      	ldr	r2, [r7, #8]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d302      	bcc.n	8004c26 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d11a      	bne.n	8004c5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	2202      	movs	r2, #2
 8004c2e:	4013      	ands	r3, r2
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d013      	beq.n	8004c5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c38:	2220      	movs	r2, #32
 8004c3a:	431a      	orrs	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2241      	movs	r2, #65	@ 0x41
 8004c44:	2120      	movs	r1, #32
 8004c46:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2242      	movs	r2, #66	@ 0x42
 8004c4c:	2100      	movs	r1, #0
 8004c4e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2240      	movs	r2, #64	@ 0x40
 8004c54:	2100      	movs	r1, #0
 8004c56:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e007      	b.n	8004c6c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	2202      	movs	r2, #2
 8004c64:	4013      	ands	r3, r2
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d1c5      	bne.n	8004bf6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	0018      	movs	r0, r3
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	b004      	add	sp, #16
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c80:	e02f      	b.n	8004ce2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	68b9      	ldr	r1, [r7, #8]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	0018      	movs	r0, r3
 8004c8a:	f000 f8d5 	bl	8004e38 <I2C_IsErrorOccurred>
 8004c8e:	1e03      	subs	r3, r0, #0
 8004c90:	d001      	beq.n	8004c96 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e02d      	b.n	8004cf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c96:	f7fd fd0d 	bl	80026b4 <HAL_GetTick>
 8004c9a:	0002      	movs	r2, r0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d302      	bcc.n	8004cac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d11a      	bne.n	8004ce2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	2b20      	cmp	r3, #32
 8004cb8:	d013      	beq.n	8004ce2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cbe:	2220      	movs	r2, #32
 8004cc0:	431a      	orrs	r2, r3
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2241      	movs	r2, #65	@ 0x41
 8004cca:	2120      	movs	r1, #32
 8004ccc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2242      	movs	r2, #66	@ 0x42
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2240      	movs	r2, #64	@ 0x40
 8004cda:	2100      	movs	r1, #0
 8004cdc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e007      	b.n	8004cf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	2220      	movs	r2, #32
 8004cea:	4013      	ands	r3, r2
 8004cec:	2b20      	cmp	r3, #32
 8004cee:	d1c8      	bne.n	8004c82 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	0018      	movs	r0, r3
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	b004      	add	sp, #16
 8004cf8:	bd80      	pop	{r7, pc}
	...

08004cfc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d08:	2317      	movs	r3, #23
 8004d0a:	18fb      	adds	r3, r7, r3
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004d10:	e07b      	b.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	68b9      	ldr	r1, [r7, #8]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	0018      	movs	r0, r3
 8004d1a:	f000 f88d 	bl	8004e38 <I2C_IsErrorOccurred>
 8004d1e:	1e03      	subs	r3, r0, #0
 8004d20:	d003      	beq.n	8004d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8004d22:	2317      	movs	r3, #23
 8004d24:	18fb      	adds	r3, r7, r3
 8004d26:	2201      	movs	r2, #1
 8004d28:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	2220      	movs	r2, #32
 8004d32:	4013      	ands	r3, r2
 8004d34:	2b20      	cmp	r3, #32
 8004d36:	d140      	bne.n	8004dba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8004d38:	2117      	movs	r1, #23
 8004d3a:	187b      	adds	r3, r7, r1
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d13b      	bne.n	8004dba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	2204      	movs	r2, #4
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	2b04      	cmp	r3, #4
 8004d4e:	d106      	bne.n	8004d5e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d002      	beq.n	8004d5e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004d58:	187b      	adds	r3, r7, r1
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	2210      	movs	r2, #16
 8004d66:	4013      	ands	r3, r2
 8004d68:	2b10      	cmp	r3, #16
 8004d6a:	d123      	bne.n	8004db4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2210      	movs	r2, #16
 8004d72:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2204      	movs	r2, #4
 8004d78:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2220      	movs	r2, #32
 8004d80:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4929      	ldr	r1, [pc, #164]	@ (8004e34 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8004d8e:	400a      	ands	r2, r1
 8004d90:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2241      	movs	r2, #65	@ 0x41
 8004d96:	2120      	movs	r1, #32
 8004d98:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2242      	movs	r2, #66	@ 0x42
 8004d9e:	2100      	movs	r1, #0
 8004da0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2240      	movs	r2, #64	@ 0x40
 8004da6:	2100      	movs	r1, #0
 8004da8:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004daa:	2317      	movs	r3, #23
 8004dac:	18fb      	adds	r3, r7, r3
 8004dae:	2201      	movs	r2, #1
 8004db0:	701a      	strb	r2, [r3, #0]
 8004db2:	e002      	b.n	8004dba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004dba:	f7fd fc7b 	bl	80026b4 <HAL_GetTick>
 8004dbe:	0002      	movs	r2, r0
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d302      	bcc.n	8004dd0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d11c      	bne.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8004dd0:	2017      	movs	r0, #23
 8004dd2:	183b      	adds	r3, r7, r0
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d117      	bne.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	699b      	ldr	r3, [r3, #24]
 8004de0:	2204      	movs	r2, #4
 8004de2:	4013      	ands	r3, r2
 8004de4:	2b04      	cmp	r3, #4
 8004de6:	d010      	beq.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dec:	2220      	movs	r2, #32
 8004dee:	431a      	orrs	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2241      	movs	r2, #65	@ 0x41
 8004df8:	2120      	movs	r1, #32
 8004dfa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2240      	movs	r2, #64	@ 0x40
 8004e00:	2100      	movs	r1, #0
 8004e02:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004e04:	183b      	adds	r3, r7, r0
 8004e06:	2201      	movs	r2, #1
 8004e08:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	2204      	movs	r2, #4
 8004e12:	4013      	ands	r3, r2
 8004e14:	2b04      	cmp	r3, #4
 8004e16:	d005      	beq.n	8004e24 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004e18:	2317      	movs	r3, #23
 8004e1a:	18fb      	adds	r3, r7, r3
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d100      	bne.n	8004e24 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004e22:	e776      	b.n	8004d12 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8004e24:	2317      	movs	r3, #23
 8004e26:	18fb      	adds	r3, r7, r3
 8004e28:	781b      	ldrb	r3, [r3, #0]
}
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	b006      	add	sp, #24
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	46c0      	nop			@ (mov r8, r8)
 8004e34:	fe00e800 	.word	0xfe00e800

08004e38 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b08a      	sub	sp, #40	@ 0x28
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e44:	2327      	movs	r3, #39	@ 0x27
 8004e46:	18fb      	adds	r3, r7, r3
 8004e48:	2200      	movs	r2, #0
 8004e4a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004e54:	2300      	movs	r3, #0
 8004e56:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	2210      	movs	r2, #16
 8004e60:	4013      	ands	r3, r2
 8004e62:	d100      	bne.n	8004e66 <I2C_IsErrorOccurred+0x2e>
 8004e64:	e079      	b.n	8004f5a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2210      	movs	r2, #16
 8004e6c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e6e:	e057      	b.n	8004f20 <I2C_IsErrorOccurred+0xe8>
 8004e70:	2227      	movs	r2, #39	@ 0x27
 8004e72:	18bb      	adds	r3, r7, r2
 8004e74:	18ba      	adds	r2, r7, r2
 8004e76:	7812      	ldrb	r2, [r2, #0]
 8004e78:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	d04f      	beq.n	8004f20 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e80:	f7fd fc18 	bl	80026b4 <HAL_GetTick>
 8004e84:	0002      	movs	r2, r0
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	68ba      	ldr	r2, [r7, #8]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d302      	bcc.n	8004e96 <I2C_IsErrorOccurred+0x5e>
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d144      	bne.n	8004f20 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	2380      	movs	r3, #128	@ 0x80
 8004e9e:	01db      	lsls	r3, r3, #7
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004ea4:	2013      	movs	r0, #19
 8004ea6:	183b      	adds	r3, r7, r0
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	2142      	movs	r1, #66	@ 0x42
 8004eac:	5c52      	ldrb	r2, [r2, r1]
 8004eae:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	699a      	ldr	r2, [r3, #24]
 8004eb6:	2380      	movs	r3, #128	@ 0x80
 8004eb8:	021b      	lsls	r3, r3, #8
 8004eba:	401a      	ands	r2, r3
 8004ebc:	2380      	movs	r3, #128	@ 0x80
 8004ebe:	021b      	lsls	r3, r3, #8
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d126      	bne.n	8004f12 <I2C_IsErrorOccurred+0xda>
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	2380      	movs	r3, #128	@ 0x80
 8004ec8:	01db      	lsls	r3, r3, #7
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d021      	beq.n	8004f12 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8004ece:	183b      	adds	r3, r7, r0
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d01d      	beq.n	8004f12 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	685a      	ldr	r2, [r3, #4]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2180      	movs	r1, #128	@ 0x80
 8004ee2:	01c9      	lsls	r1, r1, #7
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004ee8:	f7fd fbe4 	bl	80026b4 <HAL_GetTick>
 8004eec:	0003      	movs	r3, r0
 8004eee:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ef0:	e00f      	b.n	8004f12 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004ef2:	f7fd fbdf 	bl	80026b4 <HAL_GetTick>
 8004ef6:	0002      	movs	r2, r0
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	2b19      	cmp	r3, #25
 8004efe:	d908      	bls.n	8004f12 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004f00:	6a3b      	ldr	r3, [r7, #32]
 8004f02:	2220      	movs	r2, #32
 8004f04:	4313      	orrs	r3, r2
 8004f06:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004f08:	2327      	movs	r3, #39	@ 0x27
 8004f0a:	18fb      	adds	r3, r7, r3
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	701a      	strb	r2, [r3, #0]

              break;
 8004f10:	e006      	b.n	8004f20 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	2220      	movs	r2, #32
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	2b20      	cmp	r3, #32
 8004f1e:	d1e8      	bne.n	8004ef2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	2220      	movs	r2, #32
 8004f28:	4013      	ands	r3, r2
 8004f2a:	2b20      	cmp	r3, #32
 8004f2c:	d004      	beq.n	8004f38 <I2C_IsErrorOccurred+0x100>
 8004f2e:	2327      	movs	r3, #39	@ 0x27
 8004f30:	18fb      	adds	r3, r7, r3
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d09b      	beq.n	8004e70 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004f38:	2327      	movs	r3, #39	@ 0x27
 8004f3a:	18fb      	adds	r3, r7, r3
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d103      	bne.n	8004f4a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2220      	movs	r2, #32
 8004f48:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004f4a:	6a3b      	ldr	r3, [r7, #32]
 8004f4c:	2204      	movs	r2, #4
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004f52:	2327      	movs	r3, #39	@ 0x27
 8004f54:	18fb      	adds	r3, r7, r3
 8004f56:	2201      	movs	r2, #1
 8004f58:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	2380      	movs	r3, #128	@ 0x80
 8004f66:	005b      	lsls	r3, r3, #1
 8004f68:	4013      	ands	r3, r2
 8004f6a:	d00c      	beq.n	8004f86 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004f6c:	6a3b      	ldr	r3, [r7, #32]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	4313      	orrs	r3, r2
 8004f72:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2280      	movs	r2, #128	@ 0x80
 8004f7a:	0052      	lsls	r2, r2, #1
 8004f7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f7e:	2327      	movs	r3, #39	@ 0x27
 8004f80:	18fb      	adds	r3, r7, r3
 8004f82:	2201      	movs	r2, #1
 8004f84:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004f86:	69ba      	ldr	r2, [r7, #24]
 8004f88:	2380      	movs	r3, #128	@ 0x80
 8004f8a:	00db      	lsls	r3, r3, #3
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	d00c      	beq.n	8004faa <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004f90:	6a3b      	ldr	r3, [r7, #32]
 8004f92:	2208      	movs	r2, #8
 8004f94:	4313      	orrs	r3, r2
 8004f96:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2280      	movs	r2, #128	@ 0x80
 8004f9e:	00d2      	lsls	r2, r2, #3
 8004fa0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fa2:	2327      	movs	r3, #39	@ 0x27
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004faa:	69ba      	ldr	r2, [r7, #24]
 8004fac:	2380      	movs	r3, #128	@ 0x80
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	d00c      	beq.n	8004fce <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004fb4:	6a3b      	ldr	r3, [r7, #32]
 8004fb6:	2202      	movs	r2, #2
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2280      	movs	r2, #128	@ 0x80
 8004fc2:	0092      	lsls	r2, r2, #2
 8004fc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fc6:	2327      	movs	r3, #39	@ 0x27
 8004fc8:	18fb      	adds	r3, r7, r3
 8004fca:	2201      	movs	r2, #1
 8004fcc:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004fce:	2327      	movs	r3, #39	@ 0x27
 8004fd0:	18fb      	adds	r3, r7, r3
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d01d      	beq.n	8005014 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	0018      	movs	r0, r3
 8004fdc:	f7ff fd6b 	bl	8004ab6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685a      	ldr	r2, [r3, #4]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	490e      	ldr	r1, [pc, #56]	@ (8005024 <I2C_IsErrorOccurred+0x1ec>)
 8004fec:	400a      	ands	r2, r1
 8004fee:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ff4:	6a3b      	ldr	r3, [r7, #32]
 8004ff6:	431a      	orrs	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2241      	movs	r2, #65	@ 0x41
 8005000:	2120      	movs	r1, #32
 8005002:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2242      	movs	r2, #66	@ 0x42
 8005008:	2100      	movs	r1, #0
 800500a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2240      	movs	r2, #64	@ 0x40
 8005010:	2100      	movs	r1, #0
 8005012:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005014:	2327      	movs	r3, #39	@ 0x27
 8005016:	18fb      	adds	r3, r7, r3
 8005018:	781b      	ldrb	r3, [r3, #0]
}
 800501a:	0018      	movs	r0, r3
 800501c:	46bd      	mov	sp, r7
 800501e:	b00a      	add	sp, #40	@ 0x28
 8005020:	bd80      	pop	{r7, pc}
 8005022:	46c0      	nop			@ (mov r8, r8)
 8005024:	fe00e800 	.word	0xfe00e800

08005028 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005028:	b590      	push	{r4, r7, lr}
 800502a:	b087      	sub	sp, #28
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	0008      	movs	r0, r1
 8005032:	0011      	movs	r1, r2
 8005034:	607b      	str	r3, [r7, #4]
 8005036:	240a      	movs	r4, #10
 8005038:	193b      	adds	r3, r7, r4
 800503a:	1c02      	adds	r2, r0, #0
 800503c:	801a      	strh	r2, [r3, #0]
 800503e:	2009      	movs	r0, #9
 8005040:	183b      	adds	r3, r7, r0
 8005042:	1c0a      	adds	r2, r1, #0
 8005044:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005046:	193b      	adds	r3, r7, r4
 8005048:	881b      	ldrh	r3, [r3, #0]
 800504a:	059b      	lsls	r3, r3, #22
 800504c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800504e:	183b      	adds	r3, r7, r0
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	0419      	lsls	r1, r3, #16
 8005054:	23ff      	movs	r3, #255	@ 0xff
 8005056:	041b      	lsls	r3, r3, #16
 8005058:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800505a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005062:	4313      	orrs	r3, r2
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	085b      	lsrs	r3, r3, #1
 8005068:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005072:	0d51      	lsrs	r1, r2, #21
 8005074:	2280      	movs	r2, #128	@ 0x80
 8005076:	00d2      	lsls	r2, r2, #3
 8005078:	400a      	ands	r2, r1
 800507a:	4907      	ldr	r1, [pc, #28]	@ (8005098 <I2C_TransferConfig+0x70>)
 800507c:	430a      	orrs	r2, r1
 800507e:	43d2      	mvns	r2, r2
 8005080:	401a      	ands	r2, r3
 8005082:	0011      	movs	r1, r2
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	430a      	orrs	r2, r1
 800508c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800508e:	46c0      	nop			@ (mov r8, r8)
 8005090:	46bd      	mov	sp, r7
 8005092:	b007      	add	sp, #28
 8005094:	bd90      	pop	{r4, r7, pc}
 8005096:	46c0      	nop			@ (mov r8, r8)
 8005098:	03ff63ff 	.word	0x03ff63ff

0800509c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	000a      	movs	r2, r1
 80050a6:	1cbb      	adds	r3, r7, #2
 80050a8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050b2:	4b3c      	ldr	r3, [pc, #240]	@ (80051a4 <I2C_Enable_IRQ+0x108>)
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d035      	beq.n	8005124 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80050bc:	4b3a      	ldr	r3, [pc, #232]	@ (80051a8 <I2C_Enable_IRQ+0x10c>)
 80050be:	429a      	cmp	r2, r3
 80050c0:	d030      	beq.n	8005124 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80050c6:	4b39      	ldr	r3, [pc, #228]	@ (80051ac <I2C_Enable_IRQ+0x110>)
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d02b      	beq.n	8005124 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80050cc:	1cbb      	adds	r3, r7, #2
 80050ce:	2200      	movs	r2, #0
 80050d0:	5e9b      	ldrsh	r3, [r3, r2]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	da03      	bge.n	80050de <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	22b8      	movs	r2, #184	@ 0xb8
 80050da:	4313      	orrs	r3, r2
 80050dc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80050de:	1cbb      	adds	r3, r7, #2
 80050e0:	881b      	ldrh	r3, [r3, #0]
 80050e2:	2201      	movs	r2, #1
 80050e4:	4013      	ands	r3, r2
 80050e6:	d003      	beq.n	80050f0 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	22f2      	movs	r2, #242	@ 0xf2
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80050f0:	1cbb      	adds	r3, r7, #2
 80050f2:	881b      	ldrh	r3, [r3, #0]
 80050f4:	2202      	movs	r2, #2
 80050f6:	4013      	ands	r3, r2
 80050f8:	d003      	beq.n	8005102 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	22f4      	movs	r2, #244	@ 0xf4
 80050fe:	4313      	orrs	r3, r2
 8005100:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005102:	1cbb      	adds	r3, r7, #2
 8005104:	881b      	ldrh	r3, [r3, #0]
 8005106:	2b10      	cmp	r3, #16
 8005108:	d103      	bne.n	8005112 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2290      	movs	r2, #144	@ 0x90
 800510e:	4313      	orrs	r3, r2
 8005110:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005112:	1cbb      	adds	r3, r7, #2
 8005114:	881b      	ldrh	r3, [r3, #0]
 8005116:	2b20      	cmp	r3, #32
 8005118:	d137      	bne.n	800518a <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2220      	movs	r2, #32
 800511e:	4313      	orrs	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005122:	e032      	b.n	800518a <I2C_Enable_IRQ+0xee>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005124:	1cbb      	adds	r3, r7, #2
 8005126:	2200      	movs	r2, #0
 8005128:	5e9b      	ldrsh	r3, [r3, r2]
 800512a:	2b00      	cmp	r3, #0
 800512c:	da03      	bge.n	8005136 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	22b8      	movs	r2, #184	@ 0xb8
 8005132:	4313      	orrs	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005136:	1cbb      	adds	r3, r7, #2
 8005138:	881b      	ldrh	r3, [r3, #0]
 800513a:	2201      	movs	r2, #1
 800513c:	4013      	ands	r3, r2
 800513e:	d003      	beq.n	8005148 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	22f2      	movs	r2, #242	@ 0xf2
 8005144:	4313      	orrs	r3, r2
 8005146:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005148:	1cbb      	adds	r3, r7, #2
 800514a:	881b      	ldrh	r3, [r3, #0]
 800514c:	2202      	movs	r2, #2
 800514e:	4013      	ands	r3, r2
 8005150:	d003      	beq.n	800515a <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	22f4      	movs	r2, #244	@ 0xf4
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800515a:	1cbb      	adds	r3, r7, #2
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	2b10      	cmp	r3, #16
 8005160:	d103      	bne.n	800516a <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2290      	movs	r2, #144	@ 0x90
 8005166:	4313      	orrs	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800516a:	1cbb      	adds	r3, r7, #2
 800516c:	881b      	ldrh	r3, [r3, #0]
 800516e:	2b20      	cmp	r3, #32
 8005170:	d103      	bne.n	800517a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2260      	movs	r2, #96	@ 0x60
 8005176:	4313      	orrs	r3, r2
 8005178:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800517a:	1cbb      	adds	r3, r7, #2
 800517c:	881b      	ldrh	r3, [r3, #0]
 800517e:	2b40      	cmp	r3, #64	@ 0x40
 8005180:	d103      	bne.n	800518a <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2240      	movs	r2, #64	@ 0x40
 8005186:	4313      	orrs	r3, r2
 8005188:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6819      	ldr	r1, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	430a      	orrs	r2, r1
 8005198:	601a      	str	r2, [r3, #0]
}
 800519a:	46c0      	nop			@ (mov r8, r8)
 800519c:	46bd      	mov	sp, r7
 800519e:	b004      	add	sp, #16
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	46c0      	nop			@ (mov r8, r8)
 80051a4:	08003971 	.word	0x08003971
 80051a8:	08003e61 	.word	0x08003e61
 80051ac:	08003ba5 	.word	0x08003ba5

080051b0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	000a      	movs	r2, r1
 80051ba:	1cbb      	adds	r3, r7, #2
 80051bc:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80051be:	2300      	movs	r3, #0
 80051c0:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80051c2:	1cbb      	adds	r3, r7, #2
 80051c4:	881b      	ldrh	r3, [r3, #0]
 80051c6:	2201      	movs	r2, #1
 80051c8:	4013      	ands	r3, r2
 80051ca:	d010      	beq.n	80051ee <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2242      	movs	r2, #66	@ 0x42
 80051d0:	4313      	orrs	r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2241      	movs	r2, #65	@ 0x41
 80051d8:	5c9b      	ldrb	r3, [r3, r2]
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	001a      	movs	r2, r3
 80051de:	2328      	movs	r3, #40	@ 0x28
 80051e0:	4013      	ands	r3, r2
 80051e2:	2b28      	cmp	r3, #40	@ 0x28
 80051e4:	d003      	beq.n	80051ee <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	22b0      	movs	r2, #176	@ 0xb0
 80051ea:	4313      	orrs	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80051ee:	1cbb      	adds	r3, r7, #2
 80051f0:	881b      	ldrh	r3, [r3, #0]
 80051f2:	2202      	movs	r2, #2
 80051f4:	4013      	ands	r3, r2
 80051f6:	d010      	beq.n	800521a <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2244      	movs	r2, #68	@ 0x44
 80051fc:	4313      	orrs	r3, r2
 80051fe:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2241      	movs	r2, #65	@ 0x41
 8005204:	5c9b      	ldrb	r3, [r3, r2]
 8005206:	b2db      	uxtb	r3, r3
 8005208:	001a      	movs	r2, r3
 800520a:	2328      	movs	r3, #40	@ 0x28
 800520c:	4013      	ands	r3, r2
 800520e:	2b28      	cmp	r3, #40	@ 0x28
 8005210:	d003      	beq.n	800521a <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	22b0      	movs	r2, #176	@ 0xb0
 8005216:	4313      	orrs	r3, r2
 8005218:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800521a:	1cbb      	adds	r3, r7, #2
 800521c:	2200      	movs	r2, #0
 800521e:	5e9b      	ldrsh	r3, [r3, r2]
 8005220:	2b00      	cmp	r3, #0
 8005222:	da03      	bge.n	800522c <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	22b8      	movs	r2, #184	@ 0xb8
 8005228:	4313      	orrs	r3, r2
 800522a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800522c:	1cbb      	adds	r3, r7, #2
 800522e:	881b      	ldrh	r3, [r3, #0]
 8005230:	2b10      	cmp	r3, #16
 8005232:	d103      	bne.n	800523c <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2290      	movs	r2, #144	@ 0x90
 8005238:	4313      	orrs	r3, r2
 800523a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800523c:	1cbb      	adds	r3, r7, #2
 800523e:	881b      	ldrh	r3, [r3, #0]
 8005240:	2b20      	cmp	r3, #32
 8005242:	d103      	bne.n	800524c <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2220      	movs	r2, #32
 8005248:	4313      	orrs	r3, r2
 800524a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800524c:	1cbb      	adds	r3, r7, #2
 800524e:	881b      	ldrh	r3, [r3, #0]
 8005250:	2b40      	cmp	r3, #64	@ 0x40
 8005252:	d103      	bne.n	800525c <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2240      	movs	r2, #64	@ 0x40
 8005258:	4313      	orrs	r3, r2
 800525a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	43d9      	mvns	r1, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	400a      	ands	r2, r1
 800526c:	601a      	str	r2, [r3, #0]
}
 800526e:	46c0      	nop			@ (mov r8, r8)
 8005270:	46bd      	mov	sp, r7
 8005272:	b004      	add	sp, #16
 8005274:	bd80      	pop	{r7, pc}
	...

08005278 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2241      	movs	r2, #65	@ 0x41
 8005286:	5c9b      	ldrb	r3, [r3, r2]
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b20      	cmp	r3, #32
 800528c:	d138      	bne.n	8005300 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2240      	movs	r2, #64	@ 0x40
 8005292:	5c9b      	ldrb	r3, [r3, r2]
 8005294:	2b01      	cmp	r3, #1
 8005296:	d101      	bne.n	800529c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005298:	2302      	movs	r3, #2
 800529a:	e032      	b.n	8005302 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2240      	movs	r2, #64	@ 0x40
 80052a0:	2101      	movs	r1, #1
 80052a2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2241      	movs	r2, #65	@ 0x41
 80052a8:	2124      	movs	r1, #36	@ 0x24
 80052aa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2101      	movs	r1, #1
 80052b8:	438a      	bics	r2, r1
 80052ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4911      	ldr	r1, [pc, #68]	@ (800530c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80052c8:	400a      	ands	r2, r1
 80052ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6819      	ldr	r1, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	683a      	ldr	r2, [r7, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2101      	movs	r1, #1
 80052e8:	430a      	orrs	r2, r1
 80052ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2241      	movs	r2, #65	@ 0x41
 80052f0:	2120      	movs	r1, #32
 80052f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2240      	movs	r2, #64	@ 0x40
 80052f8:	2100      	movs	r1, #0
 80052fa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80052fc:	2300      	movs	r3, #0
 80052fe:	e000      	b.n	8005302 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005300:	2302      	movs	r3, #2
  }
}
 8005302:	0018      	movs	r0, r3
 8005304:	46bd      	mov	sp, r7
 8005306:	b002      	add	sp, #8
 8005308:	bd80      	pop	{r7, pc}
 800530a:	46c0      	nop			@ (mov r8, r8)
 800530c:	ffffefff 	.word	0xffffefff

08005310 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2241      	movs	r2, #65	@ 0x41
 800531e:	5c9b      	ldrb	r3, [r3, r2]
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b20      	cmp	r3, #32
 8005324:	d139      	bne.n	800539a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2240      	movs	r2, #64	@ 0x40
 800532a:	5c9b      	ldrb	r3, [r3, r2]
 800532c:	2b01      	cmp	r3, #1
 800532e:	d101      	bne.n	8005334 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005330:	2302      	movs	r3, #2
 8005332:	e033      	b.n	800539c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2240      	movs	r2, #64	@ 0x40
 8005338:	2101      	movs	r1, #1
 800533a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2241      	movs	r2, #65	@ 0x41
 8005340:	2124      	movs	r1, #36	@ 0x24
 8005342:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2101      	movs	r1, #1
 8005350:	438a      	bics	r2, r1
 8005352:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	4a11      	ldr	r2, [pc, #68]	@ (80053a4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005360:	4013      	ands	r3, r2
 8005362:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	021b      	lsls	r3, r3, #8
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	4313      	orrs	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2101      	movs	r1, #1
 8005382:	430a      	orrs	r2, r1
 8005384:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2241      	movs	r2, #65	@ 0x41
 800538a:	2120      	movs	r1, #32
 800538c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2240      	movs	r2, #64	@ 0x40
 8005392:	2100      	movs	r1, #0
 8005394:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005396:	2300      	movs	r3, #0
 8005398:	e000      	b.n	800539c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800539a:	2302      	movs	r3, #2
  }
}
 800539c:	0018      	movs	r0, r3
 800539e:	46bd      	mov	sp, r7
 80053a0:	b004      	add	sp, #16
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	fffff0ff 	.word	0xfffff0ff

080053a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053a8:	b5b0      	push	{r4, r5, r7, lr}
 80053aa:	b08a      	sub	sp, #40	@ 0x28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d102      	bne.n	80053bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	f000 fbbf 	bl	8005b3a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053bc:	4bc9      	ldr	r3, [pc, #804]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	220c      	movs	r2, #12
 80053c2:	4013      	ands	r3, r2
 80053c4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053c6:	4bc7      	ldr	r3, [pc, #796]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80053c8:	68da      	ldr	r2, [r3, #12]
 80053ca:	2380      	movs	r3, #128	@ 0x80
 80053cc:	025b      	lsls	r3, r3, #9
 80053ce:	4013      	ands	r3, r2
 80053d0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2201      	movs	r2, #1
 80053d8:	4013      	ands	r3, r2
 80053da:	d100      	bne.n	80053de <HAL_RCC_OscConfig+0x36>
 80053dc:	e07e      	b.n	80054dc <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	2b08      	cmp	r3, #8
 80053e2:	d007      	beq.n	80053f4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	2b0c      	cmp	r3, #12
 80053e8:	d112      	bne.n	8005410 <HAL_RCC_OscConfig+0x68>
 80053ea:	69ba      	ldr	r2, [r7, #24]
 80053ec:	2380      	movs	r3, #128	@ 0x80
 80053ee:	025b      	lsls	r3, r3, #9
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d10d      	bne.n	8005410 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053f4:	4bbb      	ldr	r3, [pc, #748]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	2380      	movs	r3, #128	@ 0x80
 80053fa:	029b      	lsls	r3, r3, #10
 80053fc:	4013      	ands	r3, r2
 80053fe:	d100      	bne.n	8005402 <HAL_RCC_OscConfig+0x5a>
 8005400:	e06b      	b.n	80054da <HAL_RCC_OscConfig+0x132>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d167      	bne.n	80054da <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	f000 fb95 	bl	8005b3a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685a      	ldr	r2, [r3, #4]
 8005414:	2380      	movs	r3, #128	@ 0x80
 8005416:	025b      	lsls	r3, r3, #9
 8005418:	429a      	cmp	r2, r3
 800541a:	d107      	bne.n	800542c <HAL_RCC_OscConfig+0x84>
 800541c:	4bb1      	ldr	r3, [pc, #708]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	4bb0      	ldr	r3, [pc, #704]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005422:	2180      	movs	r1, #128	@ 0x80
 8005424:	0249      	lsls	r1, r1, #9
 8005426:	430a      	orrs	r2, r1
 8005428:	601a      	str	r2, [r3, #0]
 800542a:	e027      	b.n	800547c <HAL_RCC_OscConfig+0xd4>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685a      	ldr	r2, [r3, #4]
 8005430:	23a0      	movs	r3, #160	@ 0xa0
 8005432:	02db      	lsls	r3, r3, #11
 8005434:	429a      	cmp	r2, r3
 8005436:	d10e      	bne.n	8005456 <HAL_RCC_OscConfig+0xae>
 8005438:	4baa      	ldr	r3, [pc, #680]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	4ba9      	ldr	r3, [pc, #676]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800543e:	2180      	movs	r1, #128	@ 0x80
 8005440:	02c9      	lsls	r1, r1, #11
 8005442:	430a      	orrs	r2, r1
 8005444:	601a      	str	r2, [r3, #0]
 8005446:	4ba7      	ldr	r3, [pc, #668]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	4ba6      	ldr	r3, [pc, #664]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800544c:	2180      	movs	r1, #128	@ 0x80
 800544e:	0249      	lsls	r1, r1, #9
 8005450:	430a      	orrs	r2, r1
 8005452:	601a      	str	r2, [r3, #0]
 8005454:	e012      	b.n	800547c <HAL_RCC_OscConfig+0xd4>
 8005456:	4ba3      	ldr	r3, [pc, #652]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	4ba2      	ldr	r3, [pc, #648]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800545c:	49a2      	ldr	r1, [pc, #648]	@ (80056e8 <HAL_RCC_OscConfig+0x340>)
 800545e:	400a      	ands	r2, r1
 8005460:	601a      	str	r2, [r3, #0]
 8005462:	4ba0      	ldr	r3, [pc, #640]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	2380      	movs	r3, #128	@ 0x80
 8005468:	025b      	lsls	r3, r3, #9
 800546a:	4013      	ands	r3, r2
 800546c:	60fb      	str	r3, [r7, #12]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	4b9c      	ldr	r3, [pc, #624]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	4b9b      	ldr	r3, [pc, #620]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005476:	499d      	ldr	r1, [pc, #628]	@ (80056ec <HAL_RCC_OscConfig+0x344>)
 8005478:	400a      	ands	r2, r1
 800547a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d015      	beq.n	80054b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005484:	f7fd f916 	bl	80026b4 <HAL_GetTick>
 8005488:	0003      	movs	r3, r0
 800548a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800548c:	e009      	b.n	80054a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800548e:	f7fd f911 	bl	80026b4 <HAL_GetTick>
 8005492:	0002      	movs	r2, r0
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	2b64      	cmp	r3, #100	@ 0x64
 800549a:	d902      	bls.n	80054a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	f000 fb4c 	bl	8005b3a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80054a2:	4b90      	ldr	r3, [pc, #576]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	2380      	movs	r3, #128	@ 0x80
 80054a8:	029b      	lsls	r3, r3, #10
 80054aa:	4013      	ands	r3, r2
 80054ac:	d0ef      	beq.n	800548e <HAL_RCC_OscConfig+0xe6>
 80054ae:	e015      	b.n	80054dc <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054b0:	f7fd f900 	bl	80026b4 <HAL_GetTick>
 80054b4:	0003      	movs	r3, r0
 80054b6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80054b8:	e008      	b.n	80054cc <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054ba:	f7fd f8fb 	bl	80026b4 <HAL_GetTick>
 80054be:	0002      	movs	r2, r0
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	2b64      	cmp	r3, #100	@ 0x64
 80054c6:	d901      	bls.n	80054cc <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	e336      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80054cc:	4b85      	ldr	r3, [pc, #532]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	2380      	movs	r3, #128	@ 0x80
 80054d2:	029b      	lsls	r3, r3, #10
 80054d4:	4013      	ands	r3, r2
 80054d6:	d1f0      	bne.n	80054ba <HAL_RCC_OscConfig+0x112>
 80054d8:	e000      	b.n	80054dc <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054da:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2202      	movs	r2, #2
 80054e2:	4013      	ands	r3, r2
 80054e4:	d100      	bne.n	80054e8 <HAL_RCC_OscConfig+0x140>
 80054e6:	e099      	b.n	800561c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80054ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f0:	2220      	movs	r2, #32
 80054f2:	4013      	ands	r3, r2
 80054f4:	d009      	beq.n	800550a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80054f6:	4b7b      	ldr	r3, [pc, #492]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	4b7a      	ldr	r3, [pc, #488]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80054fc:	2120      	movs	r1, #32
 80054fe:	430a      	orrs	r2, r1
 8005500:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	2220      	movs	r2, #32
 8005506:	4393      	bics	r3, r2
 8005508:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	2b04      	cmp	r3, #4
 800550e:	d005      	beq.n	800551c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	2b0c      	cmp	r3, #12
 8005514:	d13e      	bne.n	8005594 <HAL_RCC_OscConfig+0x1ec>
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d13b      	bne.n	8005594 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800551c:	4b71      	ldr	r3, [pc, #452]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2204      	movs	r2, #4
 8005522:	4013      	ands	r3, r2
 8005524:	d004      	beq.n	8005530 <HAL_RCC_OscConfig+0x188>
 8005526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005528:	2b00      	cmp	r3, #0
 800552a:	d101      	bne.n	8005530 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e304      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005530:	4b6c      	ldr	r3, [pc, #432]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	4a6e      	ldr	r2, [pc, #440]	@ (80056f0 <HAL_RCC_OscConfig+0x348>)
 8005536:	4013      	ands	r3, r2
 8005538:	0019      	movs	r1, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	021a      	lsls	r2, r3, #8
 8005540:	4b68      	ldr	r3, [pc, #416]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005542:	430a      	orrs	r2, r1
 8005544:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005546:	4b67      	ldr	r3, [pc, #412]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2209      	movs	r2, #9
 800554c:	4393      	bics	r3, r2
 800554e:	0019      	movs	r1, r3
 8005550:	4b64      	ldr	r3, [pc, #400]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005552:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005554:	430a      	orrs	r2, r1
 8005556:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005558:	f000 fc42 	bl	8005de0 <HAL_RCC_GetSysClockFreq>
 800555c:	0001      	movs	r1, r0
 800555e:	4b61      	ldr	r3, [pc, #388]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	091b      	lsrs	r3, r3, #4
 8005564:	220f      	movs	r2, #15
 8005566:	4013      	ands	r3, r2
 8005568:	4a62      	ldr	r2, [pc, #392]	@ (80056f4 <HAL_RCC_OscConfig+0x34c>)
 800556a:	5cd3      	ldrb	r3, [r2, r3]
 800556c:	000a      	movs	r2, r1
 800556e:	40da      	lsrs	r2, r3
 8005570:	4b61      	ldr	r3, [pc, #388]	@ (80056f8 <HAL_RCC_OscConfig+0x350>)
 8005572:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8005574:	4b61      	ldr	r3, [pc, #388]	@ (80056fc <HAL_RCC_OscConfig+0x354>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2513      	movs	r5, #19
 800557a:	197c      	adds	r4, r7, r5
 800557c:	0018      	movs	r0, r3
 800557e:	f7fd f853 	bl	8002628 <HAL_InitTick>
 8005582:	0003      	movs	r3, r0
 8005584:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8005586:	197b      	adds	r3, r7, r5
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d046      	beq.n	800561c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800558e:	197b      	adds	r3, r7, r5
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	e2d2      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8005594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005596:	2b00      	cmp	r3, #0
 8005598:	d027      	beq.n	80055ea <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800559a:	4b52      	ldr	r3, [pc, #328]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2209      	movs	r2, #9
 80055a0:	4393      	bics	r3, r2
 80055a2:	0019      	movs	r1, r3
 80055a4:	4b4f      	ldr	r3, [pc, #316]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80055a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055a8:	430a      	orrs	r2, r1
 80055aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ac:	f7fd f882 	bl	80026b4 <HAL_GetTick>
 80055b0:	0003      	movs	r3, r0
 80055b2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055b4:	e008      	b.n	80055c8 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055b6:	f7fd f87d 	bl	80026b4 <HAL_GetTick>
 80055ba:	0002      	movs	r2, r0
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d901      	bls.n	80055c8 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e2b8      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055c8:	4b46      	ldr	r3, [pc, #280]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2204      	movs	r2, #4
 80055ce:	4013      	ands	r3, r2
 80055d0:	d0f1      	beq.n	80055b6 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055d2:	4b44      	ldr	r3, [pc, #272]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	4a46      	ldr	r2, [pc, #280]	@ (80056f0 <HAL_RCC_OscConfig+0x348>)
 80055d8:	4013      	ands	r3, r2
 80055da:	0019      	movs	r1, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	021a      	lsls	r2, r3, #8
 80055e2:	4b40      	ldr	r3, [pc, #256]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80055e4:	430a      	orrs	r2, r1
 80055e6:	605a      	str	r2, [r3, #4]
 80055e8:	e018      	b.n	800561c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055ea:	4b3e      	ldr	r3, [pc, #248]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	4b3d      	ldr	r3, [pc, #244]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80055f0:	2101      	movs	r1, #1
 80055f2:	438a      	bics	r2, r1
 80055f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f6:	f7fd f85d 	bl	80026b4 <HAL_GetTick>
 80055fa:	0003      	movs	r3, r0
 80055fc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80055fe:	e008      	b.n	8005612 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005600:	f7fd f858 	bl	80026b4 <HAL_GetTick>
 8005604:	0002      	movs	r2, r0
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	2b02      	cmp	r3, #2
 800560c:	d901      	bls.n	8005612 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e293      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005612:	4b34      	ldr	r3, [pc, #208]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2204      	movs	r2, #4
 8005618:	4013      	ands	r3, r2
 800561a:	d1f1      	bne.n	8005600 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	2210      	movs	r2, #16
 8005622:	4013      	ands	r3, r2
 8005624:	d100      	bne.n	8005628 <HAL_RCC_OscConfig+0x280>
 8005626:	e0a2      	b.n	800576e <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d140      	bne.n	80056b0 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800562e:	4b2d      	ldr	r3, [pc, #180]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	2380      	movs	r3, #128	@ 0x80
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	4013      	ands	r3, r2
 8005638:	d005      	beq.n	8005646 <HAL_RCC_OscConfig+0x29e>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	69db      	ldr	r3, [r3, #28]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d101      	bne.n	8005646 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e279      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005646:	4b27      	ldr	r3, [pc, #156]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	4a2d      	ldr	r2, [pc, #180]	@ (8005700 <HAL_RCC_OscConfig+0x358>)
 800564c:	4013      	ands	r3, r2
 800564e:	0019      	movs	r1, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005654:	4b23      	ldr	r3, [pc, #140]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 8005656:	430a      	orrs	r2, r1
 8005658:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800565a:	4b22      	ldr	r3, [pc, #136]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	021b      	lsls	r3, r3, #8
 8005660:	0a19      	lsrs	r1, r3, #8
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	061a      	lsls	r2, r3, #24
 8005668:	4b1e      	ldr	r3, [pc, #120]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800566a:	430a      	orrs	r2, r1
 800566c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005672:	0b5b      	lsrs	r3, r3, #13
 8005674:	3301      	adds	r3, #1
 8005676:	2280      	movs	r2, #128	@ 0x80
 8005678:	0212      	lsls	r2, r2, #8
 800567a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800567c:	4b19      	ldr	r3, [pc, #100]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	091b      	lsrs	r3, r3, #4
 8005682:	210f      	movs	r1, #15
 8005684:	400b      	ands	r3, r1
 8005686:	491b      	ldr	r1, [pc, #108]	@ (80056f4 <HAL_RCC_OscConfig+0x34c>)
 8005688:	5ccb      	ldrb	r3, [r1, r3]
 800568a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800568c:	4b1a      	ldr	r3, [pc, #104]	@ (80056f8 <HAL_RCC_OscConfig+0x350>)
 800568e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005690:	4b1a      	ldr	r3, [pc, #104]	@ (80056fc <HAL_RCC_OscConfig+0x354>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2513      	movs	r5, #19
 8005696:	197c      	adds	r4, r7, r5
 8005698:	0018      	movs	r0, r3
 800569a:	f7fc ffc5 	bl	8002628 <HAL_InitTick>
 800569e:	0003      	movs	r3, r0
 80056a0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80056a2:	197b      	adds	r3, r7, r5
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d061      	beq.n	800576e <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80056aa:	197b      	adds	r3, r7, r5
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	e244      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	69db      	ldr	r3, [r3, #28]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d040      	beq.n	800573a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80056b8:	4b0a      	ldr	r3, [pc, #40]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	4b09      	ldr	r3, [pc, #36]	@ (80056e4 <HAL_RCC_OscConfig+0x33c>)
 80056be:	2180      	movs	r1, #128	@ 0x80
 80056c0:	0049      	lsls	r1, r1, #1
 80056c2:	430a      	orrs	r2, r1
 80056c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056c6:	f7fc fff5 	bl	80026b4 <HAL_GetTick>
 80056ca:	0003      	movs	r3, r0
 80056cc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80056ce:	e019      	b.n	8005704 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056d0:	f7fc fff0 	bl	80026b4 <HAL_GetTick>
 80056d4:	0002      	movs	r2, r0
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d912      	bls.n	8005704 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e22b      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
 80056e2:	46c0      	nop			@ (mov r8, r8)
 80056e4:	40021000 	.word	0x40021000
 80056e8:	fffeffff 	.word	0xfffeffff
 80056ec:	fffbffff 	.word	0xfffbffff
 80056f0:	ffffe0ff 	.word	0xffffe0ff
 80056f4:	08007c34 	.word	0x08007c34
 80056f8:	20000004 	.word	0x20000004
 80056fc:	20000008 	.word	0x20000008
 8005700:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005704:	4bca      	ldr	r3, [pc, #808]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	2380      	movs	r3, #128	@ 0x80
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4013      	ands	r3, r2
 800570e:	d0df      	beq.n	80056d0 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005710:	4bc7      	ldr	r3, [pc, #796]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	4ac7      	ldr	r2, [pc, #796]	@ (8005a34 <HAL_RCC_OscConfig+0x68c>)
 8005716:	4013      	ands	r3, r2
 8005718:	0019      	movs	r1, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800571e:	4bc4      	ldr	r3, [pc, #784]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005720:	430a      	orrs	r2, r1
 8005722:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005724:	4bc2      	ldr	r3, [pc, #776]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	021b      	lsls	r3, r3, #8
 800572a:	0a19      	lsrs	r1, r3, #8
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a1b      	ldr	r3, [r3, #32]
 8005730:	061a      	lsls	r2, r3, #24
 8005732:	4bbf      	ldr	r3, [pc, #764]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005734:	430a      	orrs	r2, r1
 8005736:	605a      	str	r2, [r3, #4]
 8005738:	e019      	b.n	800576e <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800573a:	4bbd      	ldr	r3, [pc, #756]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	4bbc      	ldr	r3, [pc, #752]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005740:	49bd      	ldr	r1, [pc, #756]	@ (8005a38 <HAL_RCC_OscConfig+0x690>)
 8005742:	400a      	ands	r2, r1
 8005744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005746:	f7fc ffb5 	bl	80026b4 <HAL_GetTick>
 800574a:	0003      	movs	r3, r0
 800574c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800574e:	e008      	b.n	8005762 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005750:	f7fc ffb0 	bl	80026b4 <HAL_GetTick>
 8005754:	0002      	movs	r2, r0
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	2b02      	cmp	r3, #2
 800575c:	d901      	bls.n	8005762 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	e1eb      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005762:	4bb3      	ldr	r3, [pc, #716]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	2380      	movs	r3, #128	@ 0x80
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	4013      	ands	r3, r2
 800576c:	d1f0      	bne.n	8005750 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2208      	movs	r2, #8
 8005774:	4013      	ands	r3, r2
 8005776:	d036      	beq.n	80057e6 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d019      	beq.n	80057b4 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005780:	4bab      	ldr	r3, [pc, #684]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005782:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005784:	4baa      	ldr	r3, [pc, #680]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005786:	2101      	movs	r1, #1
 8005788:	430a      	orrs	r2, r1
 800578a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800578c:	f7fc ff92 	bl	80026b4 <HAL_GetTick>
 8005790:	0003      	movs	r3, r0
 8005792:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005794:	e008      	b.n	80057a8 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005796:	f7fc ff8d 	bl	80026b4 <HAL_GetTick>
 800579a:	0002      	movs	r2, r0
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d901      	bls.n	80057a8 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	e1c8      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80057a8:	4ba1      	ldr	r3, [pc, #644]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80057aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057ac:	2202      	movs	r2, #2
 80057ae:	4013      	ands	r3, r2
 80057b0:	d0f1      	beq.n	8005796 <HAL_RCC_OscConfig+0x3ee>
 80057b2:	e018      	b.n	80057e6 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057b4:	4b9e      	ldr	r3, [pc, #632]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80057b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80057b8:	4b9d      	ldr	r3, [pc, #628]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80057ba:	2101      	movs	r1, #1
 80057bc:	438a      	bics	r2, r1
 80057be:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057c0:	f7fc ff78 	bl	80026b4 <HAL_GetTick>
 80057c4:	0003      	movs	r3, r0
 80057c6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80057c8:	e008      	b.n	80057dc <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057ca:	f7fc ff73 	bl	80026b4 <HAL_GetTick>
 80057ce:	0002      	movs	r2, r0
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	1ad3      	subs	r3, r2, r3
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	d901      	bls.n	80057dc <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e1ae      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80057dc:	4b94      	ldr	r3, [pc, #592]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80057de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057e0:	2202      	movs	r2, #2
 80057e2:	4013      	ands	r3, r2
 80057e4:	d1f1      	bne.n	80057ca <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2204      	movs	r2, #4
 80057ec:	4013      	ands	r3, r2
 80057ee:	d100      	bne.n	80057f2 <HAL_RCC_OscConfig+0x44a>
 80057f0:	e0ae      	b.n	8005950 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057f2:	2023      	movs	r0, #35	@ 0x23
 80057f4:	183b      	adds	r3, r7, r0
 80057f6:	2200      	movs	r2, #0
 80057f8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057fa:	4b8d      	ldr	r3, [pc, #564]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80057fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057fe:	2380      	movs	r3, #128	@ 0x80
 8005800:	055b      	lsls	r3, r3, #21
 8005802:	4013      	ands	r3, r2
 8005804:	d109      	bne.n	800581a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005806:	4b8a      	ldr	r3, [pc, #552]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005808:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800580a:	4b89      	ldr	r3, [pc, #548]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 800580c:	2180      	movs	r1, #128	@ 0x80
 800580e:	0549      	lsls	r1, r1, #21
 8005810:	430a      	orrs	r2, r1
 8005812:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8005814:	183b      	adds	r3, r7, r0
 8005816:	2201      	movs	r2, #1
 8005818:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800581a:	4b88      	ldr	r3, [pc, #544]	@ (8005a3c <HAL_RCC_OscConfig+0x694>)
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	2380      	movs	r3, #128	@ 0x80
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	4013      	ands	r3, r2
 8005824:	d11a      	bne.n	800585c <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005826:	4b85      	ldr	r3, [pc, #532]	@ (8005a3c <HAL_RCC_OscConfig+0x694>)
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	4b84      	ldr	r3, [pc, #528]	@ (8005a3c <HAL_RCC_OscConfig+0x694>)
 800582c:	2180      	movs	r1, #128	@ 0x80
 800582e:	0049      	lsls	r1, r1, #1
 8005830:	430a      	orrs	r2, r1
 8005832:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005834:	f7fc ff3e 	bl	80026b4 <HAL_GetTick>
 8005838:	0003      	movs	r3, r0
 800583a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800583c:	e008      	b.n	8005850 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800583e:	f7fc ff39 	bl	80026b4 <HAL_GetTick>
 8005842:	0002      	movs	r2, r0
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	2b64      	cmp	r3, #100	@ 0x64
 800584a:	d901      	bls.n	8005850 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e174      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005850:	4b7a      	ldr	r3, [pc, #488]	@ (8005a3c <HAL_RCC_OscConfig+0x694>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	2380      	movs	r3, #128	@ 0x80
 8005856:	005b      	lsls	r3, r3, #1
 8005858:	4013      	ands	r3, r2
 800585a:	d0f0      	beq.n	800583e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689a      	ldr	r2, [r3, #8]
 8005860:	2380      	movs	r3, #128	@ 0x80
 8005862:	005b      	lsls	r3, r3, #1
 8005864:	429a      	cmp	r2, r3
 8005866:	d107      	bne.n	8005878 <HAL_RCC_OscConfig+0x4d0>
 8005868:	4b71      	ldr	r3, [pc, #452]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 800586a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800586c:	4b70      	ldr	r3, [pc, #448]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 800586e:	2180      	movs	r1, #128	@ 0x80
 8005870:	0049      	lsls	r1, r1, #1
 8005872:	430a      	orrs	r2, r1
 8005874:	651a      	str	r2, [r3, #80]	@ 0x50
 8005876:	e031      	b.n	80058dc <HAL_RCC_OscConfig+0x534>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10c      	bne.n	800589a <HAL_RCC_OscConfig+0x4f2>
 8005880:	4b6b      	ldr	r3, [pc, #428]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005882:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005884:	4b6a      	ldr	r3, [pc, #424]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005886:	496c      	ldr	r1, [pc, #432]	@ (8005a38 <HAL_RCC_OscConfig+0x690>)
 8005888:	400a      	ands	r2, r1
 800588a:	651a      	str	r2, [r3, #80]	@ 0x50
 800588c:	4b68      	ldr	r3, [pc, #416]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 800588e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005890:	4b67      	ldr	r3, [pc, #412]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005892:	496b      	ldr	r1, [pc, #428]	@ (8005a40 <HAL_RCC_OscConfig+0x698>)
 8005894:	400a      	ands	r2, r1
 8005896:	651a      	str	r2, [r3, #80]	@ 0x50
 8005898:	e020      	b.n	80058dc <HAL_RCC_OscConfig+0x534>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	689a      	ldr	r2, [r3, #8]
 800589e:	23a0      	movs	r3, #160	@ 0xa0
 80058a0:	00db      	lsls	r3, r3, #3
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d10e      	bne.n	80058c4 <HAL_RCC_OscConfig+0x51c>
 80058a6:	4b62      	ldr	r3, [pc, #392]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80058a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058aa:	4b61      	ldr	r3, [pc, #388]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80058ac:	2180      	movs	r1, #128	@ 0x80
 80058ae:	00c9      	lsls	r1, r1, #3
 80058b0:	430a      	orrs	r2, r1
 80058b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80058b4:	4b5e      	ldr	r3, [pc, #376]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80058b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058b8:	4b5d      	ldr	r3, [pc, #372]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80058ba:	2180      	movs	r1, #128	@ 0x80
 80058bc:	0049      	lsls	r1, r1, #1
 80058be:	430a      	orrs	r2, r1
 80058c0:	651a      	str	r2, [r3, #80]	@ 0x50
 80058c2:	e00b      	b.n	80058dc <HAL_RCC_OscConfig+0x534>
 80058c4:	4b5a      	ldr	r3, [pc, #360]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80058c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058c8:	4b59      	ldr	r3, [pc, #356]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80058ca:	495b      	ldr	r1, [pc, #364]	@ (8005a38 <HAL_RCC_OscConfig+0x690>)
 80058cc:	400a      	ands	r2, r1
 80058ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80058d0:	4b57      	ldr	r3, [pc, #348]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80058d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058d4:	4b56      	ldr	r3, [pc, #344]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80058d6:	495a      	ldr	r1, [pc, #360]	@ (8005a40 <HAL_RCC_OscConfig+0x698>)
 80058d8:	400a      	ands	r2, r1
 80058da:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d015      	beq.n	8005910 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058e4:	f7fc fee6 	bl	80026b4 <HAL_GetTick>
 80058e8:	0003      	movs	r3, r0
 80058ea:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058ec:	e009      	b.n	8005902 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058ee:	f7fc fee1 	bl	80026b4 <HAL_GetTick>
 80058f2:	0002      	movs	r2, r0
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	4a52      	ldr	r2, [pc, #328]	@ (8005a44 <HAL_RCC_OscConfig+0x69c>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d901      	bls.n	8005902 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	e11b      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005902:	4b4b      	ldr	r3, [pc, #300]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005904:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005906:	2380      	movs	r3, #128	@ 0x80
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	4013      	ands	r3, r2
 800590c:	d0ef      	beq.n	80058ee <HAL_RCC_OscConfig+0x546>
 800590e:	e014      	b.n	800593a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005910:	f7fc fed0 	bl	80026b4 <HAL_GetTick>
 8005914:	0003      	movs	r3, r0
 8005916:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005918:	e009      	b.n	800592e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800591a:	f7fc fecb 	bl	80026b4 <HAL_GetTick>
 800591e:	0002      	movs	r2, r0
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	4a47      	ldr	r2, [pc, #284]	@ (8005a44 <HAL_RCC_OscConfig+0x69c>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d901      	bls.n	800592e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	e105      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800592e:	4b40      	ldr	r3, [pc, #256]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005930:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005932:	2380      	movs	r3, #128	@ 0x80
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	4013      	ands	r3, r2
 8005938:	d1ef      	bne.n	800591a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800593a:	2323      	movs	r3, #35	@ 0x23
 800593c:	18fb      	adds	r3, r7, r3
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d105      	bne.n	8005950 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005944:	4b3a      	ldr	r3, [pc, #232]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005946:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005948:	4b39      	ldr	r3, [pc, #228]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 800594a:	493f      	ldr	r1, [pc, #252]	@ (8005a48 <HAL_RCC_OscConfig+0x6a0>)
 800594c:	400a      	ands	r2, r1
 800594e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2220      	movs	r2, #32
 8005956:	4013      	ands	r3, r2
 8005958:	d049      	beq.n	80059ee <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d026      	beq.n	80059b0 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005962:	4b33      	ldr	r3, [pc, #204]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005964:	689a      	ldr	r2, [r3, #8]
 8005966:	4b32      	ldr	r3, [pc, #200]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005968:	2101      	movs	r1, #1
 800596a:	430a      	orrs	r2, r1
 800596c:	609a      	str	r2, [r3, #8]
 800596e:	4b30      	ldr	r3, [pc, #192]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005970:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005972:	4b2f      	ldr	r3, [pc, #188]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005974:	2101      	movs	r1, #1
 8005976:	430a      	orrs	r2, r1
 8005978:	635a      	str	r2, [r3, #52]	@ 0x34
 800597a:	4b34      	ldr	r3, [pc, #208]	@ (8005a4c <HAL_RCC_OscConfig+0x6a4>)
 800597c:	6a1a      	ldr	r2, [r3, #32]
 800597e:	4b33      	ldr	r3, [pc, #204]	@ (8005a4c <HAL_RCC_OscConfig+0x6a4>)
 8005980:	2180      	movs	r1, #128	@ 0x80
 8005982:	0189      	lsls	r1, r1, #6
 8005984:	430a      	orrs	r2, r1
 8005986:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005988:	f7fc fe94 	bl	80026b4 <HAL_GetTick>
 800598c:	0003      	movs	r3, r0
 800598e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005990:	e008      	b.n	80059a4 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005992:	f7fc fe8f 	bl	80026b4 <HAL_GetTick>
 8005996:	0002      	movs	r2, r0
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	2b02      	cmp	r3, #2
 800599e:	d901      	bls.n	80059a4 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e0ca      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80059a4:	4b22      	ldr	r3, [pc, #136]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	2202      	movs	r2, #2
 80059aa:	4013      	ands	r3, r2
 80059ac:	d0f1      	beq.n	8005992 <HAL_RCC_OscConfig+0x5ea>
 80059ae:	e01e      	b.n	80059ee <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80059b0:	4b1f      	ldr	r3, [pc, #124]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80059b2:	689a      	ldr	r2, [r3, #8]
 80059b4:	4b1e      	ldr	r3, [pc, #120]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80059b6:	2101      	movs	r1, #1
 80059b8:	438a      	bics	r2, r1
 80059ba:	609a      	str	r2, [r3, #8]
 80059bc:	4b23      	ldr	r3, [pc, #140]	@ (8005a4c <HAL_RCC_OscConfig+0x6a4>)
 80059be:	6a1a      	ldr	r2, [r3, #32]
 80059c0:	4b22      	ldr	r3, [pc, #136]	@ (8005a4c <HAL_RCC_OscConfig+0x6a4>)
 80059c2:	4923      	ldr	r1, [pc, #140]	@ (8005a50 <HAL_RCC_OscConfig+0x6a8>)
 80059c4:	400a      	ands	r2, r1
 80059c6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c8:	f7fc fe74 	bl	80026b4 <HAL_GetTick>
 80059cc:	0003      	movs	r3, r0
 80059ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80059d0:	e008      	b.n	80059e4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059d2:	f7fc fe6f 	bl	80026b4 <HAL_GetTick>
 80059d6:	0002      	movs	r2, r0
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d901      	bls.n	80059e4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e0aa      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80059e4:	4b12      	ldr	r3, [pc, #72]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2202      	movs	r2, #2
 80059ea:	4013      	ands	r3, r2
 80059ec:	d1f1      	bne.n	80059d2 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d100      	bne.n	80059f8 <HAL_RCC_OscConfig+0x650>
 80059f6:	e09f      	b.n	8005b38 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	2b0c      	cmp	r3, #12
 80059fc:	d100      	bne.n	8005a00 <HAL_RCC_OscConfig+0x658>
 80059fe:	e078      	b.n	8005af2 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	d159      	bne.n	8005abc <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a08:	4b09      	ldr	r3, [pc, #36]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	4b08      	ldr	r3, [pc, #32]	@ (8005a30 <HAL_RCC_OscConfig+0x688>)
 8005a0e:	4911      	ldr	r1, [pc, #68]	@ (8005a54 <HAL_RCC_OscConfig+0x6ac>)
 8005a10:	400a      	ands	r2, r1
 8005a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a14:	f7fc fe4e 	bl	80026b4 <HAL_GetTick>
 8005a18:	0003      	movs	r3, r0
 8005a1a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005a1c:	e01c      	b.n	8005a58 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a1e:	f7fc fe49 	bl	80026b4 <HAL_GetTick>
 8005a22:	0002      	movs	r2, r0
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d915      	bls.n	8005a58 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e084      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
 8005a30:	40021000 	.word	0x40021000
 8005a34:	ffff1fff 	.word	0xffff1fff
 8005a38:	fffffeff 	.word	0xfffffeff
 8005a3c:	40007000 	.word	0x40007000
 8005a40:	fffffbff 	.word	0xfffffbff
 8005a44:	00001388 	.word	0x00001388
 8005a48:	efffffff 	.word	0xefffffff
 8005a4c:	40010000 	.word	0x40010000
 8005a50:	ffffdfff 	.word	0xffffdfff
 8005a54:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005a58:	4b3a      	ldr	r3, [pc, #232]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	2380      	movs	r3, #128	@ 0x80
 8005a5e:	049b      	lsls	r3, r3, #18
 8005a60:	4013      	ands	r3, r2
 8005a62:	d1dc      	bne.n	8005a1e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a64:	4b37      	ldr	r3, [pc, #220]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	4a37      	ldr	r2, [pc, #220]	@ (8005b48 <HAL_RCC_OscConfig+0x7a0>)
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	0019      	movs	r1, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	4b31      	ldr	r3, [pc, #196]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005a80:	430a      	orrs	r2, r1
 8005a82:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a84:	4b2f      	ldr	r3, [pc, #188]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	4b2e      	ldr	r3, [pc, #184]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005a8a:	2180      	movs	r1, #128	@ 0x80
 8005a8c:	0449      	lsls	r1, r1, #17
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a92:	f7fc fe0f 	bl	80026b4 <HAL_GetTick>
 8005a96:	0003      	movs	r3, r0
 8005a98:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005a9a:	e008      	b.n	8005aae <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a9c:	f7fc fe0a 	bl	80026b4 <HAL_GetTick>
 8005aa0:	0002      	movs	r2, r0
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d901      	bls.n	8005aae <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e045      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005aae:	4b25      	ldr	r3, [pc, #148]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	2380      	movs	r3, #128	@ 0x80
 8005ab4:	049b      	lsls	r3, r3, #18
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	d0f0      	beq.n	8005a9c <HAL_RCC_OscConfig+0x6f4>
 8005aba:	e03d      	b.n	8005b38 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005abc:	4b21      	ldr	r3, [pc, #132]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	4b20      	ldr	r3, [pc, #128]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005ac2:	4922      	ldr	r1, [pc, #136]	@ (8005b4c <HAL_RCC_OscConfig+0x7a4>)
 8005ac4:	400a      	ands	r2, r1
 8005ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ac8:	f7fc fdf4 	bl	80026b4 <HAL_GetTick>
 8005acc:	0003      	movs	r3, r0
 8005ace:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005ad0:	e008      	b.n	8005ae4 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ad2:	f7fc fdef 	bl	80026b4 <HAL_GetTick>
 8005ad6:	0002      	movs	r2, r0
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d901      	bls.n	8005ae4 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e02a      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005ae4:	4b17      	ldr	r3, [pc, #92]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	2380      	movs	r3, #128	@ 0x80
 8005aea:	049b      	lsls	r3, r3, #18
 8005aec:	4013      	ands	r3, r2
 8005aee:	d1f0      	bne.n	8005ad2 <HAL_RCC_OscConfig+0x72a>
 8005af0:	e022      	b.n	8005b38 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d101      	bne.n	8005afe <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e01d      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005afe:	4b11      	ldr	r3, [pc, #68]	@ (8005b44 <HAL_RCC_OscConfig+0x79c>)
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b04:	69ba      	ldr	r2, [r7, #24]
 8005b06:	2380      	movs	r3, #128	@ 0x80
 8005b08:	025b      	lsls	r3, r3, #9
 8005b0a:	401a      	ands	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d10f      	bne.n	8005b34 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	23f0      	movs	r3, #240	@ 0xf0
 8005b18:	039b      	lsls	r3, r3, #14
 8005b1a:	401a      	ands	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d107      	bne.n	8005b34 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8005b24:	69ba      	ldr	r2, [r7, #24]
 8005b26:	23c0      	movs	r3, #192	@ 0xc0
 8005b28:	041b      	lsls	r3, r3, #16
 8005b2a:	401a      	ands	r2, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d001      	beq.n	8005b38 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e000      	b.n	8005b3a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8005b38:	2300      	movs	r3, #0
}
 8005b3a:	0018      	movs	r0, r3
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	b00a      	add	sp, #40	@ 0x28
 8005b40:	bdb0      	pop	{r4, r5, r7, pc}
 8005b42:	46c0      	nop			@ (mov r8, r8)
 8005b44:	40021000 	.word	0x40021000
 8005b48:	ff02ffff 	.word	0xff02ffff
 8005b4c:	feffffff 	.word	0xfeffffff

08005b50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b50:	b5b0      	push	{r4, r5, r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d101      	bne.n	8005b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e128      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b64:	4b96      	ldr	r3, [pc, #600]	@ (8005dc0 <HAL_RCC_ClockConfig+0x270>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	683a      	ldr	r2, [r7, #0]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d91e      	bls.n	8005bb0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b72:	4b93      	ldr	r3, [pc, #588]	@ (8005dc0 <HAL_RCC_ClockConfig+0x270>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2201      	movs	r2, #1
 8005b78:	4393      	bics	r3, r2
 8005b7a:	0019      	movs	r1, r3
 8005b7c:	4b90      	ldr	r3, [pc, #576]	@ (8005dc0 <HAL_RCC_ClockConfig+0x270>)
 8005b7e:	683a      	ldr	r2, [r7, #0]
 8005b80:	430a      	orrs	r2, r1
 8005b82:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005b84:	f7fc fd96 	bl	80026b4 <HAL_GetTick>
 8005b88:	0003      	movs	r3, r0
 8005b8a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b8c:	e009      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b8e:	f7fc fd91 	bl	80026b4 <HAL_GetTick>
 8005b92:	0002      	movs	r2, r0
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	4a8a      	ldr	r2, [pc, #552]	@ (8005dc4 <HAL_RCC_ClockConfig+0x274>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d901      	bls.n	8005ba2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e109      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ba2:	4b87      	ldr	r3, [pc, #540]	@ (8005dc0 <HAL_RCC_ClockConfig+0x270>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	4013      	ands	r3, r2
 8005baa:	683a      	ldr	r2, [r7, #0]
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d1ee      	bne.n	8005b8e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2202      	movs	r2, #2
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	d009      	beq.n	8005bce <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bba:	4b83      	ldr	r3, [pc, #524]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	22f0      	movs	r2, #240	@ 0xf0
 8005bc0:	4393      	bics	r3, r2
 8005bc2:	0019      	movs	r1, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	689a      	ldr	r2, [r3, #8]
 8005bc8:	4b7f      	ldr	r3, [pc, #508]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	d100      	bne.n	8005bda <HAL_RCC_ClockConfig+0x8a>
 8005bd8:	e089      	b.n	8005cee <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d107      	bne.n	8005bf2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005be2:	4b79      	ldr	r3, [pc, #484]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	2380      	movs	r3, #128	@ 0x80
 8005be8:	029b      	lsls	r3, r3, #10
 8005bea:	4013      	ands	r3, r2
 8005bec:	d120      	bne.n	8005c30 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e0e1      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	2b03      	cmp	r3, #3
 8005bf8:	d107      	bne.n	8005c0a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005bfa:	4b73      	ldr	r3, [pc, #460]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	2380      	movs	r3, #128	@ 0x80
 8005c00:	049b      	lsls	r3, r3, #18
 8005c02:	4013      	ands	r3, r2
 8005c04:	d114      	bne.n	8005c30 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e0d5      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d106      	bne.n	8005c20 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c12:	4b6d      	ldr	r3, [pc, #436]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2204      	movs	r2, #4
 8005c18:	4013      	ands	r3, r2
 8005c1a:	d109      	bne.n	8005c30 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e0ca      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005c20:	4b69      	ldr	r3, [pc, #420]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	2380      	movs	r3, #128	@ 0x80
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4013      	ands	r3, r2
 8005c2a:	d101      	bne.n	8005c30 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e0c2      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c30:	4b65      	ldr	r3, [pc, #404]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	2203      	movs	r2, #3
 8005c36:	4393      	bics	r3, r2
 8005c38:	0019      	movs	r1, r3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685a      	ldr	r2, [r3, #4]
 8005c3e:	4b62      	ldr	r3, [pc, #392]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005c40:	430a      	orrs	r2, r1
 8005c42:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c44:	f7fc fd36 	bl	80026b4 <HAL_GetTick>
 8005c48:	0003      	movs	r3, r0
 8005c4a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d111      	bne.n	8005c78 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c54:	e009      	b.n	8005c6a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c56:	f7fc fd2d 	bl	80026b4 <HAL_GetTick>
 8005c5a:	0002      	movs	r2, r0
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	4a58      	ldr	r2, [pc, #352]	@ (8005dc4 <HAL_RCC_ClockConfig+0x274>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d901      	bls.n	8005c6a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e0a5      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c6a:	4b57      	ldr	r3, [pc, #348]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	220c      	movs	r2, #12
 8005c70:	4013      	ands	r3, r2
 8005c72:	2b08      	cmp	r3, #8
 8005c74:	d1ef      	bne.n	8005c56 <HAL_RCC_ClockConfig+0x106>
 8005c76:	e03a      	b.n	8005cee <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	2b03      	cmp	r3, #3
 8005c7e:	d111      	bne.n	8005ca4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c80:	e009      	b.n	8005c96 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c82:	f7fc fd17 	bl	80026b4 <HAL_GetTick>
 8005c86:	0002      	movs	r2, r0
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	4a4d      	ldr	r2, [pc, #308]	@ (8005dc4 <HAL_RCC_ClockConfig+0x274>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e08f      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c96:	4b4c      	ldr	r3, [pc, #304]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	220c      	movs	r2, #12
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	2b0c      	cmp	r3, #12
 8005ca0:	d1ef      	bne.n	8005c82 <HAL_RCC_ClockConfig+0x132>
 8005ca2:	e024      	b.n	8005cee <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d11b      	bne.n	8005ce4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005cac:	e009      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cae:	f7fc fd01 	bl	80026b4 <HAL_GetTick>
 8005cb2:	0002      	movs	r2, r0
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	4a42      	ldr	r2, [pc, #264]	@ (8005dc4 <HAL_RCC_ClockConfig+0x274>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e079      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005cc2:	4b41      	ldr	r3, [pc, #260]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	220c      	movs	r2, #12
 8005cc8:	4013      	ands	r3, r2
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	d1ef      	bne.n	8005cae <HAL_RCC_ClockConfig+0x15e>
 8005cce:	e00e      	b.n	8005cee <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cd0:	f7fc fcf0 	bl	80026b4 <HAL_GetTick>
 8005cd4:	0002      	movs	r2, r0
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	4a3a      	ldr	r2, [pc, #232]	@ (8005dc4 <HAL_RCC_ClockConfig+0x274>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d901      	bls.n	8005ce4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e068      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005ce4:	4b38      	ldr	r3, [pc, #224]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	220c      	movs	r2, #12
 8005cea:	4013      	ands	r3, r2
 8005cec:	d1f0      	bne.n	8005cd0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cee:	4b34      	ldr	r3, [pc, #208]	@ (8005dc0 <HAL_RCC_ClockConfig+0x270>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d21e      	bcs.n	8005d3a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cfc:	4b30      	ldr	r3, [pc, #192]	@ (8005dc0 <HAL_RCC_ClockConfig+0x270>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2201      	movs	r2, #1
 8005d02:	4393      	bics	r3, r2
 8005d04:	0019      	movs	r1, r3
 8005d06:	4b2e      	ldr	r3, [pc, #184]	@ (8005dc0 <HAL_RCC_ClockConfig+0x270>)
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005d0e:	f7fc fcd1 	bl	80026b4 <HAL_GetTick>
 8005d12:	0003      	movs	r3, r0
 8005d14:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d16:	e009      	b.n	8005d2c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d18:	f7fc fccc 	bl	80026b4 <HAL_GetTick>
 8005d1c:	0002      	movs	r2, r0
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	4a28      	ldr	r2, [pc, #160]	@ (8005dc4 <HAL_RCC_ClockConfig+0x274>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d901      	bls.n	8005d2c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e044      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d2c:	4b24      	ldr	r3, [pc, #144]	@ (8005dc0 <HAL_RCC_ClockConfig+0x270>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2201      	movs	r2, #1
 8005d32:	4013      	ands	r3, r2
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d1ee      	bne.n	8005d18 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2204      	movs	r2, #4
 8005d40:	4013      	ands	r3, r2
 8005d42:	d009      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d44:	4b20      	ldr	r3, [pc, #128]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	4a20      	ldr	r2, [pc, #128]	@ (8005dcc <HAL_RCC_ClockConfig+0x27c>)
 8005d4a:	4013      	ands	r3, r2
 8005d4c:	0019      	movs	r1, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	68da      	ldr	r2, [r3, #12]
 8005d52:	4b1d      	ldr	r3, [pc, #116]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005d54:	430a      	orrs	r2, r1
 8005d56:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2208      	movs	r2, #8
 8005d5e:	4013      	ands	r3, r2
 8005d60:	d00a      	beq.n	8005d78 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005d62:	4b19      	ldr	r3, [pc, #100]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	4a1a      	ldr	r2, [pc, #104]	@ (8005dd0 <HAL_RCC_ClockConfig+0x280>)
 8005d68:	4013      	ands	r3, r2
 8005d6a:	0019      	movs	r1, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	00da      	lsls	r2, r3, #3
 8005d72:	4b15      	ldr	r3, [pc, #84]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005d74:	430a      	orrs	r2, r1
 8005d76:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d78:	f000 f832 	bl	8005de0 <HAL_RCC_GetSysClockFreq>
 8005d7c:	0001      	movs	r1, r0
 8005d7e:	4b12      	ldr	r3, [pc, #72]	@ (8005dc8 <HAL_RCC_ClockConfig+0x278>)
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	091b      	lsrs	r3, r3, #4
 8005d84:	220f      	movs	r2, #15
 8005d86:	4013      	ands	r3, r2
 8005d88:	4a12      	ldr	r2, [pc, #72]	@ (8005dd4 <HAL_RCC_ClockConfig+0x284>)
 8005d8a:	5cd3      	ldrb	r3, [r2, r3]
 8005d8c:	000a      	movs	r2, r1
 8005d8e:	40da      	lsrs	r2, r3
 8005d90:	4b11      	ldr	r3, [pc, #68]	@ (8005dd8 <HAL_RCC_ClockConfig+0x288>)
 8005d92:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005d94:	4b11      	ldr	r3, [pc, #68]	@ (8005ddc <HAL_RCC_ClockConfig+0x28c>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	250b      	movs	r5, #11
 8005d9a:	197c      	adds	r4, r7, r5
 8005d9c:	0018      	movs	r0, r3
 8005d9e:	f7fc fc43 	bl	8002628 <HAL_InitTick>
 8005da2:	0003      	movs	r3, r0
 8005da4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8005da6:	197b      	adds	r3, r7, r5
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d002      	beq.n	8005db4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005dae:	197b      	adds	r3, r7, r5
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	e000      	b.n	8005db6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	0018      	movs	r0, r3
 8005db8:	46bd      	mov	sp, r7
 8005dba:	b004      	add	sp, #16
 8005dbc:	bdb0      	pop	{r4, r5, r7, pc}
 8005dbe:	46c0      	nop			@ (mov r8, r8)
 8005dc0:	40022000 	.word	0x40022000
 8005dc4:	00001388 	.word	0x00001388
 8005dc8:	40021000 	.word	0x40021000
 8005dcc:	fffff8ff 	.word	0xfffff8ff
 8005dd0:	ffffc7ff 	.word	0xffffc7ff
 8005dd4:	08007c34 	.word	0x08007c34
 8005dd8:	20000004 	.word	0x20000004
 8005ddc:	20000008 	.word	0x20000008

08005de0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b086      	sub	sp, #24
 8005de4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8005de6:	4b3c      	ldr	r3, [pc, #240]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	220c      	movs	r2, #12
 8005df0:	4013      	ands	r3, r2
 8005df2:	2b0c      	cmp	r3, #12
 8005df4:	d013      	beq.n	8005e1e <HAL_RCC_GetSysClockFreq+0x3e>
 8005df6:	d85c      	bhi.n	8005eb2 <HAL_RCC_GetSysClockFreq+0xd2>
 8005df8:	2b04      	cmp	r3, #4
 8005dfa:	d002      	beq.n	8005e02 <HAL_RCC_GetSysClockFreq+0x22>
 8005dfc:	2b08      	cmp	r3, #8
 8005dfe:	d00b      	beq.n	8005e18 <HAL_RCC_GetSysClockFreq+0x38>
 8005e00:	e057      	b.n	8005eb2 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005e02:	4b35      	ldr	r3, [pc, #212]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2210      	movs	r2, #16
 8005e08:	4013      	ands	r3, r2
 8005e0a:	d002      	beq.n	8005e12 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005e0c:	4b33      	ldr	r3, [pc, #204]	@ (8005edc <HAL_RCC_GetSysClockFreq+0xfc>)
 8005e0e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005e10:	e05d      	b.n	8005ece <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8005e12:	4b33      	ldr	r3, [pc, #204]	@ (8005ee0 <HAL_RCC_GetSysClockFreq+0x100>)
 8005e14:	613b      	str	r3, [r7, #16]
      break;
 8005e16:	e05a      	b.n	8005ece <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e18:	4b32      	ldr	r3, [pc, #200]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0x104>)
 8005e1a:	613b      	str	r3, [r7, #16]
      break;
 8005e1c:	e057      	b.n	8005ece <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	0c9b      	lsrs	r3, r3, #18
 8005e22:	220f      	movs	r2, #15
 8005e24:	4013      	ands	r3, r2
 8005e26:	4a30      	ldr	r2, [pc, #192]	@ (8005ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e28:	5cd3      	ldrb	r3, [r2, r3]
 8005e2a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	0d9b      	lsrs	r3, r3, #22
 8005e30:	2203      	movs	r2, #3
 8005e32:	4013      	ands	r3, r2
 8005e34:	3301      	adds	r3, #1
 8005e36:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005e38:	4b27      	ldr	r3, [pc, #156]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e3a:	68da      	ldr	r2, [r3, #12]
 8005e3c:	2380      	movs	r3, #128	@ 0x80
 8005e3e:	025b      	lsls	r3, r3, #9
 8005e40:	4013      	ands	r3, r2
 8005e42:	d00f      	beq.n	8005e64 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8005e44:	68b9      	ldr	r1, [r7, #8]
 8005e46:	000a      	movs	r2, r1
 8005e48:	0152      	lsls	r2, r2, #5
 8005e4a:	1a52      	subs	r2, r2, r1
 8005e4c:	0193      	lsls	r3, r2, #6
 8005e4e:	1a9b      	subs	r3, r3, r2
 8005e50:	00db      	lsls	r3, r3, #3
 8005e52:	185b      	adds	r3, r3, r1
 8005e54:	025b      	lsls	r3, r3, #9
 8005e56:	6879      	ldr	r1, [r7, #4]
 8005e58:	0018      	movs	r0, r3
 8005e5a:	f7fa f95f 	bl	800011c <__udivsi3>
 8005e5e:	0003      	movs	r3, r0
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	e023      	b.n	8005eac <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005e64:	4b1c      	ldr	r3, [pc, #112]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2210      	movs	r2, #16
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	d00f      	beq.n	8005e8e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8005e6e:	68b9      	ldr	r1, [r7, #8]
 8005e70:	000a      	movs	r2, r1
 8005e72:	0152      	lsls	r2, r2, #5
 8005e74:	1a52      	subs	r2, r2, r1
 8005e76:	0193      	lsls	r3, r2, #6
 8005e78:	1a9b      	subs	r3, r3, r2
 8005e7a:	00db      	lsls	r3, r3, #3
 8005e7c:	185b      	adds	r3, r3, r1
 8005e7e:	021b      	lsls	r3, r3, #8
 8005e80:	6879      	ldr	r1, [r7, #4]
 8005e82:	0018      	movs	r0, r3
 8005e84:	f7fa f94a 	bl	800011c <__udivsi3>
 8005e88:	0003      	movs	r3, r0
 8005e8a:	617b      	str	r3, [r7, #20]
 8005e8c:	e00e      	b.n	8005eac <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8005e8e:	68b9      	ldr	r1, [r7, #8]
 8005e90:	000a      	movs	r2, r1
 8005e92:	0152      	lsls	r2, r2, #5
 8005e94:	1a52      	subs	r2, r2, r1
 8005e96:	0193      	lsls	r3, r2, #6
 8005e98:	1a9b      	subs	r3, r3, r2
 8005e9a:	00db      	lsls	r3, r3, #3
 8005e9c:	185b      	adds	r3, r3, r1
 8005e9e:	029b      	lsls	r3, r3, #10
 8005ea0:	6879      	ldr	r1, [r7, #4]
 8005ea2:	0018      	movs	r0, r3
 8005ea4:	f7fa f93a 	bl	800011c <__udivsi3>
 8005ea8:	0003      	movs	r3, r0
 8005eaa:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	613b      	str	r3, [r7, #16]
      break;
 8005eb0:	e00d      	b.n	8005ece <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005eb2:	4b09      	ldr	r3, [pc, #36]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	0b5b      	lsrs	r3, r3, #13
 8005eb8:	2207      	movs	r2, #7
 8005eba:	4013      	ands	r3, r2
 8005ebc:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	2280      	movs	r2, #128	@ 0x80
 8005ec4:	0212      	lsls	r2, r2, #8
 8005ec6:	409a      	lsls	r2, r3
 8005ec8:	0013      	movs	r3, r2
 8005eca:	613b      	str	r3, [r7, #16]
      break;
 8005ecc:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005ece:	693b      	ldr	r3, [r7, #16]
}
 8005ed0:	0018      	movs	r0, r3
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	b006      	add	sp, #24
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	40021000 	.word	0x40021000
 8005edc:	003d0900 	.word	0x003d0900
 8005ee0:	00f42400 	.word	0x00f42400
 8005ee4:	007a1200 	.word	0x007a1200
 8005ee8:	08007c44 	.word	0x08007c44

08005eec <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b086      	sub	sp, #24
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005ef4:	2017      	movs	r0, #23
 8005ef6:	183b      	adds	r3, r7, r0
 8005ef8:	2200      	movs	r2, #0
 8005efa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2220      	movs	r2, #32
 8005f02:	4013      	ands	r3, r2
 8005f04:	d100      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8005f06:	e0c7      	b.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f08:	4b9b      	ldr	r3, [pc, #620]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005f0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f0c:	2380      	movs	r3, #128	@ 0x80
 8005f0e:	055b      	lsls	r3, r3, #21
 8005f10:	4013      	ands	r3, r2
 8005f12:	d109      	bne.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f14:	4b98      	ldr	r3, [pc, #608]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005f16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f18:	4b97      	ldr	r3, [pc, #604]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005f1a:	2180      	movs	r1, #128	@ 0x80
 8005f1c:	0549      	lsls	r1, r1, #21
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8005f22:	183b      	adds	r3, r7, r0
 8005f24:	2201      	movs	r2, #1
 8005f26:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f28:	4b94      	ldr	r3, [pc, #592]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	2380      	movs	r3, #128	@ 0x80
 8005f2e:	005b      	lsls	r3, r3, #1
 8005f30:	4013      	ands	r3, r2
 8005f32:	d11a      	bne.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f34:	4b91      	ldr	r3, [pc, #580]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	4b90      	ldr	r3, [pc, #576]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005f3a:	2180      	movs	r1, #128	@ 0x80
 8005f3c:	0049      	lsls	r1, r1, #1
 8005f3e:	430a      	orrs	r2, r1
 8005f40:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f42:	f7fc fbb7 	bl	80026b4 <HAL_GetTick>
 8005f46:	0003      	movs	r3, r0
 8005f48:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f4a:	e008      	b.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f4c:	f7fc fbb2 	bl	80026b4 <HAL_GetTick>
 8005f50:	0002      	movs	r2, r0
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	2b64      	cmp	r3, #100	@ 0x64
 8005f58:	d901      	bls.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e107      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f5e:	4b87      	ldr	r3, [pc, #540]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	2380      	movs	r3, #128	@ 0x80
 8005f64:	005b      	lsls	r3, r3, #1
 8005f66:	4013      	ands	r3, r2
 8005f68:	d0f0      	beq.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005f6a:	4b83      	ldr	r3, [pc, #524]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	23c0      	movs	r3, #192	@ 0xc0
 8005f70:	039b      	lsls	r3, r3, #14
 8005f72:	4013      	ands	r3, r2
 8005f74:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	685a      	ldr	r2, [r3, #4]
 8005f7a:	23c0      	movs	r3, #192	@ 0xc0
 8005f7c:	039b      	lsls	r3, r3, #14
 8005f7e:	4013      	ands	r3, r2
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d013      	beq.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685a      	ldr	r2, [r3, #4]
 8005f8a:	23c0      	movs	r3, #192	@ 0xc0
 8005f8c:	029b      	lsls	r3, r3, #10
 8005f8e:	401a      	ands	r2, r3
 8005f90:	23c0      	movs	r3, #192	@ 0xc0
 8005f92:	029b      	lsls	r3, r3, #10
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d10a      	bne.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005f98:	4b77      	ldr	r3, [pc, #476]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	2380      	movs	r3, #128	@ 0x80
 8005f9e:	029b      	lsls	r3, r3, #10
 8005fa0:	401a      	ands	r2, r3
 8005fa2:	2380      	movs	r3, #128	@ 0x80
 8005fa4:	029b      	lsls	r3, r3, #10
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d101      	bne.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e0df      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005fae:	4b72      	ldr	r3, [pc, #456]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005fb0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005fb2:	23c0      	movs	r3, #192	@ 0xc0
 8005fb4:	029b      	lsls	r3, r3, #10
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d03b      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	23c0      	movs	r3, #192	@ 0xc0
 8005fc6:	029b      	lsls	r3, r3, #10
 8005fc8:	4013      	ands	r3, r2
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d033      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	d02e      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005fda:	4b67      	ldr	r3, [pc, #412]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fde:	4a68      	ldr	r2, [pc, #416]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005fe4:	4b64      	ldr	r3, [pc, #400]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005fe6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005fe8:	4b63      	ldr	r3, [pc, #396]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005fea:	2180      	movs	r1, #128	@ 0x80
 8005fec:	0309      	lsls	r1, r1, #12
 8005fee:	430a      	orrs	r2, r1
 8005ff0:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ff2:	4b61      	ldr	r3, [pc, #388]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005ff4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ff6:	4b60      	ldr	r3, [pc, #384]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8005ff8:	4962      	ldr	r1, [pc, #392]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005ffa:	400a      	ands	r2, r1
 8005ffc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005ffe:	4b5e      	ldr	r3, [pc, #376]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	2380      	movs	r3, #128	@ 0x80
 8006008:	005b      	lsls	r3, r3, #1
 800600a:	4013      	ands	r3, r2
 800600c:	d014      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800600e:	f7fc fb51 	bl	80026b4 <HAL_GetTick>
 8006012:	0003      	movs	r3, r0
 8006014:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006016:	e009      	b.n	800602c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006018:	f7fc fb4c 	bl	80026b4 <HAL_GetTick>
 800601c:	0002      	movs	r2, r0
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	4a59      	ldr	r2, [pc, #356]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d901      	bls.n	800602c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8006028:	2303      	movs	r3, #3
 800602a:	e0a0      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800602c:	4b52      	ldr	r3, [pc, #328]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800602e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006030:	2380      	movs	r3, #128	@ 0x80
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	4013      	ands	r3, r2
 8006036:	d0ef      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	2220      	movs	r2, #32
 800603e:	4013      	ands	r3, r2
 8006040:	d01f      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	23c0      	movs	r3, #192	@ 0xc0
 8006048:	029b      	lsls	r3, r3, #10
 800604a:	401a      	ands	r2, r3
 800604c:	23c0      	movs	r3, #192	@ 0xc0
 800604e:	029b      	lsls	r3, r3, #10
 8006050:	429a      	cmp	r2, r3
 8006052:	d10c      	bne.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8006054:	4b48      	ldr	r3, [pc, #288]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a4c      	ldr	r2, [pc, #304]	@ (800618c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800605a:	4013      	ands	r3, r2
 800605c:	0019      	movs	r1, r3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	23c0      	movs	r3, #192	@ 0xc0
 8006064:	039b      	lsls	r3, r3, #14
 8006066:	401a      	ands	r2, r3
 8006068:	4b43      	ldr	r3, [pc, #268]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800606a:	430a      	orrs	r2, r1
 800606c:	601a      	str	r2, [r3, #0]
 800606e:	4b42      	ldr	r3, [pc, #264]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006070:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	685a      	ldr	r2, [r3, #4]
 8006076:	23c0      	movs	r3, #192	@ 0xc0
 8006078:	029b      	lsls	r3, r3, #10
 800607a:	401a      	ands	r2, r3
 800607c:	4b3e      	ldr	r3, [pc, #248]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800607e:	430a      	orrs	r2, r1
 8006080:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006082:	2317      	movs	r3, #23
 8006084:	18fb      	adds	r3, r7, r3
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d105      	bne.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800608c:	4b3a      	ldr	r3, [pc, #232]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800608e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006090:	4b39      	ldr	r3, [pc, #228]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006092:	493f      	ldr	r1, [pc, #252]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8006094:	400a      	ands	r2, r1
 8006096:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2201      	movs	r2, #1
 800609e:	4013      	ands	r3, r2
 80060a0:	d009      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060a2:	4b35      	ldr	r3, [pc, #212]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80060a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060a6:	2203      	movs	r2, #3
 80060a8:	4393      	bics	r3, r2
 80060aa:	0019      	movs	r1, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689a      	ldr	r2, [r3, #8]
 80060b0:	4b31      	ldr	r3, [pc, #196]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80060b2:	430a      	orrs	r2, r1
 80060b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2202      	movs	r2, #2
 80060bc:	4013      	ands	r3, r2
 80060be:	d009      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80060c0:	4b2d      	ldr	r3, [pc, #180]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80060c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060c4:	220c      	movs	r2, #12
 80060c6:	4393      	bics	r3, r2
 80060c8:	0019      	movs	r1, r3
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	68da      	ldr	r2, [r3, #12]
 80060ce:	4b2a      	ldr	r3, [pc, #168]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80060d0:	430a      	orrs	r2, r1
 80060d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2204      	movs	r2, #4
 80060da:	4013      	ands	r3, r2
 80060dc:	d009      	beq.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80060de:	4b26      	ldr	r3, [pc, #152]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80060e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060e2:	4a2c      	ldr	r2, [pc, #176]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80060e4:	4013      	ands	r3, r2
 80060e6:	0019      	movs	r1, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	691a      	ldr	r2, [r3, #16]
 80060ec:	4b22      	ldr	r3, [pc, #136]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80060ee:	430a      	orrs	r2, r1
 80060f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2208      	movs	r2, #8
 80060f8:	4013      	ands	r3, r2
 80060fa:	d009      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060fc:	4b1e      	ldr	r3, [pc, #120]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80060fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006100:	4a25      	ldr	r2, [pc, #148]	@ (8006198 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8006102:	4013      	ands	r3, r2
 8006104:	0019      	movs	r1, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	695a      	ldr	r2, [r3, #20]
 800610a:	4b1b      	ldr	r3, [pc, #108]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800610c:	430a      	orrs	r2, r1
 800610e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	2380      	movs	r3, #128	@ 0x80
 8006116:	005b      	lsls	r3, r3, #1
 8006118:	4013      	ands	r3, r2
 800611a:	d009      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800611c:	4b16      	ldr	r3, [pc, #88]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800611e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006120:	4a17      	ldr	r2, [pc, #92]	@ (8006180 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006122:	4013      	ands	r3, r2
 8006124:	0019      	movs	r1, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	699a      	ldr	r2, [r3, #24]
 800612a:	4b13      	ldr	r3, [pc, #76]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800612c:	430a      	orrs	r2, r1
 800612e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2240      	movs	r2, #64	@ 0x40
 8006136:	4013      	ands	r3, r2
 8006138:	d009      	beq.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800613a:	4b0f      	ldr	r3, [pc, #60]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800613c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800613e:	4a17      	ldr	r2, [pc, #92]	@ (800619c <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8006140:	4013      	ands	r3, r2
 8006142:	0019      	movs	r1, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a1a      	ldr	r2, [r3, #32]
 8006148:	4b0b      	ldr	r3, [pc, #44]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800614a:	430a      	orrs	r2, r1
 800614c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2280      	movs	r2, #128	@ 0x80
 8006154:	4013      	ands	r3, r2
 8006156:	d009      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8006158:	4b07      	ldr	r3, [pc, #28]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800615a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800615c:	4a10      	ldr	r2, [pc, #64]	@ (80061a0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800615e:	4013      	ands	r3, r2
 8006160:	0019      	movs	r1, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69da      	ldr	r2, [r3, #28]
 8006166:	4b04      	ldr	r3, [pc, #16]	@ (8006178 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006168:	430a      	orrs	r2, r1
 800616a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	0018      	movs	r0, r3
 8006170:	46bd      	mov	sp, r7
 8006172:	b006      	add	sp, #24
 8006174:	bd80      	pop	{r7, pc}
 8006176:	46c0      	nop			@ (mov r8, r8)
 8006178:	40021000 	.word	0x40021000
 800617c:	40007000 	.word	0x40007000
 8006180:	fffcffff 	.word	0xfffcffff
 8006184:	fff7ffff 	.word	0xfff7ffff
 8006188:	00001388 	.word	0x00001388
 800618c:	ffcfffff 	.word	0xffcfffff
 8006190:	efffffff 	.word	0xefffffff
 8006194:	fffff3ff 	.word	0xfffff3ff
 8006198:	ffffcfff 	.word	0xffffcfff
 800619c:	fbffffff 	.word	0xfbffffff
 80061a0:	fff3ffff 	.word	0xfff3ffff

080061a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e032      	b.n	800621c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2239      	movs	r2, #57	@ 0x39
 80061ba:	5c9b      	ldrb	r3, [r3, r2]
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d107      	bne.n	80061d2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2238      	movs	r2, #56	@ 0x38
 80061c6:	2100      	movs	r1, #0
 80061c8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	0018      	movs	r0, r3
 80061ce:	f7fc f8cb 	bl	8002368 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2239      	movs	r2, #57	@ 0x39
 80061d6:	2102      	movs	r1, #2
 80061d8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	3304      	adds	r3, #4
 80061e2:	0019      	movs	r1, r3
 80061e4:	0010      	movs	r0, r2
 80061e6:	f000 fa2f 	bl	8006648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	223e      	movs	r2, #62	@ 0x3e
 80061ee:	2101      	movs	r1, #1
 80061f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	223a      	movs	r2, #58	@ 0x3a
 80061f6:	2101      	movs	r1, #1
 80061f8:	5499      	strb	r1, [r3, r2]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	223b      	movs	r2, #59	@ 0x3b
 80061fe:	2101      	movs	r1, #1
 8006200:	5499      	strb	r1, [r3, r2]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	223c      	movs	r2, #60	@ 0x3c
 8006206:	2101      	movs	r1, #1
 8006208:	5499      	strb	r1, [r3, r2]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	223d      	movs	r2, #61	@ 0x3d
 800620e:	2101      	movs	r1, #1
 8006210:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2239      	movs	r2, #57	@ 0x39
 8006216:	2101      	movs	r1, #1
 8006218:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	0018      	movs	r0, r3
 800621e:	46bd      	mov	sp, r7
 8006220:	b002      	add	sp, #8
 8006222:	bd80      	pop	{r7, pc}

08006224 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2239      	movs	r2, #57	@ 0x39
 8006230:	5c9b      	ldrb	r3, [r3, r2]
 8006232:	b2db      	uxtb	r3, r3
 8006234:	2b01      	cmp	r3, #1
 8006236:	d001      	beq.n	800623c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e03b      	b.n	80062b4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2239      	movs	r2, #57	@ 0x39
 8006240:	2102      	movs	r1, #2
 8006242:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68da      	ldr	r2, [r3, #12]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2101      	movs	r1, #1
 8006250:	430a      	orrs	r2, r1
 8006252:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	2380      	movs	r3, #128	@ 0x80
 800625a:	05db      	lsls	r3, r3, #23
 800625c:	429a      	cmp	r2, r3
 800625e:	d00e      	beq.n	800627e <HAL_TIM_Base_Start_IT+0x5a>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a15      	ldr	r2, [pc, #84]	@ (80062bc <HAL_TIM_Base_Start_IT+0x98>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d009      	beq.n	800627e <HAL_TIM_Base_Start_IT+0x5a>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a14      	ldr	r2, [pc, #80]	@ (80062c0 <HAL_TIM_Base_Start_IT+0x9c>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d004      	beq.n	800627e <HAL_TIM_Base_Start_IT+0x5a>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a12      	ldr	r2, [pc, #72]	@ (80062c4 <HAL_TIM_Base_Start_IT+0xa0>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d111      	bne.n	80062a2 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	2207      	movs	r2, #7
 8006286:	4013      	ands	r3, r2
 8006288:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2b06      	cmp	r3, #6
 800628e:	d010      	beq.n	80062b2 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2101      	movs	r1, #1
 800629c:	430a      	orrs	r2, r1
 800629e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062a0:	e007      	b.n	80062b2 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2101      	movs	r1, #1
 80062ae:	430a      	orrs	r2, r1
 80062b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	0018      	movs	r0, r3
 80062b6:	46bd      	mov	sp, r7
 80062b8:	b004      	add	sp, #16
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	40000400 	.word	0x40000400
 80062c0:	40010800 	.word	0x40010800
 80062c4:	40011400 	.word	0x40011400

080062c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	2202      	movs	r2, #2
 80062e4:	4013      	ands	r3, r2
 80062e6:	d021      	beq.n	800632c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2202      	movs	r2, #2
 80062ec:	4013      	ands	r3, r2
 80062ee:	d01d      	beq.n	800632c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2203      	movs	r2, #3
 80062f6:	4252      	negs	r2, r2
 80062f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	2203      	movs	r2, #3
 8006308:	4013      	ands	r3, r2
 800630a:	d004      	beq.n	8006316 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	0018      	movs	r0, r3
 8006310:	f000 f982 	bl	8006618 <HAL_TIM_IC_CaptureCallback>
 8006314:	e007      	b.n	8006326 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	0018      	movs	r0, r3
 800631a:	f000 f975 	bl	8006608 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	0018      	movs	r0, r3
 8006322:	f000 f981 	bl	8006628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	2204      	movs	r2, #4
 8006330:	4013      	ands	r3, r2
 8006332:	d022      	beq.n	800637a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2204      	movs	r2, #4
 8006338:	4013      	ands	r3, r2
 800633a:	d01e      	beq.n	800637a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2205      	movs	r2, #5
 8006342:	4252      	negs	r2, r2
 8006344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2202      	movs	r2, #2
 800634a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699a      	ldr	r2, [r3, #24]
 8006352:	23c0      	movs	r3, #192	@ 0xc0
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	4013      	ands	r3, r2
 8006358:	d004      	beq.n	8006364 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	0018      	movs	r0, r3
 800635e:	f000 f95b 	bl	8006618 <HAL_TIM_IC_CaptureCallback>
 8006362:	e007      	b.n	8006374 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	0018      	movs	r0, r3
 8006368:	f000 f94e 	bl	8006608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	0018      	movs	r0, r3
 8006370:	f000 f95a 	bl	8006628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	2208      	movs	r2, #8
 800637e:	4013      	ands	r3, r2
 8006380:	d021      	beq.n	80063c6 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2208      	movs	r2, #8
 8006386:	4013      	ands	r3, r2
 8006388:	d01d      	beq.n	80063c6 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2209      	movs	r2, #9
 8006390:	4252      	negs	r2, r2
 8006392:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2204      	movs	r2, #4
 8006398:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	69db      	ldr	r3, [r3, #28]
 80063a0:	2203      	movs	r2, #3
 80063a2:	4013      	ands	r3, r2
 80063a4:	d004      	beq.n	80063b0 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	0018      	movs	r0, r3
 80063aa:	f000 f935 	bl	8006618 <HAL_TIM_IC_CaptureCallback>
 80063ae:	e007      	b.n	80063c0 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	0018      	movs	r0, r3
 80063b4:	f000 f928 	bl	8006608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	0018      	movs	r0, r3
 80063bc:	f000 f934 	bl	8006628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	2210      	movs	r2, #16
 80063ca:	4013      	ands	r3, r2
 80063cc:	d022      	beq.n	8006414 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2210      	movs	r2, #16
 80063d2:	4013      	ands	r3, r2
 80063d4:	d01e      	beq.n	8006414 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	2211      	movs	r2, #17
 80063dc:	4252      	negs	r2, r2
 80063de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2208      	movs	r2, #8
 80063e4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	69da      	ldr	r2, [r3, #28]
 80063ec:	23c0      	movs	r3, #192	@ 0xc0
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	4013      	ands	r3, r2
 80063f2:	d004      	beq.n	80063fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	0018      	movs	r0, r3
 80063f8:	f000 f90e 	bl	8006618 <HAL_TIM_IC_CaptureCallback>
 80063fc:	e007      	b.n	800640e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	0018      	movs	r0, r3
 8006402:	f000 f901 	bl	8006608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	0018      	movs	r0, r3
 800640a:	f000 f90d 	bl	8006628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	2201      	movs	r2, #1
 8006418:	4013      	ands	r3, r2
 800641a:	d00c      	beq.n	8006436 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2201      	movs	r2, #1
 8006420:	4013      	ands	r3, r2
 8006422:	d008      	beq.n	8006436 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2202      	movs	r2, #2
 800642a:	4252      	negs	r2, r2
 800642c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	0018      	movs	r0, r3
 8006432:	f7fb f94f 	bl	80016d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	2240      	movs	r2, #64	@ 0x40
 800643a:	4013      	ands	r3, r2
 800643c:	d00c      	beq.n	8006458 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2240      	movs	r2, #64	@ 0x40
 8006442:	4013      	ands	r3, r2
 8006444:	d008      	beq.n	8006458 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2241      	movs	r2, #65	@ 0x41
 800644c:	4252      	negs	r2, r2
 800644e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	0018      	movs	r0, r3
 8006454:	f000 f8f0 	bl	8006638 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006458:	46c0      	nop			@ (mov r8, r8)
 800645a:	46bd      	mov	sp, r7
 800645c:	b004      	add	sp, #16
 800645e:	bd80      	pop	{r7, pc}

08006460 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800646a:	230f      	movs	r3, #15
 800646c:	18fb      	adds	r3, r7, r3
 800646e:	2200      	movs	r2, #0
 8006470:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2238      	movs	r2, #56	@ 0x38
 8006476:	5c9b      	ldrb	r3, [r3, r2]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d101      	bne.n	8006480 <HAL_TIM_ConfigClockSource+0x20>
 800647c:	2302      	movs	r3, #2
 800647e:	e0bc      	b.n	80065fa <HAL_TIM_ConfigClockSource+0x19a>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2238      	movs	r2, #56	@ 0x38
 8006484:	2101      	movs	r1, #1
 8006486:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2239      	movs	r2, #57	@ 0x39
 800648c:	2102      	movs	r1, #2
 800648e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	2277      	movs	r2, #119	@ 0x77
 800649c:	4393      	bics	r3, r2
 800649e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	4a58      	ldr	r2, [pc, #352]	@ (8006604 <HAL_TIM_ConfigClockSource+0x1a4>)
 80064a4:	4013      	ands	r3, r2
 80064a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68ba      	ldr	r2, [r7, #8]
 80064ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2280      	movs	r2, #128	@ 0x80
 80064b6:	0192      	lsls	r2, r2, #6
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d040      	beq.n	800653e <HAL_TIM_ConfigClockSource+0xde>
 80064bc:	2280      	movs	r2, #128	@ 0x80
 80064be:	0192      	lsls	r2, r2, #6
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d900      	bls.n	80064c6 <HAL_TIM_ConfigClockSource+0x66>
 80064c4:	e088      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x178>
 80064c6:	2280      	movs	r2, #128	@ 0x80
 80064c8:	0152      	lsls	r2, r2, #5
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d100      	bne.n	80064d0 <HAL_TIM_ConfigClockSource+0x70>
 80064ce:	e088      	b.n	80065e2 <HAL_TIM_ConfigClockSource+0x182>
 80064d0:	2280      	movs	r2, #128	@ 0x80
 80064d2:	0152      	lsls	r2, r2, #5
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d900      	bls.n	80064da <HAL_TIM_ConfigClockSource+0x7a>
 80064d8:	e07e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x178>
 80064da:	2b70      	cmp	r3, #112	@ 0x70
 80064dc:	d018      	beq.n	8006510 <HAL_TIM_ConfigClockSource+0xb0>
 80064de:	d900      	bls.n	80064e2 <HAL_TIM_ConfigClockSource+0x82>
 80064e0:	e07a      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x178>
 80064e2:	2b60      	cmp	r3, #96	@ 0x60
 80064e4:	d04f      	beq.n	8006586 <HAL_TIM_ConfigClockSource+0x126>
 80064e6:	d900      	bls.n	80064ea <HAL_TIM_ConfigClockSource+0x8a>
 80064e8:	e076      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x178>
 80064ea:	2b50      	cmp	r3, #80	@ 0x50
 80064ec:	d03b      	beq.n	8006566 <HAL_TIM_ConfigClockSource+0x106>
 80064ee:	d900      	bls.n	80064f2 <HAL_TIM_ConfigClockSource+0x92>
 80064f0:	e072      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x178>
 80064f2:	2b40      	cmp	r3, #64	@ 0x40
 80064f4:	d057      	beq.n	80065a6 <HAL_TIM_ConfigClockSource+0x146>
 80064f6:	d900      	bls.n	80064fa <HAL_TIM_ConfigClockSource+0x9a>
 80064f8:	e06e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x178>
 80064fa:	2b30      	cmp	r3, #48	@ 0x30
 80064fc:	d063      	beq.n	80065c6 <HAL_TIM_ConfigClockSource+0x166>
 80064fe:	d86b      	bhi.n	80065d8 <HAL_TIM_ConfigClockSource+0x178>
 8006500:	2b20      	cmp	r3, #32
 8006502:	d060      	beq.n	80065c6 <HAL_TIM_ConfigClockSource+0x166>
 8006504:	d868      	bhi.n	80065d8 <HAL_TIM_ConfigClockSource+0x178>
 8006506:	2b00      	cmp	r3, #0
 8006508:	d05d      	beq.n	80065c6 <HAL_TIM_ConfigClockSource+0x166>
 800650a:	2b10      	cmp	r3, #16
 800650c:	d05b      	beq.n	80065c6 <HAL_TIM_ConfigClockSource+0x166>
 800650e:	e063      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006520:	f000 f970 	bl	8006804 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	2277      	movs	r2, #119	@ 0x77
 8006530:	4313      	orrs	r3, r2
 8006532:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68ba      	ldr	r2, [r7, #8]
 800653a:	609a      	str	r2, [r3, #8]
      break;
 800653c:	e052      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800654e:	f000 f959 	bl	8006804 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689a      	ldr	r2, [r3, #8]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2180      	movs	r1, #128	@ 0x80
 800655e:	01c9      	lsls	r1, r1, #7
 8006560:	430a      	orrs	r2, r1
 8006562:	609a      	str	r2, [r3, #8]
      break;
 8006564:	e03e      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006572:	001a      	movs	r2, r3
 8006574:	f000 f8cc 	bl	8006710 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2150      	movs	r1, #80	@ 0x50
 800657e:	0018      	movs	r0, r3
 8006580:	f000 f926 	bl	80067d0 <TIM_ITRx_SetConfig>
      break;
 8006584:	e02e      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006592:	001a      	movs	r2, r3
 8006594:	f000 f8ea 	bl	800676c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2160      	movs	r1, #96	@ 0x60
 800659e:	0018      	movs	r0, r3
 80065a0:	f000 f916 	bl	80067d0 <TIM_ITRx_SetConfig>
      break;
 80065a4:	e01e      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065b2:	001a      	movs	r2, r3
 80065b4:	f000 f8ac 	bl	8006710 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	2140      	movs	r1, #64	@ 0x40
 80065be:	0018      	movs	r0, r3
 80065c0:	f000 f906 	bl	80067d0 <TIM_ITRx_SetConfig>
      break;
 80065c4:	e00e      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	0019      	movs	r1, r3
 80065d0:	0010      	movs	r0, r2
 80065d2:	f000 f8fd 	bl	80067d0 <TIM_ITRx_SetConfig>
      break;
 80065d6:	e005      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80065d8:	230f      	movs	r3, #15
 80065da:	18fb      	adds	r3, r7, r3
 80065dc:	2201      	movs	r2, #1
 80065de:	701a      	strb	r2, [r3, #0]
      break;
 80065e0:	e000      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80065e2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2239      	movs	r2, #57	@ 0x39
 80065e8:	2101      	movs	r1, #1
 80065ea:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2238      	movs	r2, #56	@ 0x38
 80065f0:	2100      	movs	r1, #0
 80065f2:	5499      	strb	r1, [r3, r2]

  return status;
 80065f4:	230f      	movs	r3, #15
 80065f6:	18fb      	adds	r3, r7, r3
 80065f8:	781b      	ldrb	r3, [r3, #0]
}
 80065fa:	0018      	movs	r0, r3
 80065fc:	46bd      	mov	sp, r7
 80065fe:	b004      	add	sp, #16
 8006600:	bd80      	pop	{r7, pc}
 8006602:	46c0      	nop			@ (mov r8, r8)
 8006604:	ffff00ff 	.word	0xffff00ff

08006608 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006610:	46c0      	nop			@ (mov r8, r8)
 8006612:	46bd      	mov	sp, r7
 8006614:	b002      	add	sp, #8
 8006616:	bd80      	pop	{r7, pc}

08006618 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006620:	46c0      	nop			@ (mov r8, r8)
 8006622:	46bd      	mov	sp, r7
 8006624:	b002      	add	sp, #8
 8006626:	bd80      	pop	{r7, pc}

08006628 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006630:	46c0      	nop			@ (mov r8, r8)
 8006632:	46bd      	mov	sp, r7
 8006634:	b002      	add	sp, #8
 8006636:	bd80      	pop	{r7, pc}

08006638 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006640:	46c0      	nop			@ (mov r8, r8)
 8006642:	46bd      	mov	sp, r7
 8006644:	b002      	add	sp, #8
 8006646:	bd80      	pop	{r7, pc}

08006648 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	2380      	movs	r3, #128	@ 0x80
 800665c:	05db      	lsls	r3, r3, #23
 800665e:	429a      	cmp	r2, r3
 8006660:	d00b      	beq.n	800667a <TIM_Base_SetConfig+0x32>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a26      	ldr	r2, [pc, #152]	@ (8006700 <TIM_Base_SetConfig+0xb8>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d007      	beq.n	800667a <TIM_Base_SetConfig+0x32>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a25      	ldr	r2, [pc, #148]	@ (8006704 <TIM_Base_SetConfig+0xbc>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d003      	beq.n	800667a <TIM_Base_SetConfig+0x32>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a24      	ldr	r2, [pc, #144]	@ (8006708 <TIM_Base_SetConfig+0xc0>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d108      	bne.n	800668c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2270      	movs	r2, #112	@ 0x70
 800667e:	4393      	bics	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	4313      	orrs	r3, r2
 800668a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	2380      	movs	r3, #128	@ 0x80
 8006690:	05db      	lsls	r3, r3, #23
 8006692:	429a      	cmp	r2, r3
 8006694:	d00b      	beq.n	80066ae <TIM_Base_SetConfig+0x66>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a19      	ldr	r2, [pc, #100]	@ (8006700 <TIM_Base_SetConfig+0xb8>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d007      	beq.n	80066ae <TIM_Base_SetConfig+0x66>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a18      	ldr	r2, [pc, #96]	@ (8006704 <TIM_Base_SetConfig+0xbc>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d003      	beq.n	80066ae <TIM_Base_SetConfig+0x66>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a17      	ldr	r2, [pc, #92]	@ (8006708 <TIM_Base_SetConfig+0xc0>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d108      	bne.n	80066c0 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	4a16      	ldr	r2, [pc, #88]	@ (800670c <TIM_Base_SetConfig+0xc4>)
 80066b2:	4013      	ands	r3, r2
 80066b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	4313      	orrs	r3, r2
 80066be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2280      	movs	r2, #128	@ 0x80
 80066c4:	4393      	bics	r3, r2
 80066c6:	001a      	movs	r2, r3
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	691b      	ldr	r3, [r3, #16]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	689a      	ldr	r2, [r3, #8]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	2204      	movs	r2, #4
 80066e6:	431a      	orrs	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	601a      	str	r2, [r3, #0]
}
 80066f8:	46c0      	nop			@ (mov r8, r8)
 80066fa:	46bd      	mov	sp, r7
 80066fc:	b004      	add	sp, #16
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	40000400 	.word	0x40000400
 8006704:	40010800 	.word	0x40010800
 8006708:	40011400 	.word	0x40011400
 800670c:	fffffcff 	.word	0xfffffcff

08006710 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6a1b      	ldr	r3, [r3, #32]
 8006720:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6a1b      	ldr	r3, [r3, #32]
 8006726:	2201      	movs	r2, #1
 8006728:	4393      	bics	r3, r2
 800672a:	001a      	movs	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	699b      	ldr	r3, [r3, #24]
 8006734:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	22f0      	movs	r2, #240	@ 0xf0
 800673a:	4393      	bics	r3, r2
 800673c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	011b      	lsls	r3, r3, #4
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	4313      	orrs	r3, r2
 8006746:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	220a      	movs	r2, #10
 800674c:	4393      	bics	r3, r2
 800674e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	4313      	orrs	r3, r2
 8006756:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	693a      	ldr	r2, [r7, #16]
 800675c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	697a      	ldr	r2, [r7, #20]
 8006762:	621a      	str	r2, [r3, #32]
}
 8006764:	46c0      	nop			@ (mov r8, r8)
 8006766:	46bd      	mov	sp, r7
 8006768:	b006      	add	sp, #24
 800676a:	bd80      	pop	{r7, pc}

0800676c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b086      	sub	sp, #24
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6a1b      	ldr	r3, [r3, #32]
 800677c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6a1b      	ldr	r3, [r3, #32]
 8006782:	2210      	movs	r2, #16
 8006784:	4393      	bics	r3, r2
 8006786:	001a      	movs	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	699b      	ldr	r3, [r3, #24]
 8006790:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	4a0d      	ldr	r2, [pc, #52]	@ (80067cc <TIM_TI2_ConfigInputStage+0x60>)
 8006796:	4013      	ands	r3, r2
 8006798:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	031b      	lsls	r3, r3, #12
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	22a0      	movs	r2, #160	@ 0xa0
 80067a8:	4393      	bics	r3, r2
 80067aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	011b      	lsls	r3, r3, #4
 80067b0:	697a      	ldr	r2, [r7, #20]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	621a      	str	r2, [r3, #32]
}
 80067c2:	46c0      	nop			@ (mov r8, r8)
 80067c4:	46bd      	mov	sp, r7
 80067c6:	b006      	add	sp, #24
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	46c0      	nop			@ (mov r8, r8)
 80067cc:	ffff0fff 	.word	0xffff0fff

080067d0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2270      	movs	r2, #112	@ 0x70
 80067e4:	4393      	bics	r3, r2
 80067e6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067e8:	683a      	ldr	r2, [r7, #0]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	2207      	movs	r2, #7
 80067f0:	4313      	orrs	r3, r2
 80067f2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	609a      	str	r2, [r3, #8]
}
 80067fa:	46c0      	nop			@ (mov r8, r8)
 80067fc:	46bd      	mov	sp, r7
 80067fe:	b004      	add	sp, #16
 8006800:	bd80      	pop	{r7, pc}
	...

08006804 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af00      	add	r7, sp, #0
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	607a      	str	r2, [r7, #4]
 8006810:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	4a09      	ldr	r2, [pc, #36]	@ (8006840 <TIM_ETR_SetConfig+0x3c>)
 800681c:	4013      	ands	r3, r2
 800681e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	021a      	lsls	r2, r3, #8
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	431a      	orrs	r2, r3
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	4313      	orrs	r3, r2
 800682c:	697a      	ldr	r2, [r7, #20]
 800682e:	4313      	orrs	r3, r2
 8006830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	697a      	ldr	r2, [r7, #20]
 8006836:	609a      	str	r2, [r3, #8]
}
 8006838:	46c0      	nop			@ (mov r8, r8)
 800683a:	46bd      	mov	sp, r7
 800683c:	b006      	add	sp, #24
 800683e:	bd80      	pop	{r7, pc}
 8006840:	ffff00ff 	.word	0xffff00ff

08006844 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b084      	sub	sp, #16
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2238      	movs	r2, #56	@ 0x38
 8006852:	5c9b      	ldrb	r3, [r3, r2]
 8006854:	2b01      	cmp	r3, #1
 8006856:	d101      	bne.n	800685c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006858:	2302      	movs	r3, #2
 800685a:	e047      	b.n	80068ec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2238      	movs	r2, #56	@ 0x38
 8006860:	2101      	movs	r1, #1
 8006862:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2239      	movs	r2, #57	@ 0x39
 8006868:	2102      	movs	r1, #2
 800686a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2270      	movs	r2, #112	@ 0x70
 8006880:	4393      	bics	r3, r2
 8006882:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	4313      	orrs	r3, r2
 800688c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	2380      	movs	r3, #128	@ 0x80
 800689c:	05db      	lsls	r3, r3, #23
 800689e:	429a      	cmp	r2, r3
 80068a0:	d00e      	beq.n	80068c0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a13      	ldr	r2, [pc, #76]	@ (80068f4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d009      	beq.n	80068c0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a11      	ldr	r2, [pc, #68]	@ (80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d004      	beq.n	80068c0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a10      	ldr	r2, [pc, #64]	@ (80068fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d10c      	bne.n	80068da <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	2280      	movs	r2, #128	@ 0x80
 80068c4:	4393      	bics	r3, r2
 80068c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68ba      	ldr	r2, [r7, #8]
 80068d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2239      	movs	r2, #57	@ 0x39
 80068de:	2101      	movs	r1, #1
 80068e0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2238      	movs	r2, #56	@ 0x38
 80068e6:	2100      	movs	r1, #0
 80068e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80068ea:	2300      	movs	r3, #0
}
 80068ec:	0018      	movs	r0, r3
 80068ee:	46bd      	mov	sp, r7
 80068f0:	b004      	add	sp, #16
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	40000400 	.word	0x40000400
 80068f8:	40010800 	.word	0x40010800
 80068fc:	40011400 	.word	0x40011400

08006900 <dac_calib_init>:
#include "dac_calib.h"
#include <math.h>

void dac_calib_init(dac_calib_t *c)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
    if (!c) return;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00a      	beq.n	8006924 <dac_calib_init+0x24>
    c->gain   = 1.0f;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	22fe      	movs	r2, #254	@ 0xfe
 8006912:	0592      	lsls	r2, r2, #22
 8006914:	601a      	str	r2, [r3, #0]
    c->offset = 0.0f;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	605a      	str	r2, [r3, #4]
    c->valid  = true;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	721a      	strb	r2, [r3, #8]
 8006922:	e000      	b.n	8006926 <dac_calib_init+0x26>
    if (!c) return;
 8006924:	46c0      	nop			@ (mov r8, r8)
}
 8006926:	46bd      	mov	sp, r7
 8006928:	b002      	add	sp, #8
 800692a:	bd80      	pop	{r7, pc}

0800692c <dac_calib_apply>:
    c->valid = true;
    return true;
}

float dac_calib_apply(const dac_calib_t *c, float desired_volts)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
    if (!c || !c->valid || fabsf(c->gain) < 1e-6f) {
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d010      	beq.n	800695e <dac_calib_apply+0x32>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	7a1b      	ldrb	r3, [r3, #8]
 8006940:	2201      	movs	r2, #1
 8006942:	4053      	eors	r3, r2
 8006944:	b2db      	uxtb	r3, r3
 8006946:	2b00      	cmp	r3, #0
 8006948:	d109      	bne.n	800695e <dac_calib_apply+0x32>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	005b      	lsls	r3, r3, #1
 8006950:	085b      	lsrs	r3, r3, #1
 8006952:	490e      	ldr	r1, [pc, #56]	@ (800698c <dac_calib_apply+0x60>)
 8006954:	1c18      	adds	r0, r3, #0
 8006956:	f7f9 fc7f 	bl	8000258 <__aeabi_fcmplt>
 800695a:	1e03      	subs	r3, r0, #0
 800695c:	d001      	beq.n	8006962 <dac_calib_apply+0x36>
        return desired_volts;
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	e010      	b.n	8006984 <dac_calib_apply+0x58>
    }
    float cmd = (desired_volts - c->offset) / c->gain;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	1c19      	adds	r1, r3, #0
 8006968:	6838      	ldr	r0, [r7, #0]
 800696a:	f7fa f9fd 	bl	8000d68 <__aeabi_fsub>
 800696e:	1c03      	adds	r3, r0, #0
 8006970:	1c1a      	adds	r2, r3, #0
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	1c19      	adds	r1, r3, #0
 8006978:	1c10      	adds	r0, r2, #0
 800697a:	f7f9 fecd 	bl	8000718 <__aeabi_fdiv>
 800697e:	1c03      	adds	r3, r0, #0
 8006980:	60fb      	str	r3, [r7, #12]
    return cmd;
 8006982:	68fb      	ldr	r3, [r7, #12]
}
 8006984:	1c18      	adds	r0, r3, #0
 8006986:	46bd      	mov	sp, r7
 8006988:	b004      	add	sp, #16
 800698a:	bd80      	pop	{r7, pc}
 800698c:	358637bd 	.word	0x358637bd

08006990 <volts_to_code>:
//#include "stm32l0xx_hal.h"

extern DAC_HandleTypeDef hdac;

static inline uint32_t volts_to_code(float volts)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
    if (volts <= 0.0f) return 0u;
 8006998:	2100      	movs	r1, #0
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f7f9 fc66 	bl	800026c <__aeabi_fcmple>
 80069a0:	1e03      	subs	r3, r0, #0
 80069a2:	d001      	beq.n	80069a8 <volts_to_code+0x18>
 80069a4:	2300      	movs	r3, #0
 80069a6:	e026      	b.n	80069f6 <volts_to_code+0x66>
    if (volts >= BOARD_VREF_V) return DAC_MAX_CODE;
 80069a8:	4915      	ldr	r1, [pc, #84]	@ (8006a00 <volts_to_code+0x70>)
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f7f9 fc72 	bl	8000294 <__aeabi_fcmpge>
 80069b0:	1e03      	subs	r3, r0, #0
 80069b2:	d001      	beq.n	80069b8 <volts_to_code+0x28>
 80069b4:	4b13      	ldr	r3, [pc, #76]	@ (8006a04 <volts_to_code+0x74>)
 80069b6:	e01e      	b.n	80069f6 <volts_to_code+0x66>
    /* compute and round */
    const float ratio = volts / BOARD_VREF_V;
 80069b8:	4911      	ldr	r1, [pc, #68]	@ (8006a00 <volts_to_code+0x70>)
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f7f9 feac 	bl	8000718 <__aeabi_fdiv>
 80069c0:	1c03      	adds	r3, r0, #0
 80069c2:	613b      	str	r3, [r7, #16]
    const float codef = ratio * (float)DAC_MAX_CODE;
 80069c4:	4910      	ldr	r1, [pc, #64]	@ (8006a08 <volts_to_code+0x78>)
 80069c6:	6938      	ldr	r0, [r7, #16]
 80069c8:	f7fa f874 	bl	8000ab4 <__aeabi_fmul>
 80069cc:	1c03      	adds	r3, r0, #0
 80069ce:	60fb      	str	r3, [r7, #12]
    uint32_t code = (uint32_t)(codef + 0.5f);
 80069d0:	21fc      	movs	r1, #252	@ 0xfc
 80069d2:	0589      	lsls	r1, r1, #22
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	f7f9 fcad 	bl	8000334 <__aeabi_fadd>
 80069da:	1c03      	adds	r3, r0, #0
 80069dc:	1c18      	adds	r0, r3, #0
 80069de:	f7f9 fc91 	bl	8000304 <__aeabi_f2uiz>
 80069e2:	0003      	movs	r3, r0
 80069e4:	617b      	str	r3, [r7, #20]
    if (code > DAC_MAX_CODE) code = DAC_MAX_CODE;
 80069e6:	697a      	ldr	r2, [r7, #20]
 80069e8:	2380      	movs	r3, #128	@ 0x80
 80069ea:	015b      	lsls	r3, r3, #5
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d301      	bcc.n	80069f4 <volts_to_code+0x64>
 80069f0:	4b04      	ldr	r3, [pc, #16]	@ (8006a04 <volts_to_code+0x74>)
 80069f2:	617b      	str	r3, [r7, #20]
    return code;
 80069f4:	697b      	ldr	r3, [r7, #20]
}
 80069f6:	0018      	movs	r0, r3
 80069f8:	46bd      	mov	sp, r7
 80069fa:	b006      	add	sp, #24
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	46c0      	nop			@ (mov r8, r8)
 8006a00:	40533333 	.word	0x40533333
 8006a04:	00000fff 	.word	0x00000fff
 8006a08:	457ff000 	.word	0x457ff000

08006a0c <clampf>:

static inline float clampf(float v, float lo, float hi) {
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	60f8      	str	r0, [r7, #12]
 8006a14:	60b9      	str	r1, [r7, #8]
 8006a16:	607a      	str	r2, [r7, #4]
    if (v < lo) return lo;
 8006a18:	68b9      	ldr	r1, [r7, #8]
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f7f9 fc1c 	bl	8000258 <__aeabi_fcmplt>
 8006a20:	1e03      	subs	r3, r0, #0
 8006a22:	d001      	beq.n	8006a28 <clampf+0x1c>
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	e008      	b.n	8006a3a <clampf+0x2e>
    if (v > hi) return hi;
 8006a28:	6879      	ldr	r1, [r7, #4]
 8006a2a:	68f8      	ldr	r0, [r7, #12]
 8006a2c:	f7f9 fc28 	bl	8000280 <__aeabi_fcmpgt>
 8006a30:	1e03      	subs	r3, r0, #0
 8006a32:	d001      	beq.n	8006a38 <clampf+0x2c>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	e000      	b.n	8006a3a <clampf+0x2e>
    return v;
 8006a38:	68fb      	ldr	r3, [r7, #12]
}
 8006a3a:	1c18      	adds	r0, r3, #0
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	b004      	add	sp, #16
 8006a40:	bd80      	pop	{r7, pc}
	...

08006a44 <dac_init>:

dac_ctrl_status_t dac_init(void)
{
 8006a44:	b590      	push	{r4, r7, lr}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef st;

    st = HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8006a4a:	1dfc      	adds	r4, r7, #7
 8006a4c:	4b10      	ldr	r3, [pc, #64]	@ (8006a90 <dac_init+0x4c>)
 8006a4e:	2100      	movs	r1, #0
 8006a50:	0018      	movs	r0, r3
 8006a52:	f7fb ffab 	bl	80029ac <HAL_DAC_Start>
 8006a56:	0003      	movs	r3, r0
 8006a58:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK) return DAC_CTRL_ERR;
 8006a5a:	1dfb      	adds	r3, r7, #7
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d002      	beq.n	8006a68 <dac_init+0x24>
 8006a62:	2301      	movs	r3, #1
 8006a64:	425b      	negs	r3, r3
 8006a66:	e00f      	b.n	8006a88 <dac_init+0x44>

    st = HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8006a68:	1dfc      	adds	r4, r7, #7
 8006a6a:	4b09      	ldr	r3, [pc, #36]	@ (8006a90 <dac_init+0x4c>)
 8006a6c:	2110      	movs	r1, #16
 8006a6e:	0018      	movs	r0, r3
 8006a70:	f7fb ff9c 	bl	80029ac <HAL_DAC_Start>
 8006a74:	0003      	movs	r3, r0
 8006a76:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK) return DAC_CTRL_ERR;
 8006a78:	1dfb      	adds	r3, r7, #7
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d002      	beq.n	8006a86 <dac_init+0x42>
 8006a80:	2301      	movs	r3, #1
 8006a82:	425b      	negs	r3, r3
 8006a84:	e000      	b.n	8006a88 <dac_init+0x44>

    return DAC_CTRL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	0018      	movs	r0, r3
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	b003      	add	sp, #12
 8006a8e:	bd90      	pop	{r4, r7, pc}
 8006a90:	20000098 	.word	0x20000098

08006a94 <write_dac_channel>:

/* Write code to channel with 12-bit right alignment */
static dac_ctrl_status_t write_dac_channel(uint32_t code, uint32_t channel)
{
 8006a94:	b5b0      	push	{r4, r5, r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef st;
    st = HAL_DAC_SetValue(&hdac, channel, DAC_ALIGN_12B_R, code);
 8006a9e:	250f      	movs	r5, #15
 8006aa0:	197c      	adds	r4, r7, r5
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6839      	ldr	r1, [r7, #0]
 8006aa6:	4809      	ldr	r0, [pc, #36]	@ (8006acc <write_dac_channel+0x38>)
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f7fb ffe7 	bl	8002a7c <HAL_DAC_SetValue>
 8006aae:	0003      	movs	r3, r0
 8006ab0:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK) return DAC_CTRL_ERR;
 8006ab2:	197b      	adds	r3, r7, r5
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d002      	beq.n	8006ac0 <write_dac_channel+0x2c>
 8006aba:	2301      	movs	r3, #1
 8006abc:	425b      	negs	r3, r3
 8006abe:	e000      	b.n	8006ac2 <write_dac_channel+0x2e>
    /* Optionally restart or ensure channel running - not needed if started in dac_init */
    return DAC_CTRL_OK;
 8006ac0:	2300      	movs	r3, #0
}
 8006ac2:	0018      	movs	r0, r3
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	b004      	add	sp, #16
 8006ac8:	bdb0      	pop	{r4, r5, r7, pc}
 8006aca:	46c0      	nop			@ (mov r8, r8)
 8006acc:	20000098 	.word	0x20000098

08006ad0 <dac_set_voltage_ch1>:

dac_ctrl_status_t dac_set_voltage_ch1(float volts)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b084      	sub	sp, #16
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
    volts = clampf(volts, 0.0f, BOARD_VREF_V);
 8006ad8:	4a0b      	ldr	r2, [pc, #44]	@ (8006b08 <dac_set_voltage_ch1+0x38>)
 8006ada:	2100      	movs	r1, #0
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	1c18      	adds	r0, r3, #0
 8006ae0:	f7ff ff94 	bl	8006a0c <clampf>
 8006ae4:	1c03      	adds	r3, r0, #0
 8006ae6:	607b      	str	r3, [r7, #4]
    uint32_t code = volts_to_code(volts);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	1c18      	adds	r0, r3, #0
 8006aec:	f7ff ff50 	bl	8006990 <volts_to_code>
 8006af0:	0003      	movs	r3, r0
 8006af2:	60fb      	str	r3, [r7, #12]
    return write_dac_channel(code, DAC_CHANNEL_1);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2100      	movs	r1, #0
 8006af8:	0018      	movs	r0, r3
 8006afa:	f7ff ffcb 	bl	8006a94 <write_dac_channel>
 8006afe:	0003      	movs	r3, r0
}
 8006b00:	0018      	movs	r0, r3
 8006b02:	46bd      	mov	sp, r7
 8006b04:	b004      	add	sp, #16
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	40533333 	.word	0x40533333

08006b0c <dac_set_voltage_ch2>:

dac_ctrl_status_t dac_set_voltage_ch2(float volts)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
    volts = clampf(volts, 0.0f, BOARD_VREF_V);
 8006b14:	4a0b      	ldr	r2, [pc, #44]	@ (8006b44 <dac_set_voltage_ch2+0x38>)
 8006b16:	2100      	movs	r1, #0
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	1c18      	adds	r0, r3, #0
 8006b1c:	f7ff ff76 	bl	8006a0c <clampf>
 8006b20:	1c03      	adds	r3, r0, #0
 8006b22:	607b      	str	r3, [r7, #4]
    uint32_t code = volts_to_code(volts);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	1c18      	adds	r0, r3, #0
 8006b28:	f7ff ff32 	bl	8006990 <volts_to_code>
 8006b2c:	0003      	movs	r3, r0
 8006b2e:	60fb      	str	r3, [r7, #12]
    return write_dac_channel(code, DAC_CHANNEL_2);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2110      	movs	r1, #16
 8006b34:	0018      	movs	r0, r3
 8006b36:	f7ff ffad 	bl	8006a94 <write_dac_channel>
 8006b3a:	0003      	movs	r3, r0
}
 8006b3c:	0018      	movs	r0, r3
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	b004      	add	sp, #16
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	40533333 	.word	0x40533333

08006b48 <std>:
 8006b48:	2300      	movs	r3, #0
 8006b4a:	b510      	push	{r4, lr}
 8006b4c:	0004      	movs	r4, r0
 8006b4e:	6003      	str	r3, [r0, #0]
 8006b50:	6043      	str	r3, [r0, #4]
 8006b52:	6083      	str	r3, [r0, #8]
 8006b54:	8181      	strh	r1, [r0, #12]
 8006b56:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b58:	81c2      	strh	r2, [r0, #14]
 8006b5a:	6103      	str	r3, [r0, #16]
 8006b5c:	6143      	str	r3, [r0, #20]
 8006b5e:	6183      	str	r3, [r0, #24]
 8006b60:	0019      	movs	r1, r3
 8006b62:	2208      	movs	r2, #8
 8006b64:	305c      	adds	r0, #92	@ 0x5c
 8006b66:	f000 fa0f 	bl	8006f88 <memset>
 8006b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8006b98 <std+0x50>)
 8006b6c:	6224      	str	r4, [r4, #32]
 8006b6e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b70:	4b0a      	ldr	r3, [pc, #40]	@ (8006b9c <std+0x54>)
 8006b72:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b74:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba0 <std+0x58>)
 8006b76:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b78:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba4 <std+0x5c>)
 8006b7a:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba8 <std+0x60>)
 8006b7e:	429c      	cmp	r4, r3
 8006b80:	d005      	beq.n	8006b8e <std+0x46>
 8006b82:	4b0a      	ldr	r3, [pc, #40]	@ (8006bac <std+0x64>)
 8006b84:	429c      	cmp	r4, r3
 8006b86:	d002      	beq.n	8006b8e <std+0x46>
 8006b88:	4b09      	ldr	r3, [pc, #36]	@ (8006bb0 <std+0x68>)
 8006b8a:	429c      	cmp	r4, r3
 8006b8c:	d103      	bne.n	8006b96 <std+0x4e>
 8006b8e:	0020      	movs	r0, r4
 8006b90:	3058      	adds	r0, #88	@ 0x58
 8006b92:	f000 fa79 	bl	8007088 <__retarget_lock_init_recursive>
 8006b96:	bd10      	pop	{r4, pc}
 8006b98:	08006db1 	.word	0x08006db1
 8006b9c:	08006dd9 	.word	0x08006dd9
 8006ba0:	08006e11 	.word	0x08006e11
 8006ba4:	08006e3d 	.word	0x08006e3d
 8006ba8:	200001dc 	.word	0x200001dc
 8006bac:	20000244 	.word	0x20000244
 8006bb0:	200002ac 	.word	0x200002ac

08006bb4 <stdio_exit_handler>:
 8006bb4:	b510      	push	{r4, lr}
 8006bb6:	4a03      	ldr	r2, [pc, #12]	@ (8006bc4 <stdio_exit_handler+0x10>)
 8006bb8:	4903      	ldr	r1, [pc, #12]	@ (8006bc8 <stdio_exit_handler+0x14>)
 8006bba:	4804      	ldr	r0, [pc, #16]	@ (8006bcc <stdio_exit_handler+0x18>)
 8006bbc:	f000 f86c 	bl	8006c98 <_fwalk_sglue>
 8006bc0:	bd10      	pop	{r4, pc}
 8006bc2:	46c0      	nop			@ (mov r8, r8)
 8006bc4:	20000010 	.word	0x20000010
 8006bc8:	08007915 	.word	0x08007915
 8006bcc:	20000020 	.word	0x20000020

08006bd0 <cleanup_stdio>:
 8006bd0:	6841      	ldr	r1, [r0, #4]
 8006bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8006c00 <cleanup_stdio+0x30>)
 8006bd4:	b510      	push	{r4, lr}
 8006bd6:	0004      	movs	r4, r0
 8006bd8:	4299      	cmp	r1, r3
 8006bda:	d001      	beq.n	8006be0 <cleanup_stdio+0x10>
 8006bdc:	f000 fe9a 	bl	8007914 <_fflush_r>
 8006be0:	68a1      	ldr	r1, [r4, #8]
 8006be2:	4b08      	ldr	r3, [pc, #32]	@ (8006c04 <cleanup_stdio+0x34>)
 8006be4:	4299      	cmp	r1, r3
 8006be6:	d002      	beq.n	8006bee <cleanup_stdio+0x1e>
 8006be8:	0020      	movs	r0, r4
 8006bea:	f000 fe93 	bl	8007914 <_fflush_r>
 8006bee:	68e1      	ldr	r1, [r4, #12]
 8006bf0:	4b05      	ldr	r3, [pc, #20]	@ (8006c08 <cleanup_stdio+0x38>)
 8006bf2:	4299      	cmp	r1, r3
 8006bf4:	d002      	beq.n	8006bfc <cleanup_stdio+0x2c>
 8006bf6:	0020      	movs	r0, r4
 8006bf8:	f000 fe8c 	bl	8007914 <_fflush_r>
 8006bfc:	bd10      	pop	{r4, pc}
 8006bfe:	46c0      	nop			@ (mov r8, r8)
 8006c00:	200001dc 	.word	0x200001dc
 8006c04:	20000244 	.word	0x20000244
 8006c08:	200002ac 	.word	0x200002ac

08006c0c <global_stdio_init.part.0>:
 8006c0c:	b510      	push	{r4, lr}
 8006c0e:	4b09      	ldr	r3, [pc, #36]	@ (8006c34 <global_stdio_init.part.0+0x28>)
 8006c10:	4a09      	ldr	r2, [pc, #36]	@ (8006c38 <global_stdio_init.part.0+0x2c>)
 8006c12:	2104      	movs	r1, #4
 8006c14:	601a      	str	r2, [r3, #0]
 8006c16:	4809      	ldr	r0, [pc, #36]	@ (8006c3c <global_stdio_init.part.0+0x30>)
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f7ff ff95 	bl	8006b48 <std>
 8006c1e:	2201      	movs	r2, #1
 8006c20:	2109      	movs	r1, #9
 8006c22:	4807      	ldr	r0, [pc, #28]	@ (8006c40 <global_stdio_init.part.0+0x34>)
 8006c24:	f7ff ff90 	bl	8006b48 <std>
 8006c28:	2202      	movs	r2, #2
 8006c2a:	2112      	movs	r1, #18
 8006c2c:	4805      	ldr	r0, [pc, #20]	@ (8006c44 <global_stdio_init.part.0+0x38>)
 8006c2e:	f7ff ff8b 	bl	8006b48 <std>
 8006c32:	bd10      	pop	{r4, pc}
 8006c34:	20000314 	.word	0x20000314
 8006c38:	08006bb5 	.word	0x08006bb5
 8006c3c:	200001dc 	.word	0x200001dc
 8006c40:	20000244 	.word	0x20000244
 8006c44:	200002ac 	.word	0x200002ac

08006c48 <__sfp_lock_acquire>:
 8006c48:	b510      	push	{r4, lr}
 8006c4a:	4802      	ldr	r0, [pc, #8]	@ (8006c54 <__sfp_lock_acquire+0xc>)
 8006c4c:	f000 fa1d 	bl	800708a <__retarget_lock_acquire_recursive>
 8006c50:	bd10      	pop	{r4, pc}
 8006c52:	46c0      	nop			@ (mov r8, r8)
 8006c54:	2000031d 	.word	0x2000031d

08006c58 <__sfp_lock_release>:
 8006c58:	b510      	push	{r4, lr}
 8006c5a:	4802      	ldr	r0, [pc, #8]	@ (8006c64 <__sfp_lock_release+0xc>)
 8006c5c:	f000 fa16 	bl	800708c <__retarget_lock_release_recursive>
 8006c60:	bd10      	pop	{r4, pc}
 8006c62:	46c0      	nop			@ (mov r8, r8)
 8006c64:	2000031d 	.word	0x2000031d

08006c68 <__sinit>:
 8006c68:	b510      	push	{r4, lr}
 8006c6a:	0004      	movs	r4, r0
 8006c6c:	f7ff ffec 	bl	8006c48 <__sfp_lock_acquire>
 8006c70:	6a23      	ldr	r3, [r4, #32]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d002      	beq.n	8006c7c <__sinit+0x14>
 8006c76:	f7ff ffef 	bl	8006c58 <__sfp_lock_release>
 8006c7a:	bd10      	pop	{r4, pc}
 8006c7c:	4b04      	ldr	r3, [pc, #16]	@ (8006c90 <__sinit+0x28>)
 8006c7e:	6223      	str	r3, [r4, #32]
 8006c80:	4b04      	ldr	r3, [pc, #16]	@ (8006c94 <__sinit+0x2c>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d1f6      	bne.n	8006c76 <__sinit+0xe>
 8006c88:	f7ff ffc0 	bl	8006c0c <global_stdio_init.part.0>
 8006c8c:	e7f3      	b.n	8006c76 <__sinit+0xe>
 8006c8e:	46c0      	nop			@ (mov r8, r8)
 8006c90:	08006bd1 	.word	0x08006bd1
 8006c94:	20000314 	.word	0x20000314

08006c98 <_fwalk_sglue>:
 8006c98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c9a:	0014      	movs	r4, r2
 8006c9c:	2600      	movs	r6, #0
 8006c9e:	9000      	str	r0, [sp, #0]
 8006ca0:	9101      	str	r1, [sp, #4]
 8006ca2:	68a5      	ldr	r5, [r4, #8]
 8006ca4:	6867      	ldr	r7, [r4, #4]
 8006ca6:	3f01      	subs	r7, #1
 8006ca8:	d504      	bpl.n	8006cb4 <_fwalk_sglue+0x1c>
 8006caa:	6824      	ldr	r4, [r4, #0]
 8006cac:	2c00      	cmp	r4, #0
 8006cae:	d1f8      	bne.n	8006ca2 <_fwalk_sglue+0xa>
 8006cb0:	0030      	movs	r0, r6
 8006cb2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006cb4:	89ab      	ldrh	r3, [r5, #12]
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d908      	bls.n	8006ccc <_fwalk_sglue+0x34>
 8006cba:	220e      	movs	r2, #14
 8006cbc:	5eab      	ldrsh	r3, [r5, r2]
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	d004      	beq.n	8006ccc <_fwalk_sglue+0x34>
 8006cc2:	0029      	movs	r1, r5
 8006cc4:	9800      	ldr	r0, [sp, #0]
 8006cc6:	9b01      	ldr	r3, [sp, #4]
 8006cc8:	4798      	blx	r3
 8006cca:	4306      	orrs	r6, r0
 8006ccc:	3568      	adds	r5, #104	@ 0x68
 8006cce:	e7ea      	b.n	8006ca6 <_fwalk_sglue+0xe>

08006cd0 <iprintf>:
 8006cd0:	b40f      	push	{r0, r1, r2, r3}
 8006cd2:	b507      	push	{r0, r1, r2, lr}
 8006cd4:	4905      	ldr	r1, [pc, #20]	@ (8006cec <iprintf+0x1c>)
 8006cd6:	ab04      	add	r3, sp, #16
 8006cd8:	6808      	ldr	r0, [r1, #0]
 8006cda:	cb04      	ldmia	r3!, {r2}
 8006cdc:	6881      	ldr	r1, [r0, #8]
 8006cde:	9301      	str	r3, [sp, #4]
 8006ce0:	f000 fafa 	bl	80072d8 <_vfiprintf_r>
 8006ce4:	b003      	add	sp, #12
 8006ce6:	bc08      	pop	{r3}
 8006ce8:	b004      	add	sp, #16
 8006cea:	4718      	bx	r3
 8006cec:	2000001c 	.word	0x2000001c

08006cf0 <_puts_r>:
 8006cf0:	6a03      	ldr	r3, [r0, #32]
 8006cf2:	b570      	push	{r4, r5, r6, lr}
 8006cf4:	0005      	movs	r5, r0
 8006cf6:	000e      	movs	r6, r1
 8006cf8:	6884      	ldr	r4, [r0, #8]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d101      	bne.n	8006d02 <_puts_r+0x12>
 8006cfe:	f7ff ffb3 	bl	8006c68 <__sinit>
 8006d02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d04:	07db      	lsls	r3, r3, #31
 8006d06:	d405      	bmi.n	8006d14 <_puts_r+0x24>
 8006d08:	89a3      	ldrh	r3, [r4, #12]
 8006d0a:	059b      	lsls	r3, r3, #22
 8006d0c:	d402      	bmi.n	8006d14 <_puts_r+0x24>
 8006d0e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d10:	f000 f9bb 	bl	800708a <__retarget_lock_acquire_recursive>
 8006d14:	89a3      	ldrh	r3, [r4, #12]
 8006d16:	071b      	lsls	r3, r3, #28
 8006d18:	d502      	bpl.n	8006d20 <_puts_r+0x30>
 8006d1a:	6923      	ldr	r3, [r4, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d11f      	bne.n	8006d60 <_puts_r+0x70>
 8006d20:	0021      	movs	r1, r4
 8006d22:	0028      	movs	r0, r5
 8006d24:	f000 f8d2 	bl	8006ecc <__swsetup_r>
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	d019      	beq.n	8006d60 <_puts_r+0x70>
 8006d2c:	2501      	movs	r5, #1
 8006d2e:	426d      	negs	r5, r5
 8006d30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d32:	07db      	lsls	r3, r3, #31
 8006d34:	d405      	bmi.n	8006d42 <_puts_r+0x52>
 8006d36:	89a3      	ldrh	r3, [r4, #12]
 8006d38:	059b      	lsls	r3, r3, #22
 8006d3a:	d402      	bmi.n	8006d42 <_puts_r+0x52>
 8006d3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d3e:	f000 f9a5 	bl	800708c <__retarget_lock_release_recursive>
 8006d42:	0028      	movs	r0, r5
 8006d44:	bd70      	pop	{r4, r5, r6, pc}
 8006d46:	3601      	adds	r6, #1
 8006d48:	60a3      	str	r3, [r4, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	da04      	bge.n	8006d58 <_puts_r+0x68>
 8006d4e:	69a2      	ldr	r2, [r4, #24]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	dc16      	bgt.n	8006d82 <_puts_r+0x92>
 8006d54:	290a      	cmp	r1, #10
 8006d56:	d014      	beq.n	8006d82 <_puts_r+0x92>
 8006d58:	6823      	ldr	r3, [r4, #0]
 8006d5a:	1c5a      	adds	r2, r3, #1
 8006d5c:	6022      	str	r2, [r4, #0]
 8006d5e:	7019      	strb	r1, [r3, #0]
 8006d60:	68a3      	ldr	r3, [r4, #8]
 8006d62:	7831      	ldrb	r1, [r6, #0]
 8006d64:	3b01      	subs	r3, #1
 8006d66:	2900      	cmp	r1, #0
 8006d68:	d1ed      	bne.n	8006d46 <_puts_r+0x56>
 8006d6a:	60a3      	str	r3, [r4, #8]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	da0f      	bge.n	8006d90 <_puts_r+0xa0>
 8006d70:	0022      	movs	r2, r4
 8006d72:	0028      	movs	r0, r5
 8006d74:	310a      	adds	r1, #10
 8006d76:	f000 f867 	bl	8006e48 <__swbuf_r>
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d0d6      	beq.n	8006d2c <_puts_r+0x3c>
 8006d7e:	250a      	movs	r5, #10
 8006d80:	e7d6      	b.n	8006d30 <_puts_r+0x40>
 8006d82:	0022      	movs	r2, r4
 8006d84:	0028      	movs	r0, r5
 8006d86:	f000 f85f 	bl	8006e48 <__swbuf_r>
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	d1e8      	bne.n	8006d60 <_puts_r+0x70>
 8006d8e:	e7cd      	b.n	8006d2c <_puts_r+0x3c>
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	1c5a      	adds	r2, r3, #1
 8006d94:	6022      	str	r2, [r4, #0]
 8006d96:	220a      	movs	r2, #10
 8006d98:	701a      	strb	r2, [r3, #0]
 8006d9a:	e7f0      	b.n	8006d7e <_puts_r+0x8e>

08006d9c <puts>:
 8006d9c:	b510      	push	{r4, lr}
 8006d9e:	4b03      	ldr	r3, [pc, #12]	@ (8006dac <puts+0x10>)
 8006da0:	0001      	movs	r1, r0
 8006da2:	6818      	ldr	r0, [r3, #0]
 8006da4:	f7ff ffa4 	bl	8006cf0 <_puts_r>
 8006da8:	bd10      	pop	{r4, pc}
 8006daa:	46c0      	nop			@ (mov r8, r8)
 8006dac:	2000001c 	.word	0x2000001c

08006db0 <__sread>:
 8006db0:	b570      	push	{r4, r5, r6, lr}
 8006db2:	000c      	movs	r4, r1
 8006db4:	250e      	movs	r5, #14
 8006db6:	5f49      	ldrsh	r1, [r1, r5]
 8006db8:	f000 f914 	bl	8006fe4 <_read_r>
 8006dbc:	2800      	cmp	r0, #0
 8006dbe:	db03      	blt.n	8006dc8 <__sread+0x18>
 8006dc0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006dc2:	181b      	adds	r3, r3, r0
 8006dc4:	6563      	str	r3, [r4, #84]	@ 0x54
 8006dc6:	bd70      	pop	{r4, r5, r6, pc}
 8006dc8:	89a3      	ldrh	r3, [r4, #12]
 8006dca:	4a02      	ldr	r2, [pc, #8]	@ (8006dd4 <__sread+0x24>)
 8006dcc:	4013      	ands	r3, r2
 8006dce:	81a3      	strh	r3, [r4, #12]
 8006dd0:	e7f9      	b.n	8006dc6 <__sread+0x16>
 8006dd2:	46c0      	nop			@ (mov r8, r8)
 8006dd4:	ffffefff 	.word	0xffffefff

08006dd8 <__swrite>:
 8006dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dda:	001f      	movs	r7, r3
 8006ddc:	898b      	ldrh	r3, [r1, #12]
 8006dde:	0005      	movs	r5, r0
 8006de0:	000c      	movs	r4, r1
 8006de2:	0016      	movs	r6, r2
 8006de4:	05db      	lsls	r3, r3, #23
 8006de6:	d505      	bpl.n	8006df4 <__swrite+0x1c>
 8006de8:	230e      	movs	r3, #14
 8006dea:	5ec9      	ldrsh	r1, [r1, r3]
 8006dec:	2200      	movs	r2, #0
 8006dee:	2302      	movs	r3, #2
 8006df0:	f000 f8e4 	bl	8006fbc <_lseek_r>
 8006df4:	89a3      	ldrh	r3, [r4, #12]
 8006df6:	4a05      	ldr	r2, [pc, #20]	@ (8006e0c <__swrite+0x34>)
 8006df8:	0028      	movs	r0, r5
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	81a3      	strh	r3, [r4, #12]
 8006dfe:	0032      	movs	r2, r6
 8006e00:	230e      	movs	r3, #14
 8006e02:	5ee1      	ldrsh	r1, [r4, r3]
 8006e04:	003b      	movs	r3, r7
 8006e06:	f000 f901 	bl	800700c <_write_r>
 8006e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e0c:	ffffefff 	.word	0xffffefff

08006e10 <__sseek>:
 8006e10:	b570      	push	{r4, r5, r6, lr}
 8006e12:	000c      	movs	r4, r1
 8006e14:	250e      	movs	r5, #14
 8006e16:	5f49      	ldrsh	r1, [r1, r5]
 8006e18:	f000 f8d0 	bl	8006fbc <_lseek_r>
 8006e1c:	89a3      	ldrh	r3, [r4, #12]
 8006e1e:	1c42      	adds	r2, r0, #1
 8006e20:	d103      	bne.n	8006e2a <__sseek+0x1a>
 8006e22:	4a05      	ldr	r2, [pc, #20]	@ (8006e38 <__sseek+0x28>)
 8006e24:	4013      	ands	r3, r2
 8006e26:	81a3      	strh	r3, [r4, #12]
 8006e28:	bd70      	pop	{r4, r5, r6, pc}
 8006e2a:	2280      	movs	r2, #128	@ 0x80
 8006e2c:	0152      	lsls	r2, r2, #5
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	81a3      	strh	r3, [r4, #12]
 8006e32:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e34:	e7f8      	b.n	8006e28 <__sseek+0x18>
 8006e36:	46c0      	nop			@ (mov r8, r8)
 8006e38:	ffffefff 	.word	0xffffefff

08006e3c <__sclose>:
 8006e3c:	b510      	push	{r4, lr}
 8006e3e:	230e      	movs	r3, #14
 8006e40:	5ec9      	ldrsh	r1, [r1, r3]
 8006e42:	f000 f8a9 	bl	8006f98 <_close_r>
 8006e46:	bd10      	pop	{r4, pc}

08006e48 <__swbuf_r>:
 8006e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4a:	0006      	movs	r6, r0
 8006e4c:	000d      	movs	r5, r1
 8006e4e:	0014      	movs	r4, r2
 8006e50:	2800      	cmp	r0, #0
 8006e52:	d004      	beq.n	8006e5e <__swbuf_r+0x16>
 8006e54:	6a03      	ldr	r3, [r0, #32]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <__swbuf_r+0x16>
 8006e5a:	f7ff ff05 	bl	8006c68 <__sinit>
 8006e5e:	69a3      	ldr	r3, [r4, #24]
 8006e60:	60a3      	str	r3, [r4, #8]
 8006e62:	89a3      	ldrh	r3, [r4, #12]
 8006e64:	071b      	lsls	r3, r3, #28
 8006e66:	d502      	bpl.n	8006e6e <__swbuf_r+0x26>
 8006e68:	6923      	ldr	r3, [r4, #16]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d109      	bne.n	8006e82 <__swbuf_r+0x3a>
 8006e6e:	0021      	movs	r1, r4
 8006e70:	0030      	movs	r0, r6
 8006e72:	f000 f82b 	bl	8006ecc <__swsetup_r>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	d003      	beq.n	8006e82 <__swbuf_r+0x3a>
 8006e7a:	2501      	movs	r5, #1
 8006e7c:	426d      	negs	r5, r5
 8006e7e:	0028      	movs	r0, r5
 8006e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e82:	6923      	ldr	r3, [r4, #16]
 8006e84:	6820      	ldr	r0, [r4, #0]
 8006e86:	b2ef      	uxtb	r7, r5
 8006e88:	1ac0      	subs	r0, r0, r3
 8006e8a:	6963      	ldr	r3, [r4, #20]
 8006e8c:	b2ed      	uxtb	r5, r5
 8006e8e:	4283      	cmp	r3, r0
 8006e90:	dc05      	bgt.n	8006e9e <__swbuf_r+0x56>
 8006e92:	0021      	movs	r1, r4
 8006e94:	0030      	movs	r0, r6
 8006e96:	f000 fd3d 	bl	8007914 <_fflush_r>
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	d1ed      	bne.n	8006e7a <__swbuf_r+0x32>
 8006e9e:	68a3      	ldr	r3, [r4, #8]
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	60a3      	str	r3, [r4, #8]
 8006ea6:	6823      	ldr	r3, [r4, #0]
 8006ea8:	1c5a      	adds	r2, r3, #1
 8006eaa:	6022      	str	r2, [r4, #0]
 8006eac:	701f      	strb	r7, [r3, #0]
 8006eae:	6963      	ldr	r3, [r4, #20]
 8006eb0:	4283      	cmp	r3, r0
 8006eb2:	d004      	beq.n	8006ebe <__swbuf_r+0x76>
 8006eb4:	89a3      	ldrh	r3, [r4, #12]
 8006eb6:	07db      	lsls	r3, r3, #31
 8006eb8:	d5e1      	bpl.n	8006e7e <__swbuf_r+0x36>
 8006eba:	2d0a      	cmp	r5, #10
 8006ebc:	d1df      	bne.n	8006e7e <__swbuf_r+0x36>
 8006ebe:	0021      	movs	r1, r4
 8006ec0:	0030      	movs	r0, r6
 8006ec2:	f000 fd27 	bl	8007914 <_fflush_r>
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	d0d9      	beq.n	8006e7e <__swbuf_r+0x36>
 8006eca:	e7d6      	b.n	8006e7a <__swbuf_r+0x32>

08006ecc <__swsetup_r>:
 8006ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8006f84 <__swsetup_r+0xb8>)
 8006ece:	b570      	push	{r4, r5, r6, lr}
 8006ed0:	0005      	movs	r5, r0
 8006ed2:	6818      	ldr	r0, [r3, #0]
 8006ed4:	000c      	movs	r4, r1
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	d004      	beq.n	8006ee4 <__swsetup_r+0x18>
 8006eda:	6a03      	ldr	r3, [r0, #32]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d101      	bne.n	8006ee4 <__swsetup_r+0x18>
 8006ee0:	f7ff fec2 	bl	8006c68 <__sinit>
 8006ee4:	220c      	movs	r2, #12
 8006ee6:	5ea3      	ldrsh	r3, [r4, r2]
 8006ee8:	071a      	lsls	r2, r3, #28
 8006eea:	d423      	bmi.n	8006f34 <__swsetup_r+0x68>
 8006eec:	06da      	lsls	r2, r3, #27
 8006eee:	d407      	bmi.n	8006f00 <__swsetup_r+0x34>
 8006ef0:	2209      	movs	r2, #9
 8006ef2:	602a      	str	r2, [r5, #0]
 8006ef4:	2240      	movs	r2, #64	@ 0x40
 8006ef6:	2001      	movs	r0, #1
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	81a3      	strh	r3, [r4, #12]
 8006efc:	4240      	negs	r0, r0
 8006efe:	e03a      	b.n	8006f76 <__swsetup_r+0xaa>
 8006f00:	075b      	lsls	r3, r3, #29
 8006f02:	d513      	bpl.n	8006f2c <__swsetup_r+0x60>
 8006f04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f06:	2900      	cmp	r1, #0
 8006f08:	d008      	beq.n	8006f1c <__swsetup_r+0x50>
 8006f0a:	0023      	movs	r3, r4
 8006f0c:	3344      	adds	r3, #68	@ 0x44
 8006f0e:	4299      	cmp	r1, r3
 8006f10:	d002      	beq.n	8006f18 <__swsetup_r+0x4c>
 8006f12:	0028      	movs	r0, r5
 8006f14:	f000 f8bc 	bl	8007090 <_free_r>
 8006f18:	2300      	movs	r3, #0
 8006f1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f1c:	2224      	movs	r2, #36	@ 0x24
 8006f1e:	89a3      	ldrh	r3, [r4, #12]
 8006f20:	4393      	bics	r3, r2
 8006f22:	81a3      	strh	r3, [r4, #12]
 8006f24:	2300      	movs	r3, #0
 8006f26:	6063      	str	r3, [r4, #4]
 8006f28:	6923      	ldr	r3, [r4, #16]
 8006f2a:	6023      	str	r3, [r4, #0]
 8006f2c:	2308      	movs	r3, #8
 8006f2e:	89a2      	ldrh	r2, [r4, #12]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	81a3      	strh	r3, [r4, #12]
 8006f34:	6923      	ldr	r3, [r4, #16]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10b      	bne.n	8006f52 <__swsetup_r+0x86>
 8006f3a:	21a0      	movs	r1, #160	@ 0xa0
 8006f3c:	2280      	movs	r2, #128	@ 0x80
 8006f3e:	89a3      	ldrh	r3, [r4, #12]
 8006f40:	0089      	lsls	r1, r1, #2
 8006f42:	0092      	lsls	r2, r2, #2
 8006f44:	400b      	ands	r3, r1
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d003      	beq.n	8006f52 <__swsetup_r+0x86>
 8006f4a:	0021      	movs	r1, r4
 8006f4c:	0028      	movs	r0, r5
 8006f4e:	f000 fd37 	bl	80079c0 <__smakebuf_r>
 8006f52:	220c      	movs	r2, #12
 8006f54:	5ea3      	ldrsh	r3, [r4, r2]
 8006f56:	2101      	movs	r1, #1
 8006f58:	001a      	movs	r2, r3
 8006f5a:	400a      	ands	r2, r1
 8006f5c:	420b      	tst	r3, r1
 8006f5e:	d00b      	beq.n	8006f78 <__swsetup_r+0xac>
 8006f60:	2200      	movs	r2, #0
 8006f62:	60a2      	str	r2, [r4, #8]
 8006f64:	6962      	ldr	r2, [r4, #20]
 8006f66:	4252      	negs	r2, r2
 8006f68:	61a2      	str	r2, [r4, #24]
 8006f6a:	2000      	movs	r0, #0
 8006f6c:	6922      	ldr	r2, [r4, #16]
 8006f6e:	4282      	cmp	r2, r0
 8006f70:	d101      	bne.n	8006f76 <__swsetup_r+0xaa>
 8006f72:	061a      	lsls	r2, r3, #24
 8006f74:	d4be      	bmi.n	8006ef4 <__swsetup_r+0x28>
 8006f76:	bd70      	pop	{r4, r5, r6, pc}
 8006f78:	0799      	lsls	r1, r3, #30
 8006f7a:	d400      	bmi.n	8006f7e <__swsetup_r+0xb2>
 8006f7c:	6962      	ldr	r2, [r4, #20]
 8006f7e:	60a2      	str	r2, [r4, #8]
 8006f80:	e7f3      	b.n	8006f6a <__swsetup_r+0x9e>
 8006f82:	46c0      	nop			@ (mov r8, r8)
 8006f84:	2000001c 	.word	0x2000001c

08006f88 <memset>:
 8006f88:	0003      	movs	r3, r0
 8006f8a:	1882      	adds	r2, r0, r2
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d100      	bne.n	8006f92 <memset+0xa>
 8006f90:	4770      	bx	lr
 8006f92:	7019      	strb	r1, [r3, #0]
 8006f94:	3301      	adds	r3, #1
 8006f96:	e7f9      	b.n	8006f8c <memset+0x4>

08006f98 <_close_r>:
 8006f98:	2300      	movs	r3, #0
 8006f9a:	b570      	push	{r4, r5, r6, lr}
 8006f9c:	4d06      	ldr	r5, [pc, #24]	@ (8006fb8 <_close_r+0x20>)
 8006f9e:	0004      	movs	r4, r0
 8006fa0:	0008      	movs	r0, r1
 8006fa2:	602b      	str	r3, [r5, #0]
 8006fa4:	f7fb fa8d 	bl	80024c2 <_close>
 8006fa8:	1c43      	adds	r3, r0, #1
 8006faa:	d103      	bne.n	8006fb4 <_close_r+0x1c>
 8006fac:	682b      	ldr	r3, [r5, #0]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d000      	beq.n	8006fb4 <_close_r+0x1c>
 8006fb2:	6023      	str	r3, [r4, #0]
 8006fb4:	bd70      	pop	{r4, r5, r6, pc}
 8006fb6:	46c0      	nop			@ (mov r8, r8)
 8006fb8:	20000318 	.word	0x20000318

08006fbc <_lseek_r>:
 8006fbc:	b570      	push	{r4, r5, r6, lr}
 8006fbe:	0004      	movs	r4, r0
 8006fc0:	0008      	movs	r0, r1
 8006fc2:	0011      	movs	r1, r2
 8006fc4:	001a      	movs	r2, r3
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	4d05      	ldr	r5, [pc, #20]	@ (8006fe0 <_lseek_r+0x24>)
 8006fca:	602b      	str	r3, [r5, #0]
 8006fcc:	f7fb fa9a 	bl	8002504 <_lseek>
 8006fd0:	1c43      	adds	r3, r0, #1
 8006fd2:	d103      	bne.n	8006fdc <_lseek_r+0x20>
 8006fd4:	682b      	ldr	r3, [r5, #0]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d000      	beq.n	8006fdc <_lseek_r+0x20>
 8006fda:	6023      	str	r3, [r4, #0]
 8006fdc:	bd70      	pop	{r4, r5, r6, pc}
 8006fde:	46c0      	nop			@ (mov r8, r8)
 8006fe0:	20000318 	.word	0x20000318

08006fe4 <_read_r>:
 8006fe4:	b570      	push	{r4, r5, r6, lr}
 8006fe6:	0004      	movs	r4, r0
 8006fe8:	0008      	movs	r0, r1
 8006fea:	0011      	movs	r1, r2
 8006fec:	001a      	movs	r2, r3
 8006fee:	2300      	movs	r3, #0
 8006ff0:	4d05      	ldr	r5, [pc, #20]	@ (8007008 <_read_r+0x24>)
 8006ff2:	602b      	str	r3, [r5, #0]
 8006ff4:	f7fb fa2c 	bl	8002450 <_read>
 8006ff8:	1c43      	adds	r3, r0, #1
 8006ffa:	d103      	bne.n	8007004 <_read_r+0x20>
 8006ffc:	682b      	ldr	r3, [r5, #0]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d000      	beq.n	8007004 <_read_r+0x20>
 8007002:	6023      	str	r3, [r4, #0]
 8007004:	bd70      	pop	{r4, r5, r6, pc}
 8007006:	46c0      	nop			@ (mov r8, r8)
 8007008:	20000318 	.word	0x20000318

0800700c <_write_r>:
 800700c:	b570      	push	{r4, r5, r6, lr}
 800700e:	0004      	movs	r4, r0
 8007010:	0008      	movs	r0, r1
 8007012:	0011      	movs	r1, r2
 8007014:	001a      	movs	r2, r3
 8007016:	2300      	movs	r3, #0
 8007018:	4d05      	ldr	r5, [pc, #20]	@ (8007030 <_write_r+0x24>)
 800701a:	602b      	str	r3, [r5, #0]
 800701c:	f7fb fa35 	bl	800248a <_write>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d103      	bne.n	800702c <_write_r+0x20>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d000      	beq.n	800702c <_write_r+0x20>
 800702a:	6023      	str	r3, [r4, #0]
 800702c:	bd70      	pop	{r4, r5, r6, pc}
 800702e:	46c0      	nop			@ (mov r8, r8)
 8007030:	20000318 	.word	0x20000318

08007034 <__errno>:
 8007034:	4b01      	ldr	r3, [pc, #4]	@ (800703c <__errno+0x8>)
 8007036:	6818      	ldr	r0, [r3, #0]
 8007038:	4770      	bx	lr
 800703a:	46c0      	nop			@ (mov r8, r8)
 800703c:	2000001c 	.word	0x2000001c

08007040 <__libc_init_array>:
 8007040:	b570      	push	{r4, r5, r6, lr}
 8007042:	2600      	movs	r6, #0
 8007044:	4c0c      	ldr	r4, [pc, #48]	@ (8007078 <__libc_init_array+0x38>)
 8007046:	4d0d      	ldr	r5, [pc, #52]	@ (800707c <__libc_init_array+0x3c>)
 8007048:	1b64      	subs	r4, r4, r5
 800704a:	10a4      	asrs	r4, r4, #2
 800704c:	42a6      	cmp	r6, r4
 800704e:	d109      	bne.n	8007064 <__libc_init_array+0x24>
 8007050:	2600      	movs	r6, #0
 8007052:	f000 fd39 	bl	8007ac8 <_init>
 8007056:	4c0a      	ldr	r4, [pc, #40]	@ (8007080 <__libc_init_array+0x40>)
 8007058:	4d0a      	ldr	r5, [pc, #40]	@ (8007084 <__libc_init_array+0x44>)
 800705a:	1b64      	subs	r4, r4, r5
 800705c:	10a4      	asrs	r4, r4, #2
 800705e:	42a6      	cmp	r6, r4
 8007060:	d105      	bne.n	800706e <__libc_init_array+0x2e>
 8007062:	bd70      	pop	{r4, r5, r6, pc}
 8007064:	00b3      	lsls	r3, r6, #2
 8007066:	58eb      	ldr	r3, [r5, r3]
 8007068:	4798      	blx	r3
 800706a:	3601      	adds	r6, #1
 800706c:	e7ee      	b.n	800704c <__libc_init_array+0xc>
 800706e:	00b3      	lsls	r3, r6, #2
 8007070:	58eb      	ldr	r3, [r5, r3]
 8007072:	4798      	blx	r3
 8007074:	3601      	adds	r6, #1
 8007076:	e7f2      	b.n	800705e <__libc_init_array+0x1e>
 8007078:	08007c80 	.word	0x08007c80
 800707c:	08007c80 	.word	0x08007c80
 8007080:	08007c84 	.word	0x08007c84
 8007084:	08007c80 	.word	0x08007c80

08007088 <__retarget_lock_init_recursive>:
 8007088:	4770      	bx	lr

0800708a <__retarget_lock_acquire_recursive>:
 800708a:	4770      	bx	lr

0800708c <__retarget_lock_release_recursive>:
 800708c:	4770      	bx	lr
	...

08007090 <_free_r>:
 8007090:	b570      	push	{r4, r5, r6, lr}
 8007092:	0005      	movs	r5, r0
 8007094:	1e0c      	subs	r4, r1, #0
 8007096:	d010      	beq.n	80070ba <_free_r+0x2a>
 8007098:	3c04      	subs	r4, #4
 800709a:	6823      	ldr	r3, [r4, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	da00      	bge.n	80070a2 <_free_r+0x12>
 80070a0:	18e4      	adds	r4, r4, r3
 80070a2:	0028      	movs	r0, r5
 80070a4:	f000 f8e0 	bl	8007268 <__malloc_lock>
 80070a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007120 <_free_r+0x90>)
 80070aa:	6813      	ldr	r3, [r2, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d105      	bne.n	80070bc <_free_r+0x2c>
 80070b0:	6063      	str	r3, [r4, #4]
 80070b2:	6014      	str	r4, [r2, #0]
 80070b4:	0028      	movs	r0, r5
 80070b6:	f000 f8df 	bl	8007278 <__malloc_unlock>
 80070ba:	bd70      	pop	{r4, r5, r6, pc}
 80070bc:	42a3      	cmp	r3, r4
 80070be:	d908      	bls.n	80070d2 <_free_r+0x42>
 80070c0:	6820      	ldr	r0, [r4, #0]
 80070c2:	1821      	adds	r1, r4, r0
 80070c4:	428b      	cmp	r3, r1
 80070c6:	d1f3      	bne.n	80070b0 <_free_r+0x20>
 80070c8:	6819      	ldr	r1, [r3, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	1809      	adds	r1, r1, r0
 80070ce:	6021      	str	r1, [r4, #0]
 80070d0:	e7ee      	b.n	80070b0 <_free_r+0x20>
 80070d2:	001a      	movs	r2, r3
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d001      	beq.n	80070de <_free_r+0x4e>
 80070da:	42a3      	cmp	r3, r4
 80070dc:	d9f9      	bls.n	80070d2 <_free_r+0x42>
 80070de:	6811      	ldr	r1, [r2, #0]
 80070e0:	1850      	adds	r0, r2, r1
 80070e2:	42a0      	cmp	r0, r4
 80070e4:	d10b      	bne.n	80070fe <_free_r+0x6e>
 80070e6:	6820      	ldr	r0, [r4, #0]
 80070e8:	1809      	adds	r1, r1, r0
 80070ea:	1850      	adds	r0, r2, r1
 80070ec:	6011      	str	r1, [r2, #0]
 80070ee:	4283      	cmp	r3, r0
 80070f0:	d1e0      	bne.n	80070b4 <_free_r+0x24>
 80070f2:	6818      	ldr	r0, [r3, #0]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	1841      	adds	r1, r0, r1
 80070f8:	6011      	str	r1, [r2, #0]
 80070fa:	6053      	str	r3, [r2, #4]
 80070fc:	e7da      	b.n	80070b4 <_free_r+0x24>
 80070fe:	42a0      	cmp	r0, r4
 8007100:	d902      	bls.n	8007108 <_free_r+0x78>
 8007102:	230c      	movs	r3, #12
 8007104:	602b      	str	r3, [r5, #0]
 8007106:	e7d5      	b.n	80070b4 <_free_r+0x24>
 8007108:	6820      	ldr	r0, [r4, #0]
 800710a:	1821      	adds	r1, r4, r0
 800710c:	428b      	cmp	r3, r1
 800710e:	d103      	bne.n	8007118 <_free_r+0x88>
 8007110:	6819      	ldr	r1, [r3, #0]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	1809      	adds	r1, r1, r0
 8007116:	6021      	str	r1, [r4, #0]
 8007118:	6063      	str	r3, [r4, #4]
 800711a:	6054      	str	r4, [r2, #4]
 800711c:	e7ca      	b.n	80070b4 <_free_r+0x24>
 800711e:	46c0      	nop			@ (mov r8, r8)
 8007120:	20000324 	.word	0x20000324

08007124 <sbrk_aligned>:
 8007124:	b570      	push	{r4, r5, r6, lr}
 8007126:	4e0f      	ldr	r6, [pc, #60]	@ (8007164 <sbrk_aligned+0x40>)
 8007128:	000d      	movs	r5, r1
 800712a:	6831      	ldr	r1, [r6, #0]
 800712c:	0004      	movs	r4, r0
 800712e:	2900      	cmp	r1, #0
 8007130:	d102      	bne.n	8007138 <sbrk_aligned+0x14>
 8007132:	f000 fcab 	bl	8007a8c <_sbrk_r>
 8007136:	6030      	str	r0, [r6, #0]
 8007138:	0029      	movs	r1, r5
 800713a:	0020      	movs	r0, r4
 800713c:	f000 fca6 	bl	8007a8c <_sbrk_r>
 8007140:	1c43      	adds	r3, r0, #1
 8007142:	d103      	bne.n	800714c <sbrk_aligned+0x28>
 8007144:	2501      	movs	r5, #1
 8007146:	426d      	negs	r5, r5
 8007148:	0028      	movs	r0, r5
 800714a:	bd70      	pop	{r4, r5, r6, pc}
 800714c:	2303      	movs	r3, #3
 800714e:	1cc5      	adds	r5, r0, #3
 8007150:	439d      	bics	r5, r3
 8007152:	42a8      	cmp	r0, r5
 8007154:	d0f8      	beq.n	8007148 <sbrk_aligned+0x24>
 8007156:	1a29      	subs	r1, r5, r0
 8007158:	0020      	movs	r0, r4
 800715a:	f000 fc97 	bl	8007a8c <_sbrk_r>
 800715e:	3001      	adds	r0, #1
 8007160:	d1f2      	bne.n	8007148 <sbrk_aligned+0x24>
 8007162:	e7ef      	b.n	8007144 <sbrk_aligned+0x20>
 8007164:	20000320 	.word	0x20000320

08007168 <_malloc_r>:
 8007168:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800716a:	2203      	movs	r2, #3
 800716c:	1ccb      	adds	r3, r1, #3
 800716e:	4393      	bics	r3, r2
 8007170:	3308      	adds	r3, #8
 8007172:	0005      	movs	r5, r0
 8007174:	001f      	movs	r7, r3
 8007176:	2b0c      	cmp	r3, #12
 8007178:	d234      	bcs.n	80071e4 <_malloc_r+0x7c>
 800717a:	270c      	movs	r7, #12
 800717c:	42b9      	cmp	r1, r7
 800717e:	d833      	bhi.n	80071e8 <_malloc_r+0x80>
 8007180:	0028      	movs	r0, r5
 8007182:	f000 f871 	bl	8007268 <__malloc_lock>
 8007186:	4e37      	ldr	r6, [pc, #220]	@ (8007264 <_malloc_r+0xfc>)
 8007188:	6833      	ldr	r3, [r6, #0]
 800718a:	001c      	movs	r4, r3
 800718c:	2c00      	cmp	r4, #0
 800718e:	d12f      	bne.n	80071f0 <_malloc_r+0x88>
 8007190:	0039      	movs	r1, r7
 8007192:	0028      	movs	r0, r5
 8007194:	f7ff ffc6 	bl	8007124 <sbrk_aligned>
 8007198:	0004      	movs	r4, r0
 800719a:	1c43      	adds	r3, r0, #1
 800719c:	d15f      	bne.n	800725e <_malloc_r+0xf6>
 800719e:	6834      	ldr	r4, [r6, #0]
 80071a0:	9400      	str	r4, [sp, #0]
 80071a2:	9b00      	ldr	r3, [sp, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d14a      	bne.n	800723e <_malloc_r+0xd6>
 80071a8:	2c00      	cmp	r4, #0
 80071aa:	d052      	beq.n	8007252 <_malloc_r+0xea>
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	0028      	movs	r0, r5
 80071b0:	18e3      	adds	r3, r4, r3
 80071b2:	9900      	ldr	r1, [sp, #0]
 80071b4:	9301      	str	r3, [sp, #4]
 80071b6:	f000 fc69 	bl	8007a8c <_sbrk_r>
 80071ba:	9b01      	ldr	r3, [sp, #4]
 80071bc:	4283      	cmp	r3, r0
 80071be:	d148      	bne.n	8007252 <_malloc_r+0xea>
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	0028      	movs	r0, r5
 80071c4:	1aff      	subs	r7, r7, r3
 80071c6:	0039      	movs	r1, r7
 80071c8:	f7ff ffac 	bl	8007124 <sbrk_aligned>
 80071cc:	3001      	adds	r0, #1
 80071ce:	d040      	beq.n	8007252 <_malloc_r+0xea>
 80071d0:	6823      	ldr	r3, [r4, #0]
 80071d2:	19db      	adds	r3, r3, r7
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	6833      	ldr	r3, [r6, #0]
 80071d8:	685a      	ldr	r2, [r3, #4]
 80071da:	2a00      	cmp	r2, #0
 80071dc:	d133      	bne.n	8007246 <_malloc_r+0xde>
 80071de:	9b00      	ldr	r3, [sp, #0]
 80071e0:	6033      	str	r3, [r6, #0]
 80071e2:	e019      	b.n	8007218 <_malloc_r+0xb0>
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	dac9      	bge.n	800717c <_malloc_r+0x14>
 80071e8:	230c      	movs	r3, #12
 80071ea:	602b      	str	r3, [r5, #0]
 80071ec:	2000      	movs	r0, #0
 80071ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80071f0:	6821      	ldr	r1, [r4, #0]
 80071f2:	1bc9      	subs	r1, r1, r7
 80071f4:	d420      	bmi.n	8007238 <_malloc_r+0xd0>
 80071f6:	290b      	cmp	r1, #11
 80071f8:	d90a      	bls.n	8007210 <_malloc_r+0xa8>
 80071fa:	19e2      	adds	r2, r4, r7
 80071fc:	6027      	str	r7, [r4, #0]
 80071fe:	42a3      	cmp	r3, r4
 8007200:	d104      	bne.n	800720c <_malloc_r+0xa4>
 8007202:	6032      	str	r2, [r6, #0]
 8007204:	6863      	ldr	r3, [r4, #4]
 8007206:	6011      	str	r1, [r2, #0]
 8007208:	6053      	str	r3, [r2, #4]
 800720a:	e005      	b.n	8007218 <_malloc_r+0xb0>
 800720c:	605a      	str	r2, [r3, #4]
 800720e:	e7f9      	b.n	8007204 <_malloc_r+0x9c>
 8007210:	6862      	ldr	r2, [r4, #4]
 8007212:	42a3      	cmp	r3, r4
 8007214:	d10e      	bne.n	8007234 <_malloc_r+0xcc>
 8007216:	6032      	str	r2, [r6, #0]
 8007218:	0028      	movs	r0, r5
 800721a:	f000 f82d 	bl	8007278 <__malloc_unlock>
 800721e:	0020      	movs	r0, r4
 8007220:	2207      	movs	r2, #7
 8007222:	300b      	adds	r0, #11
 8007224:	1d23      	adds	r3, r4, #4
 8007226:	4390      	bics	r0, r2
 8007228:	1ac2      	subs	r2, r0, r3
 800722a:	4298      	cmp	r0, r3
 800722c:	d0df      	beq.n	80071ee <_malloc_r+0x86>
 800722e:	1a1b      	subs	r3, r3, r0
 8007230:	50a3      	str	r3, [r4, r2]
 8007232:	e7dc      	b.n	80071ee <_malloc_r+0x86>
 8007234:	605a      	str	r2, [r3, #4]
 8007236:	e7ef      	b.n	8007218 <_malloc_r+0xb0>
 8007238:	0023      	movs	r3, r4
 800723a:	6864      	ldr	r4, [r4, #4]
 800723c:	e7a6      	b.n	800718c <_malloc_r+0x24>
 800723e:	9c00      	ldr	r4, [sp, #0]
 8007240:	6863      	ldr	r3, [r4, #4]
 8007242:	9300      	str	r3, [sp, #0]
 8007244:	e7ad      	b.n	80071a2 <_malloc_r+0x3a>
 8007246:	001a      	movs	r2, r3
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	42a3      	cmp	r3, r4
 800724c:	d1fb      	bne.n	8007246 <_malloc_r+0xde>
 800724e:	2300      	movs	r3, #0
 8007250:	e7da      	b.n	8007208 <_malloc_r+0xa0>
 8007252:	230c      	movs	r3, #12
 8007254:	0028      	movs	r0, r5
 8007256:	602b      	str	r3, [r5, #0]
 8007258:	f000 f80e 	bl	8007278 <__malloc_unlock>
 800725c:	e7c6      	b.n	80071ec <_malloc_r+0x84>
 800725e:	6007      	str	r7, [r0, #0]
 8007260:	e7da      	b.n	8007218 <_malloc_r+0xb0>
 8007262:	46c0      	nop			@ (mov r8, r8)
 8007264:	20000324 	.word	0x20000324

08007268 <__malloc_lock>:
 8007268:	b510      	push	{r4, lr}
 800726a:	4802      	ldr	r0, [pc, #8]	@ (8007274 <__malloc_lock+0xc>)
 800726c:	f7ff ff0d 	bl	800708a <__retarget_lock_acquire_recursive>
 8007270:	bd10      	pop	{r4, pc}
 8007272:	46c0      	nop			@ (mov r8, r8)
 8007274:	2000031c 	.word	0x2000031c

08007278 <__malloc_unlock>:
 8007278:	b510      	push	{r4, lr}
 800727a:	4802      	ldr	r0, [pc, #8]	@ (8007284 <__malloc_unlock+0xc>)
 800727c:	f7ff ff06 	bl	800708c <__retarget_lock_release_recursive>
 8007280:	bd10      	pop	{r4, pc}
 8007282:	46c0      	nop			@ (mov r8, r8)
 8007284:	2000031c 	.word	0x2000031c

08007288 <__sfputc_r>:
 8007288:	6893      	ldr	r3, [r2, #8]
 800728a:	b510      	push	{r4, lr}
 800728c:	3b01      	subs	r3, #1
 800728e:	6093      	str	r3, [r2, #8]
 8007290:	2b00      	cmp	r3, #0
 8007292:	da04      	bge.n	800729e <__sfputc_r+0x16>
 8007294:	6994      	ldr	r4, [r2, #24]
 8007296:	42a3      	cmp	r3, r4
 8007298:	db07      	blt.n	80072aa <__sfputc_r+0x22>
 800729a:	290a      	cmp	r1, #10
 800729c:	d005      	beq.n	80072aa <__sfputc_r+0x22>
 800729e:	6813      	ldr	r3, [r2, #0]
 80072a0:	1c58      	adds	r0, r3, #1
 80072a2:	6010      	str	r0, [r2, #0]
 80072a4:	7019      	strb	r1, [r3, #0]
 80072a6:	0008      	movs	r0, r1
 80072a8:	bd10      	pop	{r4, pc}
 80072aa:	f7ff fdcd 	bl	8006e48 <__swbuf_r>
 80072ae:	0001      	movs	r1, r0
 80072b0:	e7f9      	b.n	80072a6 <__sfputc_r+0x1e>

080072b2 <__sfputs_r>:
 80072b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072b4:	0006      	movs	r6, r0
 80072b6:	000f      	movs	r7, r1
 80072b8:	0014      	movs	r4, r2
 80072ba:	18d5      	adds	r5, r2, r3
 80072bc:	42ac      	cmp	r4, r5
 80072be:	d101      	bne.n	80072c4 <__sfputs_r+0x12>
 80072c0:	2000      	movs	r0, #0
 80072c2:	e007      	b.n	80072d4 <__sfputs_r+0x22>
 80072c4:	7821      	ldrb	r1, [r4, #0]
 80072c6:	003a      	movs	r2, r7
 80072c8:	0030      	movs	r0, r6
 80072ca:	f7ff ffdd 	bl	8007288 <__sfputc_r>
 80072ce:	3401      	adds	r4, #1
 80072d0:	1c43      	adds	r3, r0, #1
 80072d2:	d1f3      	bne.n	80072bc <__sfputs_r+0xa>
 80072d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072d8 <_vfiprintf_r>:
 80072d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072da:	b0a1      	sub	sp, #132	@ 0x84
 80072dc:	000f      	movs	r7, r1
 80072de:	0015      	movs	r5, r2
 80072e0:	001e      	movs	r6, r3
 80072e2:	9003      	str	r0, [sp, #12]
 80072e4:	2800      	cmp	r0, #0
 80072e6:	d004      	beq.n	80072f2 <_vfiprintf_r+0x1a>
 80072e8:	6a03      	ldr	r3, [r0, #32]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d101      	bne.n	80072f2 <_vfiprintf_r+0x1a>
 80072ee:	f7ff fcbb 	bl	8006c68 <__sinit>
 80072f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072f4:	07db      	lsls	r3, r3, #31
 80072f6:	d405      	bmi.n	8007304 <_vfiprintf_r+0x2c>
 80072f8:	89bb      	ldrh	r3, [r7, #12]
 80072fa:	059b      	lsls	r3, r3, #22
 80072fc:	d402      	bmi.n	8007304 <_vfiprintf_r+0x2c>
 80072fe:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007300:	f7ff fec3 	bl	800708a <__retarget_lock_acquire_recursive>
 8007304:	89bb      	ldrh	r3, [r7, #12]
 8007306:	071b      	lsls	r3, r3, #28
 8007308:	d502      	bpl.n	8007310 <_vfiprintf_r+0x38>
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d113      	bne.n	8007338 <_vfiprintf_r+0x60>
 8007310:	0039      	movs	r1, r7
 8007312:	9803      	ldr	r0, [sp, #12]
 8007314:	f7ff fdda 	bl	8006ecc <__swsetup_r>
 8007318:	2800      	cmp	r0, #0
 800731a:	d00d      	beq.n	8007338 <_vfiprintf_r+0x60>
 800731c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800731e:	07db      	lsls	r3, r3, #31
 8007320:	d503      	bpl.n	800732a <_vfiprintf_r+0x52>
 8007322:	2001      	movs	r0, #1
 8007324:	4240      	negs	r0, r0
 8007326:	b021      	add	sp, #132	@ 0x84
 8007328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800732a:	89bb      	ldrh	r3, [r7, #12]
 800732c:	059b      	lsls	r3, r3, #22
 800732e:	d4f8      	bmi.n	8007322 <_vfiprintf_r+0x4a>
 8007330:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007332:	f7ff feab 	bl	800708c <__retarget_lock_release_recursive>
 8007336:	e7f4      	b.n	8007322 <_vfiprintf_r+0x4a>
 8007338:	2300      	movs	r3, #0
 800733a:	ac08      	add	r4, sp, #32
 800733c:	6163      	str	r3, [r4, #20]
 800733e:	3320      	adds	r3, #32
 8007340:	7663      	strb	r3, [r4, #25]
 8007342:	3310      	adds	r3, #16
 8007344:	76a3      	strb	r3, [r4, #26]
 8007346:	9607      	str	r6, [sp, #28]
 8007348:	002e      	movs	r6, r5
 800734a:	7833      	ldrb	r3, [r6, #0]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <_vfiprintf_r+0x7c>
 8007350:	2b25      	cmp	r3, #37	@ 0x25
 8007352:	d148      	bne.n	80073e6 <_vfiprintf_r+0x10e>
 8007354:	1b73      	subs	r3, r6, r5
 8007356:	9305      	str	r3, [sp, #20]
 8007358:	42ae      	cmp	r6, r5
 800735a:	d00b      	beq.n	8007374 <_vfiprintf_r+0x9c>
 800735c:	002a      	movs	r2, r5
 800735e:	0039      	movs	r1, r7
 8007360:	9803      	ldr	r0, [sp, #12]
 8007362:	f7ff ffa6 	bl	80072b2 <__sfputs_r>
 8007366:	3001      	adds	r0, #1
 8007368:	d100      	bne.n	800736c <_vfiprintf_r+0x94>
 800736a:	e0ae      	b.n	80074ca <_vfiprintf_r+0x1f2>
 800736c:	6963      	ldr	r3, [r4, #20]
 800736e:	9a05      	ldr	r2, [sp, #20]
 8007370:	189b      	adds	r3, r3, r2
 8007372:	6163      	str	r3, [r4, #20]
 8007374:	7833      	ldrb	r3, [r6, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d100      	bne.n	800737c <_vfiprintf_r+0xa4>
 800737a:	e0a6      	b.n	80074ca <_vfiprintf_r+0x1f2>
 800737c:	2201      	movs	r2, #1
 800737e:	2300      	movs	r3, #0
 8007380:	4252      	negs	r2, r2
 8007382:	6062      	str	r2, [r4, #4]
 8007384:	a904      	add	r1, sp, #16
 8007386:	3254      	adds	r2, #84	@ 0x54
 8007388:	1852      	adds	r2, r2, r1
 800738a:	1c75      	adds	r5, r6, #1
 800738c:	6023      	str	r3, [r4, #0]
 800738e:	60e3      	str	r3, [r4, #12]
 8007390:	60a3      	str	r3, [r4, #8]
 8007392:	7013      	strb	r3, [r2, #0]
 8007394:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007396:	4b59      	ldr	r3, [pc, #356]	@ (80074fc <_vfiprintf_r+0x224>)
 8007398:	2205      	movs	r2, #5
 800739a:	0018      	movs	r0, r3
 800739c:	7829      	ldrb	r1, [r5, #0]
 800739e:	9305      	str	r3, [sp, #20]
 80073a0:	f000 fb86 	bl	8007ab0 <memchr>
 80073a4:	1c6e      	adds	r6, r5, #1
 80073a6:	2800      	cmp	r0, #0
 80073a8:	d11f      	bne.n	80073ea <_vfiprintf_r+0x112>
 80073aa:	6822      	ldr	r2, [r4, #0]
 80073ac:	06d3      	lsls	r3, r2, #27
 80073ae:	d504      	bpl.n	80073ba <_vfiprintf_r+0xe2>
 80073b0:	2353      	movs	r3, #83	@ 0x53
 80073b2:	a904      	add	r1, sp, #16
 80073b4:	185b      	adds	r3, r3, r1
 80073b6:	2120      	movs	r1, #32
 80073b8:	7019      	strb	r1, [r3, #0]
 80073ba:	0713      	lsls	r3, r2, #28
 80073bc:	d504      	bpl.n	80073c8 <_vfiprintf_r+0xf0>
 80073be:	2353      	movs	r3, #83	@ 0x53
 80073c0:	a904      	add	r1, sp, #16
 80073c2:	185b      	adds	r3, r3, r1
 80073c4:	212b      	movs	r1, #43	@ 0x2b
 80073c6:	7019      	strb	r1, [r3, #0]
 80073c8:	782b      	ldrb	r3, [r5, #0]
 80073ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80073cc:	d016      	beq.n	80073fc <_vfiprintf_r+0x124>
 80073ce:	002e      	movs	r6, r5
 80073d0:	2100      	movs	r1, #0
 80073d2:	200a      	movs	r0, #10
 80073d4:	68e3      	ldr	r3, [r4, #12]
 80073d6:	7832      	ldrb	r2, [r6, #0]
 80073d8:	1c75      	adds	r5, r6, #1
 80073da:	3a30      	subs	r2, #48	@ 0x30
 80073dc:	2a09      	cmp	r2, #9
 80073de:	d950      	bls.n	8007482 <_vfiprintf_r+0x1aa>
 80073e0:	2900      	cmp	r1, #0
 80073e2:	d111      	bne.n	8007408 <_vfiprintf_r+0x130>
 80073e4:	e017      	b.n	8007416 <_vfiprintf_r+0x13e>
 80073e6:	3601      	adds	r6, #1
 80073e8:	e7af      	b.n	800734a <_vfiprintf_r+0x72>
 80073ea:	9b05      	ldr	r3, [sp, #20]
 80073ec:	6822      	ldr	r2, [r4, #0]
 80073ee:	1ac0      	subs	r0, r0, r3
 80073f0:	2301      	movs	r3, #1
 80073f2:	4083      	lsls	r3, r0
 80073f4:	4313      	orrs	r3, r2
 80073f6:	0035      	movs	r5, r6
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	e7cc      	b.n	8007396 <_vfiprintf_r+0xbe>
 80073fc:	9b07      	ldr	r3, [sp, #28]
 80073fe:	1d19      	adds	r1, r3, #4
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	9107      	str	r1, [sp, #28]
 8007404:	2b00      	cmp	r3, #0
 8007406:	db01      	blt.n	800740c <_vfiprintf_r+0x134>
 8007408:	930b      	str	r3, [sp, #44]	@ 0x2c
 800740a:	e004      	b.n	8007416 <_vfiprintf_r+0x13e>
 800740c:	425b      	negs	r3, r3
 800740e:	60e3      	str	r3, [r4, #12]
 8007410:	2302      	movs	r3, #2
 8007412:	4313      	orrs	r3, r2
 8007414:	6023      	str	r3, [r4, #0]
 8007416:	7833      	ldrb	r3, [r6, #0]
 8007418:	2b2e      	cmp	r3, #46	@ 0x2e
 800741a:	d10c      	bne.n	8007436 <_vfiprintf_r+0x15e>
 800741c:	7873      	ldrb	r3, [r6, #1]
 800741e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007420:	d134      	bne.n	800748c <_vfiprintf_r+0x1b4>
 8007422:	9b07      	ldr	r3, [sp, #28]
 8007424:	3602      	adds	r6, #2
 8007426:	1d1a      	adds	r2, r3, #4
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	9207      	str	r2, [sp, #28]
 800742c:	2b00      	cmp	r3, #0
 800742e:	da01      	bge.n	8007434 <_vfiprintf_r+0x15c>
 8007430:	2301      	movs	r3, #1
 8007432:	425b      	negs	r3, r3
 8007434:	9309      	str	r3, [sp, #36]	@ 0x24
 8007436:	4d32      	ldr	r5, [pc, #200]	@ (8007500 <_vfiprintf_r+0x228>)
 8007438:	2203      	movs	r2, #3
 800743a:	0028      	movs	r0, r5
 800743c:	7831      	ldrb	r1, [r6, #0]
 800743e:	f000 fb37 	bl	8007ab0 <memchr>
 8007442:	2800      	cmp	r0, #0
 8007444:	d006      	beq.n	8007454 <_vfiprintf_r+0x17c>
 8007446:	2340      	movs	r3, #64	@ 0x40
 8007448:	1b40      	subs	r0, r0, r5
 800744a:	4083      	lsls	r3, r0
 800744c:	6822      	ldr	r2, [r4, #0]
 800744e:	3601      	adds	r6, #1
 8007450:	4313      	orrs	r3, r2
 8007452:	6023      	str	r3, [r4, #0]
 8007454:	7831      	ldrb	r1, [r6, #0]
 8007456:	2206      	movs	r2, #6
 8007458:	482a      	ldr	r0, [pc, #168]	@ (8007504 <_vfiprintf_r+0x22c>)
 800745a:	1c75      	adds	r5, r6, #1
 800745c:	7621      	strb	r1, [r4, #24]
 800745e:	f000 fb27 	bl	8007ab0 <memchr>
 8007462:	2800      	cmp	r0, #0
 8007464:	d040      	beq.n	80074e8 <_vfiprintf_r+0x210>
 8007466:	4b28      	ldr	r3, [pc, #160]	@ (8007508 <_vfiprintf_r+0x230>)
 8007468:	2b00      	cmp	r3, #0
 800746a:	d122      	bne.n	80074b2 <_vfiprintf_r+0x1da>
 800746c:	2207      	movs	r2, #7
 800746e:	9b07      	ldr	r3, [sp, #28]
 8007470:	3307      	adds	r3, #7
 8007472:	4393      	bics	r3, r2
 8007474:	3308      	adds	r3, #8
 8007476:	9307      	str	r3, [sp, #28]
 8007478:	6963      	ldr	r3, [r4, #20]
 800747a:	9a04      	ldr	r2, [sp, #16]
 800747c:	189b      	adds	r3, r3, r2
 800747e:	6163      	str	r3, [r4, #20]
 8007480:	e762      	b.n	8007348 <_vfiprintf_r+0x70>
 8007482:	4343      	muls	r3, r0
 8007484:	002e      	movs	r6, r5
 8007486:	2101      	movs	r1, #1
 8007488:	189b      	adds	r3, r3, r2
 800748a:	e7a4      	b.n	80073d6 <_vfiprintf_r+0xfe>
 800748c:	2300      	movs	r3, #0
 800748e:	200a      	movs	r0, #10
 8007490:	0019      	movs	r1, r3
 8007492:	3601      	adds	r6, #1
 8007494:	6063      	str	r3, [r4, #4]
 8007496:	7832      	ldrb	r2, [r6, #0]
 8007498:	1c75      	adds	r5, r6, #1
 800749a:	3a30      	subs	r2, #48	@ 0x30
 800749c:	2a09      	cmp	r2, #9
 800749e:	d903      	bls.n	80074a8 <_vfiprintf_r+0x1d0>
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d0c8      	beq.n	8007436 <_vfiprintf_r+0x15e>
 80074a4:	9109      	str	r1, [sp, #36]	@ 0x24
 80074a6:	e7c6      	b.n	8007436 <_vfiprintf_r+0x15e>
 80074a8:	4341      	muls	r1, r0
 80074aa:	002e      	movs	r6, r5
 80074ac:	2301      	movs	r3, #1
 80074ae:	1889      	adds	r1, r1, r2
 80074b0:	e7f1      	b.n	8007496 <_vfiprintf_r+0x1be>
 80074b2:	aa07      	add	r2, sp, #28
 80074b4:	9200      	str	r2, [sp, #0]
 80074b6:	0021      	movs	r1, r4
 80074b8:	003a      	movs	r2, r7
 80074ba:	4b14      	ldr	r3, [pc, #80]	@ (800750c <_vfiprintf_r+0x234>)
 80074bc:	9803      	ldr	r0, [sp, #12]
 80074be:	e000      	b.n	80074c2 <_vfiprintf_r+0x1ea>
 80074c0:	bf00      	nop
 80074c2:	9004      	str	r0, [sp, #16]
 80074c4:	9b04      	ldr	r3, [sp, #16]
 80074c6:	3301      	adds	r3, #1
 80074c8:	d1d6      	bne.n	8007478 <_vfiprintf_r+0x1a0>
 80074ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074cc:	07db      	lsls	r3, r3, #31
 80074ce:	d405      	bmi.n	80074dc <_vfiprintf_r+0x204>
 80074d0:	89bb      	ldrh	r3, [r7, #12]
 80074d2:	059b      	lsls	r3, r3, #22
 80074d4:	d402      	bmi.n	80074dc <_vfiprintf_r+0x204>
 80074d6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80074d8:	f7ff fdd8 	bl	800708c <__retarget_lock_release_recursive>
 80074dc:	89bb      	ldrh	r3, [r7, #12]
 80074de:	065b      	lsls	r3, r3, #25
 80074e0:	d500      	bpl.n	80074e4 <_vfiprintf_r+0x20c>
 80074e2:	e71e      	b.n	8007322 <_vfiprintf_r+0x4a>
 80074e4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80074e6:	e71e      	b.n	8007326 <_vfiprintf_r+0x4e>
 80074e8:	aa07      	add	r2, sp, #28
 80074ea:	9200      	str	r2, [sp, #0]
 80074ec:	0021      	movs	r1, r4
 80074ee:	003a      	movs	r2, r7
 80074f0:	4b06      	ldr	r3, [pc, #24]	@ (800750c <_vfiprintf_r+0x234>)
 80074f2:	9803      	ldr	r0, [sp, #12]
 80074f4:	f000 f87c 	bl	80075f0 <_printf_i>
 80074f8:	e7e3      	b.n	80074c2 <_vfiprintf_r+0x1ea>
 80074fa:	46c0      	nop			@ (mov r8, r8)
 80074fc:	08007c4d 	.word	0x08007c4d
 8007500:	08007c53 	.word	0x08007c53
 8007504:	08007c57 	.word	0x08007c57
 8007508:	00000000 	.word	0x00000000
 800750c:	080072b3 	.word	0x080072b3

08007510 <_printf_common>:
 8007510:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007512:	0016      	movs	r6, r2
 8007514:	9301      	str	r3, [sp, #4]
 8007516:	688a      	ldr	r2, [r1, #8]
 8007518:	690b      	ldr	r3, [r1, #16]
 800751a:	000c      	movs	r4, r1
 800751c:	9000      	str	r0, [sp, #0]
 800751e:	4293      	cmp	r3, r2
 8007520:	da00      	bge.n	8007524 <_printf_common+0x14>
 8007522:	0013      	movs	r3, r2
 8007524:	0022      	movs	r2, r4
 8007526:	6033      	str	r3, [r6, #0]
 8007528:	3243      	adds	r2, #67	@ 0x43
 800752a:	7812      	ldrb	r2, [r2, #0]
 800752c:	2a00      	cmp	r2, #0
 800752e:	d001      	beq.n	8007534 <_printf_common+0x24>
 8007530:	3301      	adds	r3, #1
 8007532:	6033      	str	r3, [r6, #0]
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	069b      	lsls	r3, r3, #26
 8007538:	d502      	bpl.n	8007540 <_printf_common+0x30>
 800753a:	6833      	ldr	r3, [r6, #0]
 800753c:	3302      	adds	r3, #2
 800753e:	6033      	str	r3, [r6, #0]
 8007540:	6822      	ldr	r2, [r4, #0]
 8007542:	2306      	movs	r3, #6
 8007544:	0015      	movs	r5, r2
 8007546:	401d      	ands	r5, r3
 8007548:	421a      	tst	r2, r3
 800754a:	d027      	beq.n	800759c <_printf_common+0x8c>
 800754c:	0023      	movs	r3, r4
 800754e:	3343      	adds	r3, #67	@ 0x43
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	1e5a      	subs	r2, r3, #1
 8007554:	4193      	sbcs	r3, r2
 8007556:	6822      	ldr	r2, [r4, #0]
 8007558:	0692      	lsls	r2, r2, #26
 800755a:	d430      	bmi.n	80075be <_printf_common+0xae>
 800755c:	0022      	movs	r2, r4
 800755e:	9901      	ldr	r1, [sp, #4]
 8007560:	9800      	ldr	r0, [sp, #0]
 8007562:	9d08      	ldr	r5, [sp, #32]
 8007564:	3243      	adds	r2, #67	@ 0x43
 8007566:	47a8      	blx	r5
 8007568:	3001      	adds	r0, #1
 800756a:	d025      	beq.n	80075b8 <_printf_common+0xa8>
 800756c:	2206      	movs	r2, #6
 800756e:	6823      	ldr	r3, [r4, #0]
 8007570:	2500      	movs	r5, #0
 8007572:	4013      	ands	r3, r2
 8007574:	2b04      	cmp	r3, #4
 8007576:	d105      	bne.n	8007584 <_printf_common+0x74>
 8007578:	6833      	ldr	r3, [r6, #0]
 800757a:	68e5      	ldr	r5, [r4, #12]
 800757c:	1aed      	subs	r5, r5, r3
 800757e:	43eb      	mvns	r3, r5
 8007580:	17db      	asrs	r3, r3, #31
 8007582:	401d      	ands	r5, r3
 8007584:	68a3      	ldr	r3, [r4, #8]
 8007586:	6922      	ldr	r2, [r4, #16]
 8007588:	4293      	cmp	r3, r2
 800758a:	dd01      	ble.n	8007590 <_printf_common+0x80>
 800758c:	1a9b      	subs	r3, r3, r2
 800758e:	18ed      	adds	r5, r5, r3
 8007590:	2600      	movs	r6, #0
 8007592:	42b5      	cmp	r5, r6
 8007594:	d120      	bne.n	80075d8 <_printf_common+0xc8>
 8007596:	2000      	movs	r0, #0
 8007598:	e010      	b.n	80075bc <_printf_common+0xac>
 800759a:	3501      	adds	r5, #1
 800759c:	68e3      	ldr	r3, [r4, #12]
 800759e:	6832      	ldr	r2, [r6, #0]
 80075a0:	1a9b      	subs	r3, r3, r2
 80075a2:	42ab      	cmp	r3, r5
 80075a4:	ddd2      	ble.n	800754c <_printf_common+0x3c>
 80075a6:	0022      	movs	r2, r4
 80075a8:	2301      	movs	r3, #1
 80075aa:	9901      	ldr	r1, [sp, #4]
 80075ac:	9800      	ldr	r0, [sp, #0]
 80075ae:	9f08      	ldr	r7, [sp, #32]
 80075b0:	3219      	adds	r2, #25
 80075b2:	47b8      	blx	r7
 80075b4:	3001      	adds	r0, #1
 80075b6:	d1f0      	bne.n	800759a <_printf_common+0x8a>
 80075b8:	2001      	movs	r0, #1
 80075ba:	4240      	negs	r0, r0
 80075bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80075be:	2030      	movs	r0, #48	@ 0x30
 80075c0:	18e1      	adds	r1, r4, r3
 80075c2:	3143      	adds	r1, #67	@ 0x43
 80075c4:	7008      	strb	r0, [r1, #0]
 80075c6:	0021      	movs	r1, r4
 80075c8:	1c5a      	adds	r2, r3, #1
 80075ca:	3145      	adds	r1, #69	@ 0x45
 80075cc:	7809      	ldrb	r1, [r1, #0]
 80075ce:	18a2      	adds	r2, r4, r2
 80075d0:	3243      	adds	r2, #67	@ 0x43
 80075d2:	3302      	adds	r3, #2
 80075d4:	7011      	strb	r1, [r2, #0]
 80075d6:	e7c1      	b.n	800755c <_printf_common+0x4c>
 80075d8:	0022      	movs	r2, r4
 80075da:	2301      	movs	r3, #1
 80075dc:	9901      	ldr	r1, [sp, #4]
 80075de:	9800      	ldr	r0, [sp, #0]
 80075e0:	9f08      	ldr	r7, [sp, #32]
 80075e2:	321a      	adds	r2, #26
 80075e4:	47b8      	blx	r7
 80075e6:	3001      	adds	r0, #1
 80075e8:	d0e6      	beq.n	80075b8 <_printf_common+0xa8>
 80075ea:	3601      	adds	r6, #1
 80075ec:	e7d1      	b.n	8007592 <_printf_common+0x82>
	...

080075f0 <_printf_i>:
 80075f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075f2:	b08b      	sub	sp, #44	@ 0x2c
 80075f4:	9206      	str	r2, [sp, #24]
 80075f6:	000a      	movs	r2, r1
 80075f8:	3243      	adds	r2, #67	@ 0x43
 80075fa:	9307      	str	r3, [sp, #28]
 80075fc:	9005      	str	r0, [sp, #20]
 80075fe:	9203      	str	r2, [sp, #12]
 8007600:	7e0a      	ldrb	r2, [r1, #24]
 8007602:	000c      	movs	r4, r1
 8007604:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007606:	2a78      	cmp	r2, #120	@ 0x78
 8007608:	d809      	bhi.n	800761e <_printf_i+0x2e>
 800760a:	2a62      	cmp	r2, #98	@ 0x62
 800760c:	d80b      	bhi.n	8007626 <_printf_i+0x36>
 800760e:	2a00      	cmp	r2, #0
 8007610:	d100      	bne.n	8007614 <_printf_i+0x24>
 8007612:	e0ba      	b.n	800778a <_printf_i+0x19a>
 8007614:	497a      	ldr	r1, [pc, #488]	@ (8007800 <_printf_i+0x210>)
 8007616:	9104      	str	r1, [sp, #16]
 8007618:	2a58      	cmp	r2, #88	@ 0x58
 800761a:	d100      	bne.n	800761e <_printf_i+0x2e>
 800761c:	e08e      	b.n	800773c <_printf_i+0x14c>
 800761e:	0025      	movs	r5, r4
 8007620:	3542      	adds	r5, #66	@ 0x42
 8007622:	702a      	strb	r2, [r5, #0]
 8007624:	e022      	b.n	800766c <_printf_i+0x7c>
 8007626:	0010      	movs	r0, r2
 8007628:	3863      	subs	r0, #99	@ 0x63
 800762a:	2815      	cmp	r0, #21
 800762c:	d8f7      	bhi.n	800761e <_printf_i+0x2e>
 800762e:	f7f8 fd6b 	bl	8000108 <__gnu_thumb1_case_shi>
 8007632:	0016      	.short	0x0016
 8007634:	fff6001f 	.word	0xfff6001f
 8007638:	fff6fff6 	.word	0xfff6fff6
 800763c:	001ffff6 	.word	0x001ffff6
 8007640:	fff6fff6 	.word	0xfff6fff6
 8007644:	fff6fff6 	.word	0xfff6fff6
 8007648:	0036009f 	.word	0x0036009f
 800764c:	fff6007e 	.word	0xfff6007e
 8007650:	00b0fff6 	.word	0x00b0fff6
 8007654:	0036fff6 	.word	0x0036fff6
 8007658:	fff6fff6 	.word	0xfff6fff6
 800765c:	0082      	.short	0x0082
 800765e:	0025      	movs	r5, r4
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	3542      	adds	r5, #66	@ 0x42
 8007664:	1d11      	adds	r1, r2, #4
 8007666:	6019      	str	r1, [r3, #0]
 8007668:	6813      	ldr	r3, [r2, #0]
 800766a:	702b      	strb	r3, [r5, #0]
 800766c:	2301      	movs	r3, #1
 800766e:	e09e      	b.n	80077ae <_printf_i+0x1be>
 8007670:	6818      	ldr	r0, [r3, #0]
 8007672:	6809      	ldr	r1, [r1, #0]
 8007674:	1d02      	adds	r2, r0, #4
 8007676:	060d      	lsls	r5, r1, #24
 8007678:	d50b      	bpl.n	8007692 <_printf_i+0xa2>
 800767a:	6806      	ldr	r6, [r0, #0]
 800767c:	601a      	str	r2, [r3, #0]
 800767e:	2e00      	cmp	r6, #0
 8007680:	da03      	bge.n	800768a <_printf_i+0x9a>
 8007682:	232d      	movs	r3, #45	@ 0x2d
 8007684:	9a03      	ldr	r2, [sp, #12]
 8007686:	4276      	negs	r6, r6
 8007688:	7013      	strb	r3, [r2, #0]
 800768a:	4b5d      	ldr	r3, [pc, #372]	@ (8007800 <_printf_i+0x210>)
 800768c:	270a      	movs	r7, #10
 800768e:	9304      	str	r3, [sp, #16]
 8007690:	e018      	b.n	80076c4 <_printf_i+0xd4>
 8007692:	6806      	ldr	r6, [r0, #0]
 8007694:	601a      	str	r2, [r3, #0]
 8007696:	0649      	lsls	r1, r1, #25
 8007698:	d5f1      	bpl.n	800767e <_printf_i+0x8e>
 800769a:	b236      	sxth	r6, r6
 800769c:	e7ef      	b.n	800767e <_printf_i+0x8e>
 800769e:	6808      	ldr	r0, [r1, #0]
 80076a0:	6819      	ldr	r1, [r3, #0]
 80076a2:	c940      	ldmia	r1!, {r6}
 80076a4:	0605      	lsls	r5, r0, #24
 80076a6:	d402      	bmi.n	80076ae <_printf_i+0xbe>
 80076a8:	0640      	lsls	r0, r0, #25
 80076aa:	d500      	bpl.n	80076ae <_printf_i+0xbe>
 80076ac:	b2b6      	uxth	r6, r6
 80076ae:	6019      	str	r1, [r3, #0]
 80076b0:	4b53      	ldr	r3, [pc, #332]	@ (8007800 <_printf_i+0x210>)
 80076b2:	270a      	movs	r7, #10
 80076b4:	9304      	str	r3, [sp, #16]
 80076b6:	2a6f      	cmp	r2, #111	@ 0x6f
 80076b8:	d100      	bne.n	80076bc <_printf_i+0xcc>
 80076ba:	3f02      	subs	r7, #2
 80076bc:	0023      	movs	r3, r4
 80076be:	2200      	movs	r2, #0
 80076c0:	3343      	adds	r3, #67	@ 0x43
 80076c2:	701a      	strb	r2, [r3, #0]
 80076c4:	6863      	ldr	r3, [r4, #4]
 80076c6:	60a3      	str	r3, [r4, #8]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	db06      	blt.n	80076da <_printf_i+0xea>
 80076cc:	2104      	movs	r1, #4
 80076ce:	6822      	ldr	r2, [r4, #0]
 80076d0:	9d03      	ldr	r5, [sp, #12]
 80076d2:	438a      	bics	r2, r1
 80076d4:	6022      	str	r2, [r4, #0]
 80076d6:	4333      	orrs	r3, r6
 80076d8:	d00c      	beq.n	80076f4 <_printf_i+0x104>
 80076da:	9d03      	ldr	r5, [sp, #12]
 80076dc:	0030      	movs	r0, r6
 80076de:	0039      	movs	r1, r7
 80076e0:	f7f8 fda2 	bl	8000228 <__aeabi_uidivmod>
 80076e4:	9b04      	ldr	r3, [sp, #16]
 80076e6:	3d01      	subs	r5, #1
 80076e8:	5c5b      	ldrb	r3, [r3, r1]
 80076ea:	702b      	strb	r3, [r5, #0]
 80076ec:	0033      	movs	r3, r6
 80076ee:	0006      	movs	r6, r0
 80076f0:	429f      	cmp	r7, r3
 80076f2:	d9f3      	bls.n	80076dc <_printf_i+0xec>
 80076f4:	2f08      	cmp	r7, #8
 80076f6:	d109      	bne.n	800770c <_printf_i+0x11c>
 80076f8:	6823      	ldr	r3, [r4, #0]
 80076fa:	07db      	lsls	r3, r3, #31
 80076fc:	d506      	bpl.n	800770c <_printf_i+0x11c>
 80076fe:	6862      	ldr	r2, [r4, #4]
 8007700:	6923      	ldr	r3, [r4, #16]
 8007702:	429a      	cmp	r2, r3
 8007704:	dc02      	bgt.n	800770c <_printf_i+0x11c>
 8007706:	2330      	movs	r3, #48	@ 0x30
 8007708:	3d01      	subs	r5, #1
 800770a:	702b      	strb	r3, [r5, #0]
 800770c:	9b03      	ldr	r3, [sp, #12]
 800770e:	1b5b      	subs	r3, r3, r5
 8007710:	6123      	str	r3, [r4, #16]
 8007712:	9b07      	ldr	r3, [sp, #28]
 8007714:	0021      	movs	r1, r4
 8007716:	9300      	str	r3, [sp, #0]
 8007718:	9805      	ldr	r0, [sp, #20]
 800771a:	9b06      	ldr	r3, [sp, #24]
 800771c:	aa09      	add	r2, sp, #36	@ 0x24
 800771e:	f7ff fef7 	bl	8007510 <_printf_common>
 8007722:	3001      	adds	r0, #1
 8007724:	d148      	bne.n	80077b8 <_printf_i+0x1c8>
 8007726:	2001      	movs	r0, #1
 8007728:	4240      	negs	r0, r0
 800772a:	b00b      	add	sp, #44	@ 0x2c
 800772c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800772e:	2220      	movs	r2, #32
 8007730:	6809      	ldr	r1, [r1, #0]
 8007732:	430a      	orrs	r2, r1
 8007734:	6022      	str	r2, [r4, #0]
 8007736:	2278      	movs	r2, #120	@ 0x78
 8007738:	4932      	ldr	r1, [pc, #200]	@ (8007804 <_printf_i+0x214>)
 800773a:	9104      	str	r1, [sp, #16]
 800773c:	0021      	movs	r1, r4
 800773e:	3145      	adds	r1, #69	@ 0x45
 8007740:	700a      	strb	r2, [r1, #0]
 8007742:	6819      	ldr	r1, [r3, #0]
 8007744:	6822      	ldr	r2, [r4, #0]
 8007746:	c940      	ldmia	r1!, {r6}
 8007748:	0610      	lsls	r0, r2, #24
 800774a:	d402      	bmi.n	8007752 <_printf_i+0x162>
 800774c:	0650      	lsls	r0, r2, #25
 800774e:	d500      	bpl.n	8007752 <_printf_i+0x162>
 8007750:	b2b6      	uxth	r6, r6
 8007752:	6019      	str	r1, [r3, #0]
 8007754:	07d3      	lsls	r3, r2, #31
 8007756:	d502      	bpl.n	800775e <_printf_i+0x16e>
 8007758:	2320      	movs	r3, #32
 800775a:	4313      	orrs	r3, r2
 800775c:	6023      	str	r3, [r4, #0]
 800775e:	2e00      	cmp	r6, #0
 8007760:	d001      	beq.n	8007766 <_printf_i+0x176>
 8007762:	2710      	movs	r7, #16
 8007764:	e7aa      	b.n	80076bc <_printf_i+0xcc>
 8007766:	2220      	movs	r2, #32
 8007768:	6823      	ldr	r3, [r4, #0]
 800776a:	4393      	bics	r3, r2
 800776c:	6023      	str	r3, [r4, #0]
 800776e:	e7f8      	b.n	8007762 <_printf_i+0x172>
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	680d      	ldr	r5, [r1, #0]
 8007774:	1d10      	adds	r0, r2, #4
 8007776:	6949      	ldr	r1, [r1, #20]
 8007778:	6018      	str	r0, [r3, #0]
 800777a:	6813      	ldr	r3, [r2, #0]
 800777c:	062e      	lsls	r6, r5, #24
 800777e:	d501      	bpl.n	8007784 <_printf_i+0x194>
 8007780:	6019      	str	r1, [r3, #0]
 8007782:	e002      	b.n	800778a <_printf_i+0x19a>
 8007784:	066d      	lsls	r5, r5, #25
 8007786:	d5fb      	bpl.n	8007780 <_printf_i+0x190>
 8007788:	8019      	strh	r1, [r3, #0]
 800778a:	2300      	movs	r3, #0
 800778c:	9d03      	ldr	r5, [sp, #12]
 800778e:	6123      	str	r3, [r4, #16]
 8007790:	e7bf      	b.n	8007712 <_printf_i+0x122>
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	1d11      	adds	r1, r2, #4
 8007796:	6019      	str	r1, [r3, #0]
 8007798:	6815      	ldr	r5, [r2, #0]
 800779a:	2100      	movs	r1, #0
 800779c:	0028      	movs	r0, r5
 800779e:	6862      	ldr	r2, [r4, #4]
 80077a0:	f000 f986 	bl	8007ab0 <memchr>
 80077a4:	2800      	cmp	r0, #0
 80077a6:	d001      	beq.n	80077ac <_printf_i+0x1bc>
 80077a8:	1b40      	subs	r0, r0, r5
 80077aa:	6060      	str	r0, [r4, #4]
 80077ac:	6863      	ldr	r3, [r4, #4]
 80077ae:	6123      	str	r3, [r4, #16]
 80077b0:	2300      	movs	r3, #0
 80077b2:	9a03      	ldr	r2, [sp, #12]
 80077b4:	7013      	strb	r3, [r2, #0]
 80077b6:	e7ac      	b.n	8007712 <_printf_i+0x122>
 80077b8:	002a      	movs	r2, r5
 80077ba:	6923      	ldr	r3, [r4, #16]
 80077bc:	9906      	ldr	r1, [sp, #24]
 80077be:	9805      	ldr	r0, [sp, #20]
 80077c0:	9d07      	ldr	r5, [sp, #28]
 80077c2:	47a8      	blx	r5
 80077c4:	3001      	adds	r0, #1
 80077c6:	d0ae      	beq.n	8007726 <_printf_i+0x136>
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	079b      	lsls	r3, r3, #30
 80077cc:	d415      	bmi.n	80077fa <_printf_i+0x20a>
 80077ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077d0:	68e0      	ldr	r0, [r4, #12]
 80077d2:	4298      	cmp	r0, r3
 80077d4:	daa9      	bge.n	800772a <_printf_i+0x13a>
 80077d6:	0018      	movs	r0, r3
 80077d8:	e7a7      	b.n	800772a <_printf_i+0x13a>
 80077da:	0022      	movs	r2, r4
 80077dc:	2301      	movs	r3, #1
 80077de:	9906      	ldr	r1, [sp, #24]
 80077e0:	9805      	ldr	r0, [sp, #20]
 80077e2:	9e07      	ldr	r6, [sp, #28]
 80077e4:	3219      	adds	r2, #25
 80077e6:	47b0      	blx	r6
 80077e8:	3001      	adds	r0, #1
 80077ea:	d09c      	beq.n	8007726 <_printf_i+0x136>
 80077ec:	3501      	adds	r5, #1
 80077ee:	68e3      	ldr	r3, [r4, #12]
 80077f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077f2:	1a9b      	subs	r3, r3, r2
 80077f4:	42ab      	cmp	r3, r5
 80077f6:	dcf0      	bgt.n	80077da <_printf_i+0x1ea>
 80077f8:	e7e9      	b.n	80077ce <_printf_i+0x1de>
 80077fa:	2500      	movs	r5, #0
 80077fc:	e7f7      	b.n	80077ee <_printf_i+0x1fe>
 80077fe:	46c0      	nop			@ (mov r8, r8)
 8007800:	08007c5e 	.word	0x08007c5e
 8007804:	08007c6f 	.word	0x08007c6f

08007808 <__sflush_r>:
 8007808:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800780a:	220c      	movs	r2, #12
 800780c:	5e8b      	ldrsh	r3, [r1, r2]
 800780e:	0005      	movs	r5, r0
 8007810:	000c      	movs	r4, r1
 8007812:	071a      	lsls	r2, r3, #28
 8007814:	d456      	bmi.n	80078c4 <__sflush_r+0xbc>
 8007816:	684a      	ldr	r2, [r1, #4]
 8007818:	2a00      	cmp	r2, #0
 800781a:	dc02      	bgt.n	8007822 <__sflush_r+0x1a>
 800781c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800781e:	2a00      	cmp	r2, #0
 8007820:	dd4e      	ble.n	80078c0 <__sflush_r+0xb8>
 8007822:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007824:	2f00      	cmp	r7, #0
 8007826:	d04b      	beq.n	80078c0 <__sflush_r+0xb8>
 8007828:	2200      	movs	r2, #0
 800782a:	2080      	movs	r0, #128	@ 0x80
 800782c:	682e      	ldr	r6, [r5, #0]
 800782e:	602a      	str	r2, [r5, #0]
 8007830:	001a      	movs	r2, r3
 8007832:	0140      	lsls	r0, r0, #5
 8007834:	6a21      	ldr	r1, [r4, #32]
 8007836:	4002      	ands	r2, r0
 8007838:	4203      	tst	r3, r0
 800783a:	d033      	beq.n	80078a4 <__sflush_r+0x9c>
 800783c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800783e:	89a3      	ldrh	r3, [r4, #12]
 8007840:	075b      	lsls	r3, r3, #29
 8007842:	d506      	bpl.n	8007852 <__sflush_r+0x4a>
 8007844:	6863      	ldr	r3, [r4, #4]
 8007846:	1ad2      	subs	r2, r2, r3
 8007848:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800784a:	2b00      	cmp	r3, #0
 800784c:	d001      	beq.n	8007852 <__sflush_r+0x4a>
 800784e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007850:	1ad2      	subs	r2, r2, r3
 8007852:	2300      	movs	r3, #0
 8007854:	0028      	movs	r0, r5
 8007856:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007858:	6a21      	ldr	r1, [r4, #32]
 800785a:	47b8      	blx	r7
 800785c:	89a2      	ldrh	r2, [r4, #12]
 800785e:	1c43      	adds	r3, r0, #1
 8007860:	d106      	bne.n	8007870 <__sflush_r+0x68>
 8007862:	6829      	ldr	r1, [r5, #0]
 8007864:	291d      	cmp	r1, #29
 8007866:	d846      	bhi.n	80078f6 <__sflush_r+0xee>
 8007868:	4b29      	ldr	r3, [pc, #164]	@ (8007910 <__sflush_r+0x108>)
 800786a:	40cb      	lsrs	r3, r1
 800786c:	07db      	lsls	r3, r3, #31
 800786e:	d542      	bpl.n	80078f6 <__sflush_r+0xee>
 8007870:	2300      	movs	r3, #0
 8007872:	6063      	str	r3, [r4, #4]
 8007874:	6923      	ldr	r3, [r4, #16]
 8007876:	6023      	str	r3, [r4, #0]
 8007878:	04d2      	lsls	r2, r2, #19
 800787a:	d505      	bpl.n	8007888 <__sflush_r+0x80>
 800787c:	1c43      	adds	r3, r0, #1
 800787e:	d102      	bne.n	8007886 <__sflush_r+0x7e>
 8007880:	682b      	ldr	r3, [r5, #0]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d100      	bne.n	8007888 <__sflush_r+0x80>
 8007886:	6560      	str	r0, [r4, #84]	@ 0x54
 8007888:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800788a:	602e      	str	r6, [r5, #0]
 800788c:	2900      	cmp	r1, #0
 800788e:	d017      	beq.n	80078c0 <__sflush_r+0xb8>
 8007890:	0023      	movs	r3, r4
 8007892:	3344      	adds	r3, #68	@ 0x44
 8007894:	4299      	cmp	r1, r3
 8007896:	d002      	beq.n	800789e <__sflush_r+0x96>
 8007898:	0028      	movs	r0, r5
 800789a:	f7ff fbf9 	bl	8007090 <_free_r>
 800789e:	2300      	movs	r3, #0
 80078a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80078a2:	e00d      	b.n	80078c0 <__sflush_r+0xb8>
 80078a4:	2301      	movs	r3, #1
 80078a6:	0028      	movs	r0, r5
 80078a8:	47b8      	blx	r7
 80078aa:	0002      	movs	r2, r0
 80078ac:	1c43      	adds	r3, r0, #1
 80078ae:	d1c6      	bne.n	800783e <__sflush_r+0x36>
 80078b0:	682b      	ldr	r3, [r5, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d0c3      	beq.n	800783e <__sflush_r+0x36>
 80078b6:	2b1d      	cmp	r3, #29
 80078b8:	d001      	beq.n	80078be <__sflush_r+0xb6>
 80078ba:	2b16      	cmp	r3, #22
 80078bc:	d11a      	bne.n	80078f4 <__sflush_r+0xec>
 80078be:	602e      	str	r6, [r5, #0]
 80078c0:	2000      	movs	r0, #0
 80078c2:	e01e      	b.n	8007902 <__sflush_r+0xfa>
 80078c4:	690e      	ldr	r6, [r1, #16]
 80078c6:	2e00      	cmp	r6, #0
 80078c8:	d0fa      	beq.n	80078c0 <__sflush_r+0xb8>
 80078ca:	680f      	ldr	r7, [r1, #0]
 80078cc:	600e      	str	r6, [r1, #0]
 80078ce:	1bba      	subs	r2, r7, r6
 80078d0:	9201      	str	r2, [sp, #4]
 80078d2:	2200      	movs	r2, #0
 80078d4:	079b      	lsls	r3, r3, #30
 80078d6:	d100      	bne.n	80078da <__sflush_r+0xd2>
 80078d8:	694a      	ldr	r2, [r1, #20]
 80078da:	60a2      	str	r2, [r4, #8]
 80078dc:	9b01      	ldr	r3, [sp, #4]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	ddee      	ble.n	80078c0 <__sflush_r+0xb8>
 80078e2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80078e4:	0032      	movs	r2, r6
 80078e6:	001f      	movs	r7, r3
 80078e8:	0028      	movs	r0, r5
 80078ea:	9b01      	ldr	r3, [sp, #4]
 80078ec:	6a21      	ldr	r1, [r4, #32]
 80078ee:	47b8      	blx	r7
 80078f0:	2800      	cmp	r0, #0
 80078f2:	dc07      	bgt.n	8007904 <__sflush_r+0xfc>
 80078f4:	89a2      	ldrh	r2, [r4, #12]
 80078f6:	2340      	movs	r3, #64	@ 0x40
 80078f8:	2001      	movs	r0, #1
 80078fa:	4313      	orrs	r3, r2
 80078fc:	b21b      	sxth	r3, r3
 80078fe:	81a3      	strh	r3, [r4, #12]
 8007900:	4240      	negs	r0, r0
 8007902:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007904:	9b01      	ldr	r3, [sp, #4]
 8007906:	1836      	adds	r6, r6, r0
 8007908:	1a1b      	subs	r3, r3, r0
 800790a:	9301      	str	r3, [sp, #4]
 800790c:	e7e6      	b.n	80078dc <__sflush_r+0xd4>
 800790e:	46c0      	nop			@ (mov r8, r8)
 8007910:	20400001 	.word	0x20400001

08007914 <_fflush_r>:
 8007914:	690b      	ldr	r3, [r1, #16]
 8007916:	b570      	push	{r4, r5, r6, lr}
 8007918:	0005      	movs	r5, r0
 800791a:	000c      	movs	r4, r1
 800791c:	2b00      	cmp	r3, #0
 800791e:	d102      	bne.n	8007926 <_fflush_r+0x12>
 8007920:	2500      	movs	r5, #0
 8007922:	0028      	movs	r0, r5
 8007924:	bd70      	pop	{r4, r5, r6, pc}
 8007926:	2800      	cmp	r0, #0
 8007928:	d004      	beq.n	8007934 <_fflush_r+0x20>
 800792a:	6a03      	ldr	r3, [r0, #32]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d101      	bne.n	8007934 <_fflush_r+0x20>
 8007930:	f7ff f99a 	bl	8006c68 <__sinit>
 8007934:	220c      	movs	r2, #12
 8007936:	5ea3      	ldrsh	r3, [r4, r2]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d0f1      	beq.n	8007920 <_fflush_r+0xc>
 800793c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800793e:	07d2      	lsls	r2, r2, #31
 8007940:	d404      	bmi.n	800794c <_fflush_r+0x38>
 8007942:	059b      	lsls	r3, r3, #22
 8007944:	d402      	bmi.n	800794c <_fflush_r+0x38>
 8007946:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007948:	f7ff fb9f 	bl	800708a <__retarget_lock_acquire_recursive>
 800794c:	0028      	movs	r0, r5
 800794e:	0021      	movs	r1, r4
 8007950:	f7ff ff5a 	bl	8007808 <__sflush_r>
 8007954:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007956:	0005      	movs	r5, r0
 8007958:	07db      	lsls	r3, r3, #31
 800795a:	d4e2      	bmi.n	8007922 <_fflush_r+0xe>
 800795c:	89a3      	ldrh	r3, [r4, #12]
 800795e:	059b      	lsls	r3, r3, #22
 8007960:	d4df      	bmi.n	8007922 <_fflush_r+0xe>
 8007962:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007964:	f7ff fb92 	bl	800708c <__retarget_lock_release_recursive>
 8007968:	e7db      	b.n	8007922 <_fflush_r+0xe>
	...

0800796c <__swhatbuf_r>:
 800796c:	b570      	push	{r4, r5, r6, lr}
 800796e:	000e      	movs	r6, r1
 8007970:	001d      	movs	r5, r3
 8007972:	230e      	movs	r3, #14
 8007974:	5ec9      	ldrsh	r1, [r1, r3]
 8007976:	0014      	movs	r4, r2
 8007978:	b096      	sub	sp, #88	@ 0x58
 800797a:	2900      	cmp	r1, #0
 800797c:	da0c      	bge.n	8007998 <__swhatbuf_r+0x2c>
 800797e:	89b2      	ldrh	r2, [r6, #12]
 8007980:	2380      	movs	r3, #128	@ 0x80
 8007982:	0011      	movs	r1, r2
 8007984:	4019      	ands	r1, r3
 8007986:	421a      	tst	r2, r3
 8007988:	d114      	bne.n	80079b4 <__swhatbuf_r+0x48>
 800798a:	2380      	movs	r3, #128	@ 0x80
 800798c:	00db      	lsls	r3, r3, #3
 800798e:	2000      	movs	r0, #0
 8007990:	6029      	str	r1, [r5, #0]
 8007992:	6023      	str	r3, [r4, #0]
 8007994:	b016      	add	sp, #88	@ 0x58
 8007996:	bd70      	pop	{r4, r5, r6, pc}
 8007998:	466a      	mov	r2, sp
 800799a:	f000 f853 	bl	8007a44 <_fstat_r>
 800799e:	2800      	cmp	r0, #0
 80079a0:	dbed      	blt.n	800797e <__swhatbuf_r+0x12>
 80079a2:	23f0      	movs	r3, #240	@ 0xf0
 80079a4:	9901      	ldr	r1, [sp, #4]
 80079a6:	021b      	lsls	r3, r3, #8
 80079a8:	4019      	ands	r1, r3
 80079aa:	4b04      	ldr	r3, [pc, #16]	@ (80079bc <__swhatbuf_r+0x50>)
 80079ac:	18c9      	adds	r1, r1, r3
 80079ae:	424b      	negs	r3, r1
 80079b0:	4159      	adcs	r1, r3
 80079b2:	e7ea      	b.n	800798a <__swhatbuf_r+0x1e>
 80079b4:	2100      	movs	r1, #0
 80079b6:	2340      	movs	r3, #64	@ 0x40
 80079b8:	e7e9      	b.n	800798e <__swhatbuf_r+0x22>
 80079ba:	46c0      	nop			@ (mov r8, r8)
 80079bc:	ffffe000 	.word	0xffffe000

080079c0 <__smakebuf_r>:
 80079c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079c2:	2602      	movs	r6, #2
 80079c4:	898b      	ldrh	r3, [r1, #12]
 80079c6:	0005      	movs	r5, r0
 80079c8:	000c      	movs	r4, r1
 80079ca:	b085      	sub	sp, #20
 80079cc:	4233      	tst	r3, r6
 80079ce:	d007      	beq.n	80079e0 <__smakebuf_r+0x20>
 80079d0:	0023      	movs	r3, r4
 80079d2:	3347      	adds	r3, #71	@ 0x47
 80079d4:	6023      	str	r3, [r4, #0]
 80079d6:	6123      	str	r3, [r4, #16]
 80079d8:	2301      	movs	r3, #1
 80079da:	6163      	str	r3, [r4, #20]
 80079dc:	b005      	add	sp, #20
 80079de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079e0:	ab03      	add	r3, sp, #12
 80079e2:	aa02      	add	r2, sp, #8
 80079e4:	f7ff ffc2 	bl	800796c <__swhatbuf_r>
 80079e8:	9f02      	ldr	r7, [sp, #8]
 80079ea:	9001      	str	r0, [sp, #4]
 80079ec:	0039      	movs	r1, r7
 80079ee:	0028      	movs	r0, r5
 80079f0:	f7ff fbba 	bl	8007168 <_malloc_r>
 80079f4:	2800      	cmp	r0, #0
 80079f6:	d108      	bne.n	8007a0a <__smakebuf_r+0x4a>
 80079f8:	220c      	movs	r2, #12
 80079fa:	5ea3      	ldrsh	r3, [r4, r2]
 80079fc:	059a      	lsls	r2, r3, #22
 80079fe:	d4ed      	bmi.n	80079dc <__smakebuf_r+0x1c>
 8007a00:	2203      	movs	r2, #3
 8007a02:	4393      	bics	r3, r2
 8007a04:	431e      	orrs	r6, r3
 8007a06:	81a6      	strh	r6, [r4, #12]
 8007a08:	e7e2      	b.n	80079d0 <__smakebuf_r+0x10>
 8007a0a:	2380      	movs	r3, #128	@ 0x80
 8007a0c:	89a2      	ldrh	r2, [r4, #12]
 8007a0e:	6020      	str	r0, [r4, #0]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	81a3      	strh	r3, [r4, #12]
 8007a14:	9b03      	ldr	r3, [sp, #12]
 8007a16:	6120      	str	r0, [r4, #16]
 8007a18:	6167      	str	r7, [r4, #20]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00c      	beq.n	8007a38 <__smakebuf_r+0x78>
 8007a1e:	0028      	movs	r0, r5
 8007a20:	230e      	movs	r3, #14
 8007a22:	5ee1      	ldrsh	r1, [r4, r3]
 8007a24:	f000 f820 	bl	8007a68 <_isatty_r>
 8007a28:	2800      	cmp	r0, #0
 8007a2a:	d005      	beq.n	8007a38 <__smakebuf_r+0x78>
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	89a2      	ldrh	r2, [r4, #12]
 8007a30:	439a      	bics	r2, r3
 8007a32:	3b02      	subs	r3, #2
 8007a34:	4313      	orrs	r3, r2
 8007a36:	81a3      	strh	r3, [r4, #12]
 8007a38:	89a3      	ldrh	r3, [r4, #12]
 8007a3a:	9a01      	ldr	r2, [sp, #4]
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	81a3      	strh	r3, [r4, #12]
 8007a40:	e7cc      	b.n	80079dc <__smakebuf_r+0x1c>
	...

08007a44 <_fstat_r>:
 8007a44:	2300      	movs	r3, #0
 8007a46:	b570      	push	{r4, r5, r6, lr}
 8007a48:	4d06      	ldr	r5, [pc, #24]	@ (8007a64 <_fstat_r+0x20>)
 8007a4a:	0004      	movs	r4, r0
 8007a4c:	0008      	movs	r0, r1
 8007a4e:	0011      	movs	r1, r2
 8007a50:	602b      	str	r3, [r5, #0]
 8007a52:	f7fa fd40 	bl	80024d6 <_fstat>
 8007a56:	1c43      	adds	r3, r0, #1
 8007a58:	d103      	bne.n	8007a62 <_fstat_r+0x1e>
 8007a5a:	682b      	ldr	r3, [r5, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d000      	beq.n	8007a62 <_fstat_r+0x1e>
 8007a60:	6023      	str	r3, [r4, #0]
 8007a62:	bd70      	pop	{r4, r5, r6, pc}
 8007a64:	20000318 	.word	0x20000318

08007a68 <_isatty_r>:
 8007a68:	2300      	movs	r3, #0
 8007a6a:	b570      	push	{r4, r5, r6, lr}
 8007a6c:	4d06      	ldr	r5, [pc, #24]	@ (8007a88 <_isatty_r+0x20>)
 8007a6e:	0004      	movs	r4, r0
 8007a70:	0008      	movs	r0, r1
 8007a72:	602b      	str	r3, [r5, #0]
 8007a74:	f7fa fd3d 	bl	80024f2 <_isatty>
 8007a78:	1c43      	adds	r3, r0, #1
 8007a7a:	d103      	bne.n	8007a84 <_isatty_r+0x1c>
 8007a7c:	682b      	ldr	r3, [r5, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d000      	beq.n	8007a84 <_isatty_r+0x1c>
 8007a82:	6023      	str	r3, [r4, #0]
 8007a84:	bd70      	pop	{r4, r5, r6, pc}
 8007a86:	46c0      	nop			@ (mov r8, r8)
 8007a88:	20000318 	.word	0x20000318

08007a8c <_sbrk_r>:
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	b570      	push	{r4, r5, r6, lr}
 8007a90:	4d06      	ldr	r5, [pc, #24]	@ (8007aac <_sbrk_r+0x20>)
 8007a92:	0004      	movs	r4, r0
 8007a94:	0008      	movs	r0, r1
 8007a96:	602b      	str	r3, [r5, #0]
 8007a98:	f7fa fd40 	bl	800251c <_sbrk>
 8007a9c:	1c43      	adds	r3, r0, #1
 8007a9e:	d103      	bne.n	8007aa8 <_sbrk_r+0x1c>
 8007aa0:	682b      	ldr	r3, [r5, #0]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d000      	beq.n	8007aa8 <_sbrk_r+0x1c>
 8007aa6:	6023      	str	r3, [r4, #0]
 8007aa8:	bd70      	pop	{r4, r5, r6, pc}
 8007aaa:	46c0      	nop			@ (mov r8, r8)
 8007aac:	20000318 	.word	0x20000318

08007ab0 <memchr>:
 8007ab0:	b2c9      	uxtb	r1, r1
 8007ab2:	1882      	adds	r2, r0, r2
 8007ab4:	4290      	cmp	r0, r2
 8007ab6:	d101      	bne.n	8007abc <memchr+0xc>
 8007ab8:	2000      	movs	r0, #0
 8007aba:	4770      	bx	lr
 8007abc:	7803      	ldrb	r3, [r0, #0]
 8007abe:	428b      	cmp	r3, r1
 8007ac0:	d0fb      	beq.n	8007aba <memchr+0xa>
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	e7f6      	b.n	8007ab4 <memchr+0x4>
	...

08007ac8 <_init>:
 8007ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aca:	46c0      	nop			@ (mov r8, r8)
 8007acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ace:	bc08      	pop	{r3}
 8007ad0:	469e      	mov	lr, r3
 8007ad2:	4770      	bx	lr

08007ad4 <_fini>:
 8007ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ad6:	46c0      	nop			@ (mov r8, r8)
 8007ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ada:	bc08      	pop	{r3}
 8007adc:	469e      	mov	lr, r3
 8007ade:	4770      	bx	lr
