// Seed: 3265958981
module module_0 (
    input  wand id_0,
    input  wire id_1,
    input  wand id_2,
    output tri  id_3
);
  always begin : LABEL_0
    logic id_5;
    ;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7,
    output tri id_8,
    output wire id_9,
    input wor id_10,
    output wire id_11,
    input supply0 id_12
);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_7
  );
  assign id_9 = 1;
  assign id_7 = 1;
endmodule
