<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Convert_HDL" build_result="2" build_time="1537417295">
            <Task name="HDL_Conv" build_result="2" update_result="0" update_time="1537417295"/>
        </Milestone>
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Jedecgen" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Generate_HDL" build_result="2" build_time="1537417295">
            <Task name="HDL_Gen" build_result="2" update_result="0" update_time="1537417295"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1537417316">
            <Task name="Map" build_result="2" update_result="0" update_time="1537417316"/>
            <Task name="MapTrace" build_result="2" update_result="0" update_time="1537417319"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="2" update_result="0" update_time="1537417324"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="0">
            <Task name="PAR" build_result="0" update_result="3" update_time="0"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1537417298">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1537417298"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1537417298"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1537417089"/>
        </Milestone>
        <Report name="freqgen.v" last_build_time="1537417295" last_build_size="165"/>
        <Report name="freqgen_freqgen.lsedata" last_build_time="1537417296" last_build_size="927"/>
        <Report name="freqgen_freqgen.ngd" last_build_time="1537417298" last_build_size="2087"/>
        <Report name="freqgen_freqgen.tw1" last_build_time="1537417319" last_build_size="5140"/>
        <Report name="freqgen_freqgen_map.ncd" last_build_time="1537417316" last_build_size="1124"/>
        <Report name="freqgen_freqgen_mapvho.sdf" last_build_time="1537417324" last_build_size="612"/>
        <Report name="freqgen_freqgen_mapvho.vho" last_build_time="1537417323" last_build_size="5763"/>
    </Strategy>
</BuildStatus>
