<!DOCTYPE html>
<html class="client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-zebra-design-disabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-typography-survey-disabled vector-toc-available" lang="en" dir="ltr">
<head>
<meta charset="UTF-8">
<title>ARM architecture family - Wikipedia</title>
<script>(function(){var className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-zebra-design-disabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-typography-survey-disabled vector-toc-available";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\w+$|[^\w-]+/g,'')+'-clientpref-\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],
"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"287d98ce-78ac-425b-967c-008790c12d93","wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"ARM_architecture_family","wgTitle":"ARM architecture family","wgCurRevisionId":1182907703,"wgRevisionId":1182907703,"wgArticleId":60558,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Articles with short description","Short description matches Wikidata","Use British English from June 2012","Use dmy dates from July 2020","Articles containing potentially dated statements from 2022","All articles containing potentially dated statements","All articles with unsourced statements","Articles with unsourced statements from May 2013","All accuracy disputes","Articles with disputed statements from December 2019",
"Articles containing potentially dated statements from 2011","Articles needing additional references from March 2011","All articles needing additional references","Articles with unsourced statements from June 2020","Wikipedia external links cleanup from March 2023","Wikipedia articles needing clarification from May 2021","Articles containing potentially dated statements from 2023","Articles with unsourced statements from February 2018","Commons category link is on Wikidata","Webarchive template wayback links","Articles with BNF identifiers","Articles with BNFdata identifiers","Articles with GND identifiers","Articles with J9U identifiers","Articles with LCCN identifiers","Articles with NKC identifiers","Articles with example code","ARM architecture","Acorn Computers","Computer-related introductions in 1983"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"ARM_architecture_family","wgRelevantArticleId":60558,
"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgNoticeProject":"wikipedia","wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":10,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":100000,"wgULSCurrentAutonym":"English","wgCentralAuthMobileDomain":false,"wgEditSubmitButtonLabelPublish":true,"wgULSPosition":"interlanguage","wgULSisCompactLinksEnabled":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q16980","wgCheckUserClientHintsHeadersJsApi":["architecture","bitness","brands","fullVersionList","mobile","model","platform","platformVersion"],"GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,
"wgGEStructuredTaskRejectionReasonTextInputEnabled":false,"wgGELevelingUpEnabledForUser":false};RLSTATE={"skins.vector.user.styles":"ready","ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready","skins.vector.user":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","ext.pygments":"ready","codex-search-styles":"ready","skins.vector.styles":"ready","skins.vector.icons":"ready","jquery.tablesorter.styles":"ready","jquery.makeCollapsible.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","mediawiki.page.media","ext.scribunto.logs","site","mediawiki.page.ready","jquery.tablesorter","jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.switcher",
"ext.urlShortener.toolbar","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.echo.centralauth","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.cx.uls.quick.actions","wikibase.client.vector-2022","ext.checkUser.clientHints","ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return["user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
}];});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=codex-search-styles%7Cext.cite.styles%7Cext.pygments%2CwikimediaBadges%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cjquery.makeCollapsible.styles%7Cjquery.tablesorter.styles%7Cskins.vector.icons%2Cstyles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022">
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022"></script>
<meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022">
<meta name="generator" content="MediaWiki 1.42.0-wmf.2">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-cross-origin">
<meta name="robots" content="max-image-preview:standard">
<meta name="format-detection" content="telephone=no">
<meta name="viewport" content="width=1000">
<meta property="og:title" content="ARM architecture family - Wikipedia">
<meta property="og:type" content="website">
<link rel="preconnect" href="//upload.wikimedia.org">
<link rel="alternate" media="only screen and (max-width: 720px)" href="//en.m.wikipedia.org/wiki/ARM_architecture_family">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=ARM_architecture_family&amp;action=edit">
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png">
<link rel="icon" href="/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd">
<link rel="canonical" href="https://en.wikipedia.org/wiki/ARM_architecture_family">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<link rel="dns-prefetch" href="//login.wikimedia.org">
</head>
<body class="skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-ARM_architecture_family rootpage-ARM_architecture_family skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a>
<div class="vector-header-container">
	<header class="vector-header mw-header">
		<div class="vector-header-start">
			<nav class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				
<div id="vector-main-menu-dropdown" class="vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right"  >
	<input type="checkbox" id="vector-main-menu-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-main-menu-dropdown" class="vector-dropdown-checkbox "  aria-label="Main menu"  >
	<label id="vector-main-menu-dropdown-label" for="vector-main-menu-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu"></span>

<span class="vector-dropdown-label-text">Main menu</span>
	</label>
	<div class="vector-dropdown-content">


				<div id="vector-main-menu-unpinned-container" class="vector-unpinned-container">
		
<div id="vector-main-menu" class="vector-main-menu vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="main-menu-pinned"
	data-pinnable-element-id="vector-main-menu"
	data-pinned-container-id="vector-main-menu-pinned-container"
	data-unpinned-container-id="vector-main-menu-unpinned-container"
>
	<div class="vector-pinnable-header-label">Main menu</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button>
</div>

	
<div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation"  >
	<div class="vector-menu-heading">
		Navigation
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li><li id="n-sitesupport" class="mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation"><span>Donate</span></a></li>
		</ul>
		
	</div>
</div>

	
	
<div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction"  >
	<div class="vector-menu-heading">
		Contribute
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li>
		</ul>
		
	</div>
</div>

	
<div class="vector-main-menu-action vector-main-menu-action-lang-alert">
	<div class="vector-main-menu-action-item">
		<div class="vector-main-menu-action-heading vector-menu-heading">Languages</div>
		<div class="vector-main-menu-action-content vector-menu-content">
			<div class="mw-message-box cdx-message cdx-message--block mw-message-box-notice cdx-message--notice vector-language-sidebar-alert"><span class="cdx-message__icon"></span><div class="cdx-message__content">Language links are at the top of the page across from the title.</div></div>
		</div>
	</div>
</div>

</div>

				</div>

	</div>
</div>

		</nav>
			
<a href="/wiki/Main_Page" class="mw-logo">
	<img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt="" aria-hidden="true" height="50" width="50">
	<span class="mw-logo-container">
		<img class="mw-logo-wordmark" alt="Wikipedia" src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;">
		<img class="mw-logo-tagline" alt="The Free Encyclopedia" src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;">
	</span>
</a>

		</div>
		<div class="vector-header-end">
			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<a href="/wiki/Special:Search" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle" id="" title="Search Wikipedia [f]" accesskey="f"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span>

<span>Search</span>
	</a>
	<div class="vector-typeahead-search-container">
		<div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width">
			<form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button">
				<div id="simpleSearch" class="cdx-search-input__input-wrapper"  data-search-loc="header-moved">
					<div class="cdx-text-input cdx-text-input--has-start-icon">
						<input
							class="cdx-text-input__input"
							 type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput"
							>
						<span class="cdx-text-input__icon cdx-text-input__start-icon"></span>
					</div>
					<input type="hidden" name="title" value="Special:Search">
				</div>
				<button class="cdx-button cdx-search-input__end-button">Search</button>
			</form>
		</div>
	</div>
</div>

			<nav class="vector-user-links" aria-label="Personal tools" role="navigation" >
	
<div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet mw-portlet-vector-user-menu-overflow"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=ARM+architecture+family" title="You are encouraged to create an account and log in; however, it is not mandatory"><span>Create account</span></a></li><li id="pt-login-2" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=ARM+architecture+family" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

	
<div id="vector-user-links-dropdown" class="vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out"  title="Log in and more options" >
	<input type="checkbox" id="vector-user-links-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-user-links-dropdown" class="vector-dropdown-checkbox "  aria-label="Personal tools"  >
	<label id="vector-user-links-dropdown-label" for="vector-user-links-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis"></span>

<span class="vector-dropdown-label-text">Personal tools</span>
	</label>
	<div class="vector-dropdown-content">


		
<div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item"  title="User menu" >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=ARM+architecture+family" title="You are encouraged to create an account and log in; however, it is not mandatory"><span class="vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd"></span> <span>Create account</span></a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=ARM+architecture+family" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span class="vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn"></span> <span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor"  >
	<div class="vector-menu-heading">
		Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing"><span>learn more</span></a>
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

	
	</div>
</div>

</nav>

		</div>
	</header>
</div>
<div class="mw-page-container">
	<div class="mw-page-container-inner">
		<div class="vector-sitenotice-container">
			<div id="siteNotice"><!-- CentralNotice --></div>
		</div>
		
			<div class="vector-main-menu-container">
		<div id="mw-navigation">
			<nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				<div id="vector-main-menu-pinned-container" class="vector-pinned-container">
				
				</div>
		</nav>
		</div>
	</div>
	<nav id="mw-panel-toc" role="navigation" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark vector-sticky-pinned-container">
				<div id="vector-toc-pinned-container" class="vector-pinned-container">
				<div id="vector-toc" class="vector-toc vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned"
	data-feature-name="toc-pinned"
	data-pinnable-element-id="vector-toc"
	
	
>
	<h2 class="vector-pinnable-header-label">Contents</h2>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button>
</div>


	<ul class="vector-toc-contents" id="mw-panel-toc-list">
		<li id="toc-mw-content-text"
			class="vector-toc-list-item vector-toc-level-1">
			<a href="#" class="vector-toc-link">
				<div class="vector-toc-text">(Top)</div>
			</a>
		</li>
		<li id="toc-History"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#History">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">1</span>History</div>
		</a>
		
			<button aria-controls="toc-History-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle History subsection</span>
			</button>
		
		<ul id="toc-History-sublist" class="vector-toc-list">
			<li id="toc-BBC_Micro"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#BBC_Micro">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.1</span>BBC Micro</div>
			</a>
			
			<ul id="toc-BBC_Micro-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Acorn_Business_Computer"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Acorn_Business_Computer">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.2</span>Acorn Business Computer</div>
			</a>
			
			<ul id="toc-Acorn_Business_Computer-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Design_concepts"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Design_concepts">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.3</span>Design concepts</div>
			</a>
			
			<ul id="toc-Design_concepts-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-ARM1"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#ARM1">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.4</span>ARM1</div>
			</a>
			
			<ul id="toc-ARM1-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-ARM2"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#ARM2">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.5</span>ARM2</div>
			</a>
			
			<ul id="toc-ARM2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Advanced_RISC_Machines_Ltd._–_ARM6"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Advanced_RISC_Machines_Ltd._–_ARM6">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.6</span>Advanced RISC Machines Ltd. – ARM6</div>
			</a>
			
			<ul id="toc-Advanced_RISC_Machines_Ltd._–_ARM6-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Early_licensees"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Early_licensees">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.7</span>Early licensees</div>
			</a>
			
			<ul id="toc-Early_licensees-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Market_share"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Market_share">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.8</span>Market share</div>
			</a>
			
			<ul id="toc-Market_share-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Licensing"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Licensing">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">2</span>Licensing</div>
		</a>
		
			<button aria-controls="toc-Licensing-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Licensing subsection</span>
			</button>
		
		<ul id="toc-Licensing-sublist" class="vector-toc-list">
			<li id="toc-Core_licence"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Core_licence">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.1</span>Core licence</div>
			</a>
			
			<ul id="toc-Core_licence-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Built_on_ARM_Cortex_Technology_licence"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Built_on_ARM_Cortex_Technology_licence">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.2</span>Built on ARM Cortex Technology licence</div>
			</a>
			
			<ul id="toc-Built_on_ARM_Cortex_Technology_licence-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Architectural_licence"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Architectural_licence">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.3</span>Architectural licence</div>
			</a>
			
			<ul id="toc-Architectural_licence-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-ARM_Flexible_Access"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#ARM_Flexible_Access">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.4</span>ARM Flexible Access</div>
			</a>
			
			<ul id="toc-ARM_Flexible_Access-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Cores"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Cores">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">3</span>Cores</div>
		</a>
		
			<button aria-controls="toc-Cores-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Cores subsection</span>
			</button>
		
		<ul id="toc-Cores-sublist" class="vector-toc-list">
			<li id="toc-Example_applications_of_ARM_cores"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Example_applications_of_ARM_cores">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.1</span>Example applications of ARM cores</div>
			</a>
			
			<ul id="toc-Example_applications_of_ARM_cores-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-32-bit_architecture"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#32-bit_architecture">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">4</span>32-bit architecture</div>
		</a>
		
			<button aria-controls="toc-32-bit_architecture-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle 32-bit architecture subsection</span>
			</button>
		
		<ul id="toc-32-bit_architecture-sublist" class="vector-toc-list">
			<li id="toc-CPU_modes"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#CPU_modes">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.1</span>CPU modes</div>
			</a>
			
			<ul id="toc-CPU_modes-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Instruction_set"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Instruction_set">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.2</span>Instruction set</div>
			</a>
			
			<ul id="toc-Instruction_set-sublist" class="vector-toc-list">
				<li id="toc-Arithmetic_instructions"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Arithmetic_instructions">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.2.1</span>Arithmetic instructions</div>
			</a>
			
			<ul id="toc-Arithmetic_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Registers"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Registers">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.2.2</span>Registers</div>
			</a>
			
			<ul id="toc-Registers-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Conditional_execution"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Conditional_execution">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.2.3</span>Conditional execution</div>
			</a>
			
			<ul id="toc-Conditional_execution-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Other_features"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Other_features">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.2.4</span>Other features</div>
			</a>
			
			<ul id="toc-Other_features-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Pipelines_and_other_implementation_issues"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Pipelines_and_other_implementation_issues">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.2.5</span>Pipelines and other implementation issues</div>
			</a>
			
			<ul id="toc-Pipelines_and_other_implementation_issues-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Coprocessors"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Coprocessors">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.2.6</span>Coprocessors</div>
			</a>
			
			<ul id="toc-Coprocessors-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Debugging"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Debugging">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.3</span>Debugging</div>
			</a>
			
			<ul id="toc-Debugging-sublist" class="vector-toc-list">
				<li id="toc-Debug_Access_Port"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Debug_Access_Port">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.3.1</span>Debug Access Port</div>
			</a>
			
			<ul id="toc-Debug_Access_Port-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-DSP_enhancement_instructions"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#DSP_enhancement_instructions">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.4</span>DSP enhancement instructions</div>
			</a>
			
			<ul id="toc-DSP_enhancement_instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-SIMD_extensions_for_multimedia"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#SIMD_extensions_for_multimedia">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.5</span>SIMD extensions for multimedia</div>
			</a>
			
			<ul id="toc-SIMD_extensions_for_multimedia-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Jazelle"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Jazelle">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.6</span>Jazelle</div>
			</a>
			
			<ul id="toc-Jazelle-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Thumb"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Thumb">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.7</span>Thumb</div>
			</a>
			
			<ul id="toc-Thumb-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Thumb-2"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Thumb-2">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.8</span>Thumb-2</div>
			</a>
			
			<ul id="toc-Thumb-2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Thumb_Execution_Environment_(ThumbEE)"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Thumb_Execution_Environment_(ThumbEE)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.9</span>Thumb Execution Environment (ThumbEE)</div>
			</a>
			
			<ul id="toc-Thumb_Execution_Environment_(ThumbEE)-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Floating-point_(VFP)"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Floating-point_(VFP)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.10</span>Floating-point (VFP)</div>
			</a>
			
			<ul id="toc-Floating-point_(VFP)-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Advanced_SIMD_(Neon)"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Advanced_SIMD_(Neon)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.11</span>Advanced SIMD (Neon)</div>
			</a>
			
			<ul id="toc-Advanced_SIMD_(Neon)-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-ARM_Helium_technology"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#ARM_Helium_technology">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.12</span>ARM Helium technology</div>
			</a>
			
			<ul id="toc-ARM_Helium_technology-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Security_extensions"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Security_extensions">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.13</span>Security extensions</div>
			</a>
			
			<ul id="toc-Security_extensions-sublist" class="vector-toc-list">
				<li id="toc-TrustZone_(for_Cortex-A_profile)"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#TrustZone_(for_Cortex-A_profile)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.13.1</span>TrustZone (for Cortex-A profile)</div>
			</a>
			
			<ul id="toc-TrustZone_(for_Cortex-A_profile)-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-TrustZone_for_Armv8-M_(for_Cortex-M_profile)"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#TrustZone_for_Armv8-M_(for_Cortex-M_profile)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.13.2</span>TrustZone for Armv8-M (for Cortex-M profile)</div>
			</a>
			
			<ul id="toc-TrustZone_for_Armv8-M_(for_Cortex-M_profile)-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-No-execute_page_protection"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#No-execute_page_protection">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.14</span>No-execute page protection</div>
			</a>
			
			<ul id="toc-No-execute_page_protection-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Large_Physical_Address_Extension_(LPAE)"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Large_Physical_Address_Extension_(LPAE)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.15</span>Large Physical Address Extension (LPAE)</div>
			</a>
			
			<ul id="toc-Large_Physical_Address_Extension_(LPAE)-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Armv8-R_and_Armv8-M"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Armv8-R_and_Armv8-M">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.16</span>Armv8-R and Armv8-M</div>
			</a>
			
			<ul id="toc-Armv8-R_and_Armv8-M-sublist" class="vector-toc-list">
				<li id="toc-Armv8.1-M"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Armv8.1-M">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.16.1</span>Armv8.1-M</div>
			</a>
			
			<ul id="toc-Armv8.1-M-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
	</ul>
	</li>
	<li id="toc-64/32-bit_architecture"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#64/32-bit_architecture">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">5</span>64/32-bit architecture</div>
		</a>
		
			<button aria-controls="toc-64/32-bit_architecture-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle 64/32-bit architecture subsection</span>
			</button>
		
		<ul id="toc-64/32-bit_architecture-sublist" class="vector-toc-list">
			<li id="toc-Armv8"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Armv8">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.1</span>Armv8</div>
			</a>
			
			<ul id="toc-Armv8-sublist" class="vector-toc-list">
				<li id="toc-Armv8-A"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Armv8-A">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.1.1</span>Armv8-A</div>
			</a>
			
			<ul id="toc-Armv8-A-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Armv8-R"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Armv8-R">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.1.2</span>Armv8-R</div>
			</a>
			
			<ul id="toc-Armv8-R-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Armv9"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Armv9">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.2</span>Armv9</div>
			</a>
			
			<ul id="toc-Armv9-sublist" class="vector-toc-list">
				<li id="toc-Armv9-A"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Armv9-A">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.2.1</span>Armv9-A</div>
			</a>
			
			<ul id="toc-Armv9-A-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Arm_SystemReady"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Arm_SystemReady">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">6</span>Arm SystemReady</div>
		</a>
		
		<ul id="toc-Arm_SystemReady-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-PSA_Certified"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#PSA_Certified">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">7</span>PSA Certified</div>
		</a>
		
		<ul id="toc-PSA_Certified-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Operating_system_support"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Operating_system_support">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">8</span>Operating system support</div>
		</a>
		
			<button aria-controls="toc-Operating_system_support-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Operating system support subsection</span>
			</button>
		
		<ul id="toc-Operating_system_support-sublist" class="vector-toc-list">
			<li id="toc-32-bit_operating_systems"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#32-bit_operating_systems">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.1</span>32-bit operating systems</div>
			</a>
			
			<ul id="toc-32-bit_operating_systems-sublist" class="vector-toc-list">
				<li id="toc-Historical_operating_systems"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Historical_operating_systems">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.1.1</span>Historical operating systems</div>
			</a>
			
			<ul id="toc-Historical_operating_systems-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Embedded_operating_systems"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Embedded_operating_systems">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.1.2</span>Embedded operating systems</div>
			</a>
			
			<ul id="toc-Embedded_operating_systems-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Mobile_device_operating_systems"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Mobile_device_operating_systems">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.1.3</span>Mobile device operating systems</div>
			</a>
			
			<ul id="toc-Mobile_device_operating_systems-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Desktop_and_server_operating_systems"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Desktop_and_server_operating_systems">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.1.4</span>Desktop and server operating systems</div>
			</a>
			
			<ul id="toc-Desktop_and_server_operating_systems-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-64-bit_operating_systems"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#64-bit_operating_systems">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.2</span>64-bit operating systems</div>
			</a>
			
			<ul id="toc-64-bit_operating_systems-sublist" class="vector-toc-list">
				<li id="toc-Embedded_operating_systems_2"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Embedded_operating_systems_2">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.2.1</span>Embedded operating systems</div>
			</a>
			
			<ul id="toc-Embedded_operating_systems_2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Mobile_device_operating_systems_2"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Mobile_device_operating_systems_2">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.2.2</span>Mobile device operating systems</div>
			</a>
			
			<ul id="toc-Mobile_device_operating_systems_2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Desktop_and_server_operating_systems_2"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Desktop_and_server_operating_systems_2">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.2.3</span>Desktop and server operating systems</div>
			</a>
			
			<ul id="toc-Desktop_and_server_operating_systems_2-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Porting_to_32-_or_64-bit_ARM_operating_systems"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Porting_to_32-_or_64-bit_ARM_operating_systems">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.3</span>Porting to 32- or 64-bit ARM operating systems</div>
			</a>
			
			<ul id="toc-Porting_to_32-_or_64-bit_ARM_operating_systems-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Notes"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Notes">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">9</span>Notes</div>
		</a>
		
		<ul id="toc-Notes-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-See_also"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#See_also">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">10</span>See also</div>
		</a>
		
		<ul id="toc-See_also-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-References"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#References">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">11</span>References</div>
		</a>
		
			<button aria-controls="toc-References-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle References subsection</span>
			</button>
		
		<ul id="toc-References-sublist" class="vector-toc-list">
			<li id="toc-Citations"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Citations">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">11.1</span>Citations</div>
			</a>
			
			<ul id="toc-Citations-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Bibliography"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Bibliography">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">11.2</span>Bibliography</div>
			</a>
			
			<ul id="toc-Bibliography-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Further_reading"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Further_reading">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">12</span>Further reading</div>
		</a>
		
		<ul id="toc-Further_reading-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-External_links"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#External_links">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">13</span>External links</div>
		</a>
		
			<button aria-controls="toc-External_links-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle External links subsection</span>
			</button>
		
		<ul id="toc-External_links-sublist" class="vector-toc-list">
			<li id="toc-Architecture_manuals"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Architecture_manuals">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">13.1</span>Architecture manuals</div>
			</a>
			
			<ul id="toc-Architecture_manuals-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Quick-reference_cards"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Quick-reference_cards">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">13.2</span>Quick-reference cards</div>
			</a>
			
			<ul id="toc-Quick-reference_cards-sublist" class="vector-toc-list">
				<li id="toc-Instructions"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Instructions">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">13.2.1</span>Instructions</div>
			</a>
			
			<ul id="toc-Instructions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Opcodes"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Opcodes">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">13.2.2</span>Opcodes</div>
			</a>
			
			<ul id="toc-Opcodes-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
	</ul>
	</li>
</ul>
</div>

				</div>
	</nav>
		
		<div class="mw-content-container">
			<main id="content" class="mw-body" role="main">
				<header class="mw-body-header vector-page-titlebar">
					<nav role="navigation" aria-label="Contents" class="vector-toc-landmark">
						
<div id="vector-page-titlebar-toc" class="vector-dropdown vector-page-titlebar-toc vector-button-flush-left"  >
	<input type="checkbox" id="vector-page-titlebar-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-titlebar-toc" class="vector-dropdown-checkbox "  aria-label="Toggle the table of contents"  >
	<label id="vector-page-titlebar-toc-label" for="vector-page-titlebar-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span>

<span class="vector-dropdown-label-text">Toggle the table of contents</span>
	</label>
	<div class="vector-dropdown-content">


							<div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container">
			</div>
		
	</div>
</div>

					</nav>
					<h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-main">ARM architecture family</span></h1>
							
<div id="p-lang-btn" class="vector-dropdown mw-portlet mw-portlet-lang"  >
	<input type="checkbox" id="p-lang-btn-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-lang-btn" class="vector-dropdown-checkbox mw-interlanguage-selector" aria-label="Go to an article in another language. Available in 42 languages"   >
	<label id="p-lang-btn-label" for="p-lang-btn-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-42" aria-hidden="true"  ><span class="vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive"></span>

<span class="vector-dropdown-label-text">42 languages</span>
	</label>
	<div class="vector-dropdown-content">

		<div class="vector-menu-content">
			
			<ul class="vector-menu-content-list">
				
				<li class="interlanguage-link interwiki-ar mw-list-item"><a href="https://ar.wikipedia.org/wiki/%D9%85%D8%B9%D9%85%D8%A7%D8%B1%D9%8A%D8%A9_%D8%A2%D8%B1%D9%85" title="معمارية آرم – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target"><span>العربية</span></a></li><li class="interlanguage-link interwiki-be-x-old mw-list-item"><a href="https://be-tarask.wikipedia.org/wiki/ARM_(%D0%BF%D1%80%D0%B0%D1%86%D1%8D%D1%81%D0%B0%D1%80)" title="ARM (працэсар) – Belarusian (Taraškievica orthography)" lang="be-tarask" hreflang="be-tarask" class="interlanguage-link-target"><span>Беларуская (тарашкевіца)</span></a></li><li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Advanced_RISC_Machines" title="Advanced RISC Machines – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target"><span>Català</span></a></li><li class="interlanguage-link interwiki-cs mw-list-item"><a href="https://cs.wikipedia.org/wiki/ARM" title="ARM – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target"><span>Čeština</span></a></li><li class="interlanguage-link interwiki-da mw-list-item"><a href="https://da.wikipedia.org/wiki/ARM_(processorarkitektur)" title="ARM (processorarkitektur) – Danish" lang="da" hreflang="da" class="interlanguage-link-target"><span>Dansk</span></a></li><li class="interlanguage-link interwiki-de mw-list-item"><a href="https://de.wikipedia.org/wiki/Arm-Architektur" title="Arm-Architektur – German" lang="de" hreflang="de" class="interlanguage-link-target"><span>Deutsch</span></a></li><li class="interlanguage-link interwiki-et mw-list-item"><a href="https://et.wikipedia.org/wiki/ARM_(arvutiarhitektuur)" title="ARM (arvutiarhitektuur) – Estonian" lang="et" hreflang="et" class="interlanguage-link-target"><span>Eesti</span></a></li><li class="interlanguage-link interwiki-el mw-list-item"><a href="https://el.wikipedia.org/wiki/ARM_(%CE%B1%CF%81%CF%87%CE%B9%CF%84%CE%B5%CE%BA%CF%84%CE%BF%CE%BD%CE%B9%CE%BA%CE%AE)" title="ARM (αρχιτεκτονική) – Greek" lang="el" hreflang="el" class="interlanguage-link-target"><span>Ελληνικά</span></a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/Arquitectura_ARM" title="Arquitectura ARM – Spanish" lang="es" hreflang="es" class="interlanguage-link-target"><span>Español</span></a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/%D9%85%D8%B9%D9%85%D8%A7%D8%B1%DB%8C_%D8%A2%D8%B1%D9%85" title="معماری آرم – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target"><span>فارسی</span></a></li><li class="interlanguage-link interwiki-fr mw-list-item"><a href="https://fr.wikipedia.org/wiki/Architecture_ARM" title="Architecture ARM – French" lang="fr" hreflang="fr" class="interlanguage-link-target"><span>Français</span></a></li><li class="interlanguage-link interwiki-ko mw-list-item"><a href="https://ko.wikipedia.org/wiki/ARM_%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98" title="ARM 아키텍처 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"><span>한국어</span></a></li><li class="interlanguage-link interwiki-hi mw-list-item"><a href="https://hi.wikipedia.org/wiki/%E0%A4%86%E0%A4%B0%E0%A5%8D%E0%A4%AE_%E0%A4%95%E0%A5%80_%E0%A4%B8%E0%A4%82%E0%A4%B0%E0%A4%9A%E0%A4%A8%E0%A4%BE" title="आर्म की संरचना – Hindi" lang="hi" hreflang="hi" class="interlanguage-link-target"><span>हिन्दी</span></a></li><li class="interlanguage-link interwiki-id mw-list-item"><a href="https://id.wikipedia.org/wiki/Arsitektur_ARM" title="Arsitektur ARM – Indonesian" lang="id" hreflang="id" class="interlanguage-link-target"><span>Bahasa Indonesia</span></a></li><li class="interlanguage-link interwiki-it mw-list-item"><a href="https://it.wikipedia.org/wiki/Architettura_ARM" title="Architettura ARM – Italian" lang="it" hreflang="it" class="interlanguage-link-target"><span>Italiano</span></a></li><li class="interlanguage-link interwiki-he mw-list-item"><a href="https://he.wikipedia.org/wiki/ARM" title="ARM – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target"><span>עברית</span></a></li><li class="interlanguage-link interwiki-kn mw-list-item"><a href="https://kn.wikipedia.org/wiki/ARM_%E0%B2%86%E0%B2%B0%E0%B3%8D%E0%B2%95%E0%B2%BF%E0%B2%9F%E0%B3%86%E0%B2%95%E0%B3%8D%E0%B2%9A%E0%B2%B0%E0%B3%8D_(%E0%B2%B5%E0%B2%BF%E0%B2%A8%E0%B3%8D%E0%B2%AF%E0%B2%BE%E0%B2%B8)" title="ARM ಆರ್ಕಿಟೆಕ್ಚರ್ (ವಿನ್ಯಾಸ) – Kannada" lang="kn" hreflang="kn" class="interlanguage-link-target"><span>ಕನ್ನಡ</span></a></li><li class="interlanguage-link interwiki-lv mw-list-item"><a href="https://lv.wikipedia.org/wiki/ARM" title="ARM – Latvian" lang="lv" hreflang="lv" class="interlanguage-link-target"><span>Latviešu</span></a></li><li class="interlanguage-link interwiki-hu mw-list-item"><a href="https://hu.wikipedia.org/wiki/ARM-architekt%C3%BAra" title="ARM-architektúra – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target"><span>Magyar</span></a></li><li class="interlanguage-link interwiki-ml mw-list-item"><a href="https://ml.wikipedia.org/wiki/%E0%B4%86%E0%B4%82_%E0%B4%86%E0%B5%BC%E0%B4%95%E0%B5%8D%E0%B4%95%E0%B4%BF%E0%B4%9F%E0%B5%86%E0%B4%95%E0%B5%8D%E0%B4%9A%E0%B5%BC" title="ആം ആർക്കിടെക്ചർ – Malayalam" lang="ml" hreflang="ml" class="interlanguage-link-target"><span>മലയാളം</span></a></li><li class="interlanguage-link interwiki-nl mw-list-item"><a href="https://nl.wikipedia.org/wiki/ARM-architectuur" title="ARM-architectuur – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target"><span>Nederlands</span></a></li><li class="interlanguage-link interwiki-ja mw-list-item"><a href="https://ja.wikipedia.org/wiki/ARM%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3" title="ARMアーキテクチャ – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"><span>日本語</span></a></li><li class="interlanguage-link interwiki-no mw-list-item"><a href="https://no.wikipedia.org/wiki/ARM_(prosessorarkitektur)" title="ARM (prosessorarkitektur) – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target"><span>Norsk bokmål</span></a></li><li class="interlanguage-link interwiki-pl mw-list-item"><a href="https://pl.wikipedia.org/wiki/ARM_(architektura)" title="ARM (architektura) – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target"><span>Polski</span></a></li><li class="interlanguage-link interwiki-pt mw-list-item"><a href="https://pt.wikipedia.org/wiki/Arquitetura_ARM" title="Arquitetura ARM – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target"><span>Português</span></a></li><li class="interlanguage-link interwiki-ro mw-list-item"><a href="https://ro.wikipedia.org/wiki/Arhitectura_ARM" title="Arhitectura ARM – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target"><span>Română</span></a></li><li class="interlanguage-link interwiki-qu mw-list-item"><a href="https://qu.wikipedia.org/wiki/ARM_wasimusika" title="ARM wasimusika – Quechua" lang="qu" hreflang="qu" class="interlanguage-link-target"><span>Runa Simi</span></a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/ARM_(%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0)" title="ARM (архитектура) – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"><span>Русский</span></a></li><li class="interlanguage-link interwiki-sq mw-list-item"><a href="https://sq.wikipedia.org/wiki/Arkitektura_ARM" title="Arkitektura ARM – Albanian" lang="sq" hreflang="sq" class="interlanguage-link-target"><span>Shqip</span></a></li><li class="interlanguage-link interwiki-simple mw-list-item"><a href="https://simple.wikipedia.org/wiki/ARM_architecture" title="ARM architecture – Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target"><span>Simple English</span></a></li><li class="interlanguage-link interwiki-sk mw-list-item"><a href="https://sk.wikipedia.org/wiki/ARM" title="ARM – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target"><span>Slovenčina</span></a></li><li class="interlanguage-link interwiki-sl mw-list-item"><a href="https://sl.wikipedia.org/wiki/Arhitektura_ARM" title="Arhitektura ARM – Slovenian" lang="sl" hreflang="sl" class="interlanguage-link-target"><span>Slovenščina</span></a></li><li class="interlanguage-link interwiki-sr mw-list-item"><a href="https://sr.wikipedia.org/wiki/ARM_%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0" title="ARM архитектура – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target"><span>Српски / srpski</span></a></li><li class="interlanguage-link interwiki-sh mw-list-item"><a href="https://sh.wikipedia.org/wiki/ARM" title="ARM – Serbo-Croatian" lang="sh" hreflang="sh" class="interlanguage-link-target"><span>Srpskohrvatski / српскохрватски</span></a></li><li class="interlanguage-link interwiki-fi mw-list-item"><a href="https://fi.wikipedia.org/wiki/ARM" title="ARM – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target"><span>Suomi</span></a></li><li class="interlanguage-link interwiki-sv mw-list-item"><a href="https://sv.wikipedia.org/wiki/ARM_(processorarkitektur)" title="ARM (processorarkitektur) – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target"><span>Svenska</span></a></li><li class="interlanguage-link interwiki-tr mw-list-item"><a href="https://tr.wikipedia.org/wiki/ARM_mimarisi" title="ARM mimarisi – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target"><span>Türkçe</span></a></li><li class="interlanguage-link interwiki-uk mw-list-item"><a href="https://uk.wikipedia.org/wiki/ARM" title="ARM – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"><span>Українська</span></a></li><li class="interlanguage-link interwiki-vi mw-list-item"><a href="https://vi.wikipedia.org/wiki/C%E1%BA%A5u_tr%C3%BAc_ARM" title="Cấu trúc ARM – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target"><span>Tiếng Việt</span></a></li><li class="interlanguage-link interwiki-wuu mw-list-item"><a href="https://wuu.wikipedia.org/wiki/ARM%E6%9E%B6%E6%9E%84" title="ARM架构 – Wu Chinese" lang="wuu" hreflang="wuu" class="interlanguage-link-target"><span>吴语</span></a></li><li class="interlanguage-link interwiki-zh-yue mw-list-item"><a href="https://zh-yue.wikipedia.org/wiki/ARM%E6%9E%B6%E6%A7%8B" title="ARM架構 – Cantonese" lang="yue" hreflang="yue" class="interlanguage-link-target"><span>粵語</span></a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/ARM%E6%9E%B6%E6%A7%8B" title="ARM架構 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"><span>中文</span></a></li>
			</ul>
			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q16980#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
		</div>

	</div>
</div>
</header>
				<div class="vector-page-toolbar">
					<div class="vector-page-toolbar-container">
						<div id="left-navigation">
							<nav aria-label="Namespaces">
								
<div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/ARM_architecture_family" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="vector-tab-noicon mw-list-item"><a href="/wiki/Talk:ARM_architecture_family" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

								
<div id="p-variants" class="vector-dropdown emptyPortlet"  >
	<input type="checkbox" id="p-variants-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-variants" class="vector-dropdown-checkbox " aria-label="Change language variant"   >
	<label id="p-variants-label" for="p-variants-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">English</span>
	</label>
	<div class="vector-dropdown-content">


					
<div id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

				
	</div>
</div>

							</nav>
						</div>
						<div id="right-navigation" class="vector-collapsible">
							<nav aria-label="Views">
								
<div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/ARM_architecture_family"><span>Read</span></a></li><li id="ca-edit" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=ARM_architecture_family&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

							</nav>
				
							<nav class="vector-page-tools-landmark" aria-label="Page tools">
								
<div id="vector-page-tools-dropdown" class="vector-dropdown vector-page-tools-dropdown"  >
	<input type="checkbox" id="vector-page-tools-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-tools-dropdown" class="vector-dropdown-checkbox "  aria-label="Tools"  >
	<label id="vector-page-tools-dropdown-label" for="vector-page-tools-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">Tools</span>
	</label>
	<div class="vector-dropdown-content">


									<div id="vector-page-tools-unpinned-container" class="vector-unpinned-container">
						
<div id="vector-page-tools" class="vector-page-tools vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="page-tools-pinned"
	data-pinnable-element-id="vector-page-tools"
	data-pinned-container-id="vector-page-tools-pinned-container"
	data-unpinned-container-id="vector-page-tools-unpinned-container"
>
	<div class="vector-pinnable-header-label">Tools</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button>
</div>

	
<div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items"  title="More options" >
	<div class="vector-menu-heading">
		Actions
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/ARM_architecture_family"><span>Read</span></a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=ARM_architecture_family&amp;action=history"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb"  >
	<div class="vector-menu-heading">
		General
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/ARM_architecture_family" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/ARM_architecture_family" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=ARM_architecture_family&amp;oldid=1182907703" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=ARM_architecture_family&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=ARM_architecture_family&amp;id=1182907703&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-urlshortener" class="mw-list-item"><a href="/w/index.php?title=Special:UrlShortener&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FARM_architecture_family"><span>Get shortened URL</span></a></li><li id="t-wikibase" class="mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q16980" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export"  >
	<div class="vector-menu-heading">
		Print/export
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=ARM_architecture_family&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=ARM_architecture_family&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-wikibase-otherprojects" class="vector-menu mw-portlet mw-portlet-wikibase-otherprojects"  >
	<div class="vector-menu-heading">
		In other projects
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li class="wb-otherproject-link wb-otherproject-commons mw-list-item"><a href="https://commons.wikimedia.org/wiki/Category:ARM_architecture" hreflang="en"><span>Wikimedia Commons</span></a></li><li class="wb-otherproject-link wb-otherproject-wikiquote mw-list-item"><a href="https://en.wikiquote.org/wiki/ARM" hreflang="en"><span>Wikiquote</span></a></li>
		</ul>
		
	</div>
</div>

</div>

									</div>
				
	</div>
</div>

							</nav>
						</div>
					</div>
				</div>
				<div class="vector-column-end">
					<nav class="vector-page-tools-landmark vector-sticky-pinned-container" aria-label="Page tools">
						<div id="vector-page-tools-pinned-container" class="vector-pinned-container">
			
						</div>
	</nav>
				</div>
				<div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container>
					<div class="vector-body-before-content">
							<div class="mw-indicators">
		</div>

						<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
					</div>
					<div id="contentSub"><div id="mw-content-subtitle"></div></div>
					
					
					<div id="mw-content-text" class="mw-body-content mw-content-ltr" lang="en" dir="ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Family of RISC-based computer architectures</div>
<style data-mw-deduplicate="TemplateStyles:r1033289096">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}</style><div role="note" class="hatnote navigation-not-searchable">"ARM architecture" redirects here. For the Australian architectural firm, see <a href="/wiki/ARM_Architecture_(company)" title="ARM Architecture (company)">ARM Architecture (company)</a>.</div>
<p class="mw-empty-elt">

</p>
<style data-mw-deduplicate="TemplateStyles:r1066479718">.mw-parser-output .infobox-subbox{padding:0;border:none;margin:-3px;width:auto;min-width:100%;font-size:100%;clear:none;float:none;background-color:transparent}.mw-parser-output .infobox-3cols-child{margin:auto}.mw-parser-output .infobox .navbar{font-size:100%}body.skin-minerva .mw-parser-output .infobox-header,body.skin-minerva .mw-parser-output .infobox-subheader,body.skin-minerva .mw-parser-output .infobox-above,body.skin-minerva .mw-parser-output .infobox-title,body.skin-minerva .mw-parser-output .infobox-image,body.skin-minerva .mw-parser-output .infobox-full-data,body.skin-minerva .mw-parser-output .infobox-below{text-align:center}</style><table class="infobox"><caption class="infobox-title">ARM</caption><tbody><tr><td colspan="2" class="infobox-image"><span class="mw-default-size" typeof="mw:File/Frameless"><a href="/wiki/File:Arm_logo_2017.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/7/77/Arm_logo_2017.svg/220px-Arm_logo_2017.svg.png" decoding="async" width="220" height="68" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/7/77/Arm_logo_2017.svg/330px-Arm_logo_2017.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/7/77/Arm_logo_2017.svg/440px-Arm_logo_2017.svg.png 2x" data-file-width="237" data-file-height="73" /></a></span></td></tr><tr><th scope="row" class="infobox-label">Designer</th><td class="infobox-data"><style data-mw-deduplicate="TemplateStyles:r1126788409">.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0;padding:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style><div class="plainlist">
<ul><li><a href="/wiki/Sophie_Wilson" title="Sophie Wilson">Sophie Wilson</a></li>
<li><a href="/wiki/Steve_Furber" title="Steve Furber">Steve Furber</a></li>
<li><a href="/wiki/Acorn_Computers" title="Acorn Computers">Acorn Computers</a>/<a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm Ltd.</a></li></ul>
</div></td></tr><tr><th scope="row" class="infobox-label">Bits</th><td class="infobox-data"><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a>, <a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></td></tr><tr><th scope="row" class="infobox-label">Introduced</th><td class="infobox-data">1985<span class="noprint">&#59;&#32;38&#160;years ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">1985</span>)</span></td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Computer_architecture" title="Computer architecture">Design</a></th><td class="infobox-data"><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></td></tr><tr><th scope="row" class="infobox-label">Type</th><td class="infobox-data"><a href="/wiki/Processor_register" title="Processor register">Register</a>-Register</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Branch_(computer_science)" title="Branch (computer science)">Branching</a></th><td class="infobox-data"><a href="/wiki/Status_register" title="Status register">Condition code</a>, compare and branch</td></tr><tr><th scope="row" class="infobox-label">Open</th><td class="infobox-data">Proprietary</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1066479718"><table class="infobox"><caption class="infobox-title">ARM 64/32-bit</caption><tbody><tr><th scope="row" class="infobox-label">Introduced</th><td class="infobox-data">2011<span class="noprint">&#59;&#32;12&#160;years ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">2011</span>)</span></td></tr><tr><th scope="row" class="infobox-label">Version</th><td class="infobox-data">ARMv8-R, ARMv8-A, ARMv8.1-A, ARMv8.2-A, ARMv8.3-A, ARMv8.4-A, ARMv8.5-A, ARMv8.6-A, ARMv8.7-A, ARMv8.8-A, ARMv8.9-A, ARMv9.0-A, ARMv9.1-A, ARMv9.2-A, ARMv9.3-A, ARMv9.4-A</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Encoding</a></th><td class="infobox-data"><a href="/wiki/AArch64" title="AArch64">AArch64</a>/A64 and <a href="#AArch32">AArch32</a>/A32 use 32-bit instructions, T32 (Thumb-2) uses mixed 16- and 32-bit instructions<sup id="cite_ref-v8arch_1-0" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th><td class="infobox-data"><a href="/wiki/Bi-endian" class="mw-redirect" title="Bi-endian">Bi</a> (little as default)</td></tr><tr><th scope="row" class="infobox-label">Extensions</th><td class="infobox-data"><a href="/wiki/ARMv8-A_SVE" class="mw-redirect" title="ARMv8-A SVE">SVE</a>, SVE2, SME, AES, SHA, TME; All mandatory: <a href="#Thumb-2">Thumb-2</a>, <a href="#Advanced_SIMD_(Neon)">Neon</a>, VFPv4-D16, VFPv4; obsolete: <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a></td></tr><tr><th colspan="2" class="infobox-header"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">General-purpose</a></th><td class="infobox-data">31 × 64-bit integer registers<sup id="cite_ref-v8arch_1-1" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">Floating point</a></th><td class="infobox-data">32 × <a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a> registers<sup id="cite_ref-v8arch_1-2" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup> for scalar 32- and 64-bit <a href="/wiki/IEEE_754" title="IEEE 754">FP</a> or <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a> FP or integer; or cryptography</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1066479718"><table class="infobox"><caption class="infobox-title">ARM 32-bit (Cortex)</caption><tbody><tr><th scope="row" class="infobox-label">Version</th><td class="infobox-data">ARMv9-R, ARMv9-M, ARMv8-R, ARMv8-M, ARMv7-A, ARMv7-R, ARMv7E-M, ARMv7-M, ARMv6-M</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Encoding</a></th><td class="infobox-data">32-bit, except Thumb-2 extensions use mixed 16- and 32-bit instructions.</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th><td class="infobox-data"><a href="/wiki/Bi-endian" class="mw-redirect" title="Bi-endian">Bi</a> (little as default)</td></tr><tr><th scope="row" class="infobox-label">Extensions</th><td class="infobox-data"><a href="#Thumb-2">Thumb-2</a>, <a href="#Advanced_SIMD_(Neon)">Neon</a>, <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a>, AES, SHA, DSP, Saturated, FPv4-SP, FPv5, Helium</td></tr><tr><th colspan="2" class="infobox-header"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">General-purpose</a></th><td class="infobox-data">15 × 32-bit integer registers, including R14 (link register), but not R15 (PC)</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">Floating point</a></th><td class="infobox-data">Up to 32 × 64-bit registers,<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup> SIMD/floating-point (optional)</td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1066479718"><table class="infobox"><caption class="infobox-title">ARM 32-bit (legacy)</caption><tbody><tr><th scope="row" class="infobox-label">Version</th><td class="infobox-data">ARMv6, ARMv5, ARMv4T, ARMv3, ARMv2</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Encoding</a></th><td class="infobox-data">32-bit, except Thumb extension uses mixed 16- and 32-bit instructions.</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th><td class="infobox-data"><a href="/wiki/Bi-endian" class="mw-redirect" title="Bi-endian">Bi</a> (little as default) in ARMv3 and above</td></tr><tr><th scope="row" class="infobox-label">Extensions</th><td class="infobox-data"><a href="/wiki/ARM_Thumb" class="mw-redirect" title="ARM Thumb">Thumb</a>, <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a></td></tr><tr><th colspan="2" class="infobox-header"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">General-purpose</a></th><td class="infobox-data">15 × 32-bit integer registers, including R14 (link register), but not R15 (PC, 26-bit addressing in older)</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">Floating point</a></th><td class="infobox-data">None</td></tr></tbody></table>
<p><b>ARM</b> (stylised in lowercase as <b>arm</b>, formerly an acronym for <b>Advanced RISC Machines</b> and originally <b>Acorn RISC Machine</b>) is a family of <a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a> <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architectures</a> (ISAs) for <a href="/wiki/Central_processing_unit" title="Central processing unit">computer processors</a>. <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm Ltd.</a> develops the ISAs and licenses them to other companies, who build the physical devices that use the instruction set. It also designs and licenses <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">cores</a> that implement these ISAs.
</p><p>Due to their low costs, low power consumption, and low heat generation, ARM processors are useful for light, portable, battery-powered devices, including <a href="/wiki/Smartphone" title="Smartphone">smartphones</a>, <a href="/wiki/Laptop" title="Laptop">laptops</a>, and <a href="/wiki/Tablet_computer" title="Tablet computer">tablet computers</a>, as well as <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a>.<sup id="cite_ref-ARM1_3-0" class="reference"><a href="#cite_note-ARM1-3">&#91;3&#93;</a></sup><sup id="cite_ref-extremetech-3g-territory_4-0" class="reference"><a href="#cite_note-extremetech-3g-territory-4">&#91;4&#93;</a></sup><sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup> However, ARM processors are also used for <a href="/wiki/Desktop_computer" title="Desktop computer">desktops</a> and <a href="/wiki/Server_(computing)" title="Server (computing)">servers</a>, including the world's fastest <a href="/wiki/Supercomputer" title="Supercomputer">supercomputer</a> (<a href="/wiki/Fugaku_(supercomputer)" title="Fugaku (supercomputer)">Fugaku</a>) from 2020<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup> to 2022. With over 230 billion ARM chips  produced,<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup><sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup><sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup> as of 2022<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture_family&amp;action=edit">&#91;update&#93;</a></sup>, ARM is the most widely used family of instruction set architectures.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup><sup id="cite_ref-extremetech-3g-territory_4-1" class="reference"><a href="#cite_note-extremetech-3g-territory-4">&#91;4&#93;</a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;11&#93;</a></sup><sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;12&#93;</a></sup><sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup>
</p><p>There have been several generations of the ARM design. The original ARM1 used a <a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a> internal structure but had a 26-bit <a href="/wiki/Address_space" title="Address space">address space</a> that limited it to 64&#160;MB of <a href="/wiki/Main_memory" class="mw-redirect" title="Main memory">main memory</a>. This limitation was removed in the ARMv3 series, which has a 32-bit address space, and several additional generations up to ARMv7 remained 32-bit. Released in 2011, the ARMv8-A architecture added support for a <a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a> address space and 64-bit arithmetic with its new 32-bit fixed-length instruction set.<sup id="cite_ref-armv8-a-announcement_14-0" class="reference"><a href="#cite_note-armv8-a-announcement-14">&#91;14&#93;</a></sup> Arm Ltd. has also released a series of additional instruction sets for different rules; the "Thumb" extension adds both 32- and 16-bit instructions for improved <a href="/wiki/Code_density" class="mw-redirect" title="Code density">code density</a>, while <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a> added instructions for directly handling <a href="/wiki/Java_bytecode" title="Java bytecode">Java bytecode</a>. More recent changes include the addition of <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a> (SMT) for improved performance or <a href="/wiki/Fault_tolerance" title="Fault tolerance">fault tolerance</a>.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;15&#93;</a></sup>
</p>
<meta property="mw:PageProp/toc" />
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=1" title="Edit section: History"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="BBC_Micro">BBC Micro</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=2" title="Edit section: BBC Micro"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/BBC_Micro" title="BBC Micro">BBC Micro</a></div>
<p><a href="/wiki/Acorn_Computers" title="Acorn Computers">Acorn Computers</a>' first widely successful design was the <a href="/wiki/BBC_Micro" title="BBC Micro">BBC Micro</a>, introduced in December 1981. This was a relatively conventional machine based on the <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a> CPU but ran at roughly double the performance of competing designs like the <a href="/wiki/Apple_II_series" title="Apple II series">Apple II</a> due to its use of faster <a href="/wiki/Dynamic_random-access_memory" title="Dynamic random-access memory">dynamic random-access memory</a> (DRAM). Typical DRAM of the era ran at about 2&#160;MHz; Acorn arranged a deal with <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a> for a supply of faster 4&#160;MHz parts.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;16&#93;</a></sup>
</p><p>Machines of the era generally shared memory between the processor and the <a href="/wiki/Framebuffer" title="Framebuffer">framebuffer</a>, which allowed the processor to quickly update the contents of the screen without having to perform separate <a href="/wiki/Input/output" title="Input/output">input/output</a> (I/O). As the timing of the video display is exacting, the video hardware had to have priority access to that memory. Due to a quirk of the 6502's design, the CPU left the memory untouched for half of the time. Thus by running the CPU at 1&#160;MHz, the video system could read data during those down times, taking up the total 2&#160;MHz bandwidth of the RAM. In the BBC Micro, the use of 4&#160;MHz RAM allowed the same technique to be used, but running at twice the speed. This allowed it to outperform any similar machine on the market.<sup id="cite_ref-reghardware_17-0" class="reference"><a href="#cite_note-reghardware-17">&#91;17&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Acorn_Business_Computer">Acorn Business Computer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=3" title="Edit section: Acorn Business Computer"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Acorn_Business_Computer" title="Acorn Business Computer">Acorn Business Computer</a></div>
<p>1981 was also the year that the <a href="/wiki/IBM_Personal_Computer" title="IBM Personal Computer">IBM Personal Computer</a> was introduced. Using the recently introduced <a href="/wiki/Intel_8088" title="Intel 8088">Intel 8088</a>, a <a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a> CPU compared to the 6502's <a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a> design, it offered higher overall performance. Its introduction changed the desktop computer market radically: what had been largely a hobby and gaming market emerging over the prior five years began to change to a must-have business tool where the earlier 8-bit designs simply could not compete. Even newer <a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a> designs were also coming to market, such as the <a href="/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a><sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup> and <a href="/wiki/National_Semiconductor_NS32016" class="mw-redirect" title="National Semiconductor NS32016">National Semiconductor NS32016</a>.<sup id="cite_ref-leedy198304_19-0" class="reference"><a href="#cite_note-leedy198304-19">&#91;19&#93;</a></sup>
</p><p>Acorn began considering how to compete in this market and produced a new paper design named the <a href="/wiki/Acorn_Business_Computer" title="Acorn Business Computer">Acorn Business Computer</a>. They set themselves the goal of producing a machine with ten times the performance of the BBC Micro, but at the same price.<sup id="cite_ref-FOOTNOTEEvans20196:00_20-0" class="reference"><a href="#cite_note-FOOTNOTEEvans20196:00-20">&#91;20&#93;</a></sup> This would outperform and underprice the PC. At the same time, the recent introduction of the <a href="/wiki/Apple_Lisa" title="Apple Lisa">Apple Lisa</a> brought the <a href="/wiki/Graphical_user_interface" title="Graphical user interface">graphical user interface</a> (GUI) concept to a wider audience and suggested the future belonged to machines with a GUI.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;21&#93;</a></sup> The Lisa, however, cost $9,995, as it was packed with support chips, large amounts of memory, and a <a href="/wiki/Hard_disk_drive" title="Hard disk drive">hard disk drive</a>, all very expensive then.<sup id="cite_ref-FOOTNOTEEvans20195:30_22-0" class="reference"><a href="#cite_note-FOOTNOTEEvans20195:30-22">&#91;22&#93;</a></sup>
</p><p>The engineers then began studying all of the CPU designs available. Their conclusion about the existing 16-bit designs was that they were a lot more expensive and were still "a bit crap",<sup id="cite_ref-FOOTNOTEEvans20197:45_23-0" class="reference"><a href="#cite_note-FOOTNOTEEvans20197:45-23">&#91;23&#93;</a></sup> offering only slightly higher performance than their BBC Micro design. They also almost always demanded a large number of support chips to operate even at that level, which drove up the cost of the computer as a whole. These systems would simply not hit the design goal.<sup id="cite_ref-FOOTNOTEEvans20197:45_23-1" class="reference"><a href="#cite_note-FOOTNOTEEvans20197:45-23">&#91;23&#93;</a></sup> They also considered the new 32-bit designs, but these cost even more and had the same issues with support chips.<sup id="cite_ref-FOOTNOTEEvans20198:30_24-0" class="reference"><a href="#cite_note-FOOTNOTEEvans20198:30-24">&#91;24&#93;</a></sup> According to <a href="/wiki/Sophie_Wilson" title="Sophie Wilson">Sophie Wilson</a>, all the processors tested at that time performed about the same, with about a 4&#160;Mbit/second bandwidth.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;25&#93;</a></sup><sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;a&#93;</a></sup>
</p><p>Two key events led Acorn down the path to ARM. One was the publication of a series of reports from the <a href="/wiki/University_of_California,_Berkeley" title="University of California, Berkeley">University of California, Berkeley</a>, which suggested that a simple chip design could nevertheless have extremely high performance, much higher than the latest 32-bit designs on the market.<sup id="cite_ref-informit_27-0" class="reference"><a href="#cite_note-informit-27">&#91;26&#93;</a></sup> The second was a visit by <a href="/wiki/Steve_Furber" title="Steve Furber">Steve Furber</a> and Sophie Wilson to the <a href="/wiki/Western_Design_Center" title="Western Design Center">Western Design Center</a>, a company run by <a href="/wiki/Bill_Mensch" title="Bill Mensch">Bill Mensch</a> and his sister, which had become the logical successor to the MOS team and was offering new versions like the <a href="/wiki/WDC_65C02" title="WDC 65C02">WDC 65C02</a>. The Acorn team saw high school students producing chip layouts on Apple II machines, which suggested that anyone could do it.<sup id="cite_ref-FOOTNOTEEvans20199:00_28-0" class="reference"><a href="#cite_note-FOOTNOTEEvans20199:00-28">&#91;27&#93;</a></sup><sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;28&#93;</a></sup> In contrast, a visit to another design firm working on modern 32-bit CPU revealed a team with over a dozen members which were already on revision H of their design and yet it still contained bugs.<sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;b&#93;</a></sup> This cemented their late 1983 decision to begin their own CPU design, the Acorn RISC Machine.<sup id="cite_ref-FOOTNOTEEvans20199:50_31-0" class="reference"><a href="#cite_note-FOOTNOTEEvans20199:50-31">&#91;29&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Design_concepts">Design concepts</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=4" title="Edit section: Design concepts"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The original <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> designs were in some sense teaching systems, not designed specifically for outright performance. To the RISC's basic register-heavy and load/store concepts, ARM added a number of the well-received design notes of the 6502. Primary among them was the ability to quickly serve <a href="/wiki/Interrupt" title="Interrupt">interrupts</a>, which allowed the machines to offer reasonable <a href="/wiki/Input/output" title="Input/output">input/output</a> performance with no added external hardware. To offer interrupts with similar performance as the 6502, the ARM design limited its physical <a href="/wiki/Address_space" title="Address space">address space</a> to 64&#160;MB of total addressable space, requiring 26 bits of address.  As instructions were 4 bytes (32 bits) long, and required to be aligned on 4-byte boundaries, the lower 2 bits of an instruction address were always zero. This meant the <a href="/wiki/Program_counter" title="Program counter">program counter</a> (PC) only needed to be 24 bits, allowing it to be stored along with the eight bit <a href="/wiki/Processor_flag" class="mw-redirect" title="Processor flag">processor flags</a> in a single 32-bit register. That meant that upon receiving an interrupt, the entire machine state could be saved in a single operation, whereas had the PC been a full 32-bit value, it would require separate operations to store the PC and the status flags. This decision halved the interrupt overhead.<sup id="cite_ref-FOOTNOTEEvans201923:30_32-0" class="reference"><a href="#cite_note-FOOTNOTEEvans201923:30-32">&#91;30&#93;</a></sup>
</p><p>Another change, and among the most important in terms of practical real-world performance, was the modification of the <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> to take advantage of <a href="/wiki/Page_mode_DRAM" class="mw-redirect" title="Page mode DRAM">page mode DRAM</a>. Recently introduced, page mode allowed subsequent accesses of memory to run twice as fast if they were roughly in the same location, or "page", in the DRAM chip. Berkeley's design did not consider page mode and treated all memory equally. The ARM design added special vector-like memory access instructions, the "S-cycles", that could be used to fill or save multiple registers in a single page using page mode. This doubled memory performance when they could be used, and was especially important for graphics performance.<sup id="cite_ref-FOOTNOTEEvans201926:00_33-0" class="reference"><a href="#cite_note-FOOTNOTEEvans201926:00-33">&#91;31&#93;</a></sup>
</p><p>The Berkeley RISC designs used <a href="/wiki/Register_window" title="Register window">register windows</a> to reduce the number of register saves and restores performed in <a href="/wiki/Procedure_call" class="mw-redirect" title="Procedure call">procedure calls</a>; the ARM design did not adopt this.
</p><p>Wilson developed the instruction set, writing a simulation of the processor in <a href="/wiki/BBC_BASIC" title="BBC BASIC">BBC&#160;BASIC</a> that ran on a BBC Micro with a <a href="/wiki/BBC_Micro_expansion_unit#6502_Second_Processor" title="BBC Micro expansion unit">second 6502 processor</a>.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;32&#93;</a></sup><sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;33&#93;</a></sup> This convinced Acorn engineers they were on the right track. Wilson approached Acorn's CEO, <a href="/wiki/Hermann_Hauser" title="Hermann Hauser">Hermann Hauser</a>, and requested more resources. Hauser gave his approval and assembled a small team to design the actual processor based on Wilson's ISA.<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;34&#93;</a></sup> The official Acorn RISC Machine project started in October 1983.
</p>
<h3><span class="mw-headline" id="ARM1">ARM1</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=5" title="Edit section: ARM1"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<figure class="mw-default-size mw-halign-right" typeof="mw:File/Thumb"><a href="/wiki/File:Acorn-ARM-Evaluation-System.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/310px-Acorn-ARM-Evaluation-System.jpg" decoding="async" width="310" height="206" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/465px-Acorn-ARM-Evaluation-System.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/0a/Acorn-ARM-Evaluation-System.jpg/620px-Acorn-ARM-Evaluation-System.jpg 2x" data-file-width="3032" data-file-height="2015" /></a><figcaption>ARM1 2nd processor for the BBC&#160;Micro</figcaption></figure>
<p>Acorn chose <a href="/wiki/VLSI_Technology" title="VLSI Technology">VLSI Technology</a> as the "silicon partner", as they were a source of ROMs and custom chips for Acorn. Acorn provided the design and VLSI provided the layout and production. The first samples of ARM silicon worked properly when first received and tested on 26 April 1985.<sup id="cite_ref-ARM1_3-1" class="reference"><a href="#cite_note-ARM1-3">&#91;3&#93;</a></sup> Known as ARM1, these versions ran at 6&#160;MHz.<sup id="cite_ref-FOOTNOTEEvans201920:30_37-0" class="reference"><a href="#cite_note-FOOTNOTEEvans201920:30-37">&#91;35&#93;</a></sup>
</p><p>The first ARM application was as a second processor for the BBC Micro, where it helped in developing simulation software to finish development of the support chips (VIDC, IOC, MEMC), and sped up the <a href="/wiki/CAD_software" class="mw-redirect" title="CAD software">CAD software</a> used in ARM2 development. Wilson subsequently rewrote <a href="/wiki/BBC_BASIC" title="BBC BASIC">BBC BASIC</a> in ARM <a href="/wiki/Assembly_language" title="Assembly language">assembly language</a>. The in-depth knowledge gained from designing the instruction set enabled the code to be very dense, making ARM BBC BASIC an extremely good test for any ARM emulator.
</p>
<h3><span class="mw-headline" id="ARM2">ARM2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=6" title="Edit section: ARM2"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The result of the simulations on the ARM1 boards led to the late 1986 introduction of the ARM2 design running at 8&#160;MHz, and the early 1987 speed-bumped version at 10 to 12&#160;MHz.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;c&#93;</a></sup> A significant change in the underlying architecture was the addition of a <a href="/wiki/Booth%27s_multiplication_algorithm" title="Booth&#39;s multiplication algorithm">Booth multiplier</a>, whereas formerly multiplication had to be carried out in software.<sup id="cite_ref-FOOTNOTEEvans201921:30_40-0" class="reference"><a href="#cite_note-FOOTNOTEEvans201921:30-40">&#91;37&#93;</a></sup> Further, a new Fast Interrupt reQuest mode, FIQ for short, allowed registers 8 through 14 to be replaced as part of the interrupt itself. This meant FIQ requests did not have to save out their registers, further speeding interrupts.<sup id="cite_ref-FOOTNOTEEvans201922:0030_41-0" class="reference"><a href="#cite_note-FOOTNOTEEvans201922:0030-41">&#91;38&#93;</a></sup>
</p><p>According to the <a href="/wiki/Dhrystone" title="Dhrystone">Dhrystone</a> benchmark, the ARM2 was roughly seven times the performance of a typical 7&#160;MHz 68000-based system like the <a href="/wiki/Amiga" title="Amiga">Amiga</a> or <a href="/wiki/Macintosh_SE" title="Macintosh SE">Macintosh SE</a>. It was twice as fast as an <a href="/wiki/Intel_80386" class="mw-redirect" title="Intel 80386">Intel 80386</a> running at 16&#160;MHz, and about the same speed as a multi-processor <a href="/wiki/VAX-11#VAX-11/784" title="VAX-11">VAX-11/784</a> <a href="/wiki/Superminicomputer" title="Superminicomputer">superminicomputer</a>. The only systems that beat it were the <a href="/wiki/Sun_SPARC" class="mw-redirect" title="Sun SPARC">Sun SPARC</a> and <a href="/wiki/MIPS_R2000" class="mw-redirect" title="MIPS R2000">MIPS R2000</a> RISC-based <a href="/wiki/Workstation" title="Workstation">workstations</a>.<sup id="cite_ref-FOOTNOTEEvans201914:00_42-0" class="reference"><a href="#cite_note-FOOTNOTEEvans201914:00-42">&#91;39&#93;</a></sup> Further, as the CPU was designed for high-speed I/O, it dispensed with many of the support chips seen in these machines; notably, it lacked any dedicated <a href="/wiki/Direct_memory_access" title="Direct memory access">direct memory access</a> (DMA) controller which was often found on workstations. The graphics system was also simplified based on the same set of underlying assumptions about memory and timing. The result was a dramatically simplified design, offering performance on par with expensive workstations but at a price point similar to contemporary desktops.<sup id="cite_ref-FOOTNOTEEvans201914:00_42-1" class="reference"><a href="#cite_note-FOOTNOTEEvans201914:00-42">&#91;39&#93;</a></sup>
</p><p>The ARM2 featured a <a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a> <a href="/wiki/Bus_(computing)" title="Bus (computing)">data bus</a>, <a href="/wiki/26-bit_computing" title="26-bit computing">26-bit</a> address space and 27&#160;32-bit <a href="/wiki/Processor_register" title="Processor register">registers</a>, of which 16 are accessible at any one time (including the <a href="/wiki/Program_counter" title="Program counter">PC</a>).<sup id="cite_ref-43" class="reference"><a href="#cite_note-43">&#91;40&#93;</a></sup> The ARM2 had a <a href="/wiki/Transistor_count" title="Transistor count">transistor count</a> of just 30,000,<sup id="cite_ref-Markus_Levy,_Convergence_Promotions_44-0" class="reference"><a href="#cite_note-Markus_Levy,_Convergence_Promotions-44">&#91;41&#93;</a></sup> compared to Motorola's six-year-older 68000 model with around 68,000. Much of this simplicity came from the lack of <a href="/wiki/Microcode" title="Microcode">microcode</a>, which represents about one-quarter to one-third of the 68000's transistors, and the lack of (like most CPUs of the day) a <a href="/wiki/CPU_cache" title="CPU cache">cache</a>. This simplicity enabled the ARM2 to have a low power consumption and simpler thermal packaging, through having fewer powered transistors, yet offering better performance than the contemporary, 1987, <a href="/wiki/IBM_PS/2" title="IBM PS/2">IBM PS/2 Model 50</a>, which initially utilised an <a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a>, offering 1.8 MIPS @ 10 MHz, and later in 1987, the 2 MIPS of the PS/2 70, with its <a href="/wiki/Intel_386" class="mw-redirect" title="Intel 386">Intel 386</a> DX @ 16 MHz.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;42&#93;</a></sup><sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;43&#93;</a></sup>
</p><p>A successor, ARM3, was produced with a 4 KB cache, which further improved performance.<sup id="cite_ref-Chattopadhyay2010_47-0" class="reference"><a href="#cite_note-Chattopadhyay2010-47">&#91;44&#93;</a></sup> The address bus was extended to 32&#160;bits in the ARM6, but program code still had to lie within the first 64 MB of memory in 26-bit compatibility mode, due to the reserved bits for the status flags.<sup id="cite_ref-48" class="reference"><a href="#cite_note-48">&#91;45&#93;</a></sup>
</p>
<h3><span id="Advanced_RISC_Machines_Ltd._.E2.80.93_ARM6"></span><span class="mw-headline" id="Advanced_RISC_Machines_Ltd._–_ARM6">Advanced RISC Machines Ltd. – ARM6</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=7" title="Edit section: Advanced RISC Machines Ltd. – ARM6"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<figure class="mw-default-size mw-halign-right" typeof="mw:File/Thumb"><a href="/wiki/File:ARMSoCBlockDiagram.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/460px-ARMSoCBlockDiagram.svg.png" decoding="async" width="460" height="552" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/690px-ARMSoCBlockDiagram.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/920px-ARMSoCBlockDiagram.svg.png 2x" data-file-width="500" data-file-height="600" /></a><figcaption>Microprocessor-based system on a chip</figcaption></figure>
<figure class="mw-default-size mw-halign-right" typeof="mw:File/Thumb"><a href="/wiki/File:GPS_ARM610_die.JPG" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/9/9a/GPS_ARM610_die.JPG/310px-GPS_ARM610_die.JPG" decoding="async" width="310" height="303" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/9a/GPS_ARM610_die.JPG/465px-GPS_ARM610_die.JPG 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/9a/GPS_ARM610_die.JPG/620px-GPS_ARM610_die.JPG 2x" data-file-width="3299" data-file-height="3227" /></a><figcaption><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> of an ARM610 microprocessor</figcaption></figure>
<p>In the late 1980s, <a href="/wiki/Apple_Computer" class="mw-redirect" title="Apple Computer">Apple Computer</a> and <a href="/wiki/VLSI_Technology" title="VLSI Technology">VLSI Technology</a> started working with Acorn on newer versions of the ARM core. In 1990, Acorn spun off the design team into a new company named Advanced RISC Machines Ltd.,<sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;46&#93;</a></sup><sup id="cite_ref-andrews-co-verification-of-hardware-and-software-for-ARM-SoC-design_50-0" class="reference"><a href="#cite_note-andrews-co-verification-of-hardware-and-software-for-ARM-SoC-design-50">&#91;47&#93;</a></sup><sup id="cite_ref-latimes_apple_to_join_acorn_51-0" class="reference"><a href="#cite_note-latimes_apple_to_join_acorn-51">&#91;48&#93;</a></sup> which became ARM Ltd. when its parent company, <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm Holdings</a> plc, floated on the <a href="/wiki/London_Stock_Exchange" title="London Stock Exchange">London Stock Exchange</a> and <a href="/wiki/Nasdaq" title="Nasdaq">Nasdaq</a> in 1998.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;49&#93;</a></sup> The new Apple–ARM work would eventually evolve into the ARM6, first released in early 1992. Apple used the ARM6-based ARM610 as the basis for their <a href="/wiki/Apple_Newton" title="Apple Newton">Apple Newton</a> PDA.
</p>
<h3><span class="mw-headline" id="Early_licensees">Early licensees</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=8" title="Edit section: Early licensees"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 1994, Acorn used the ARM610 as the main <a href="/wiki/Central_processing_unit" title="Central processing unit">central processing unit</a> (CPU) in their <a href="/wiki/RiscPC" class="mw-redirect" title="RiscPC">RiscPC</a> computers. <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">DEC</a> licensed the ARMv4 architecture and produced the <a href="/wiki/StrongARM" title="StrongARM">StrongARM</a>.<sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;50&#93;</a></sup> At 233&#160;<a href="/wiki/Hertz" title="Hertz">MHz</a>, this CPU drew only one watt (newer versions draw far less). This work was later passed to Intel as part of a lawsuit settlement, and Intel took the opportunity to supplement their <a href="/wiki/Intel_i960" title="Intel i960">i960</a> line with the StrongARM. Intel later developed its own high performance implementation named XScale, which it has since sold to <a href="/wiki/Marvell_Technology_Group" class="mw-redirect" title="Marvell Technology Group">Marvell</a>. Transistor count of the ARM core remained essentially the same throughout these changes; ARM2 had 30,000&#160;transistors,<sup id="cite_ref-deMone_54-0" class="reference"><a href="#cite_note-deMone-54">&#91;51&#93;</a></sup> while ARM6 grew only to 35,000.<sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;52&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Market_share">Market share</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=9" title="Edit section: Market share"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 2005, about 98% of all mobile phones sold used at least one ARM processor.<sup id="cite_ref-Krazit_56-0" class="reference"><a href="#cite_note-Krazit-56">&#91;53&#93;</a></sup> In 2010, producers of chips based on ARM architectures reported shipments of 6.1&#160;billion <a href="/wiki/List_of_products_using_ARM_processors" title="List of products using ARM processors">ARM-based processors</a>, representing 95% of <a href="/wiki/Smartphone" title="Smartphone">smartphones</a>, 35% of <a href="/wiki/Integrated_digital_television" title="Integrated digital television">digital televisions</a> and <a href="/wiki/Set-top_box" title="Set-top box">set-top boxes</a>, and 10% of <a href="/wiki/Mobile_computer" class="mw-redirect" title="Mobile computer">mobile computers</a>. In 2011, the 32-bit ARM architecture was the most widely used architecture in mobile devices and the most popular 32-bit one in embedded systems.<sup id="cite_ref-popular_57-0" class="reference"><a href="#cite_note-popular-57">&#91;54&#93;</a></sup> In 2013, 10 billion were produced<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;55&#93;</a></sup> and "ARM-based chips are found in nearly 60 percent of the world's mobile devices".<sup id="cite_ref-59" class="reference"><a href="#cite_note-59">&#91;56&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Licensing">Licensing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=10" title="Edit section: Licensing"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Arm_(company)#Licensees" class="mw-redirect" title="Arm (company)">Arm (company) §&#160;Licensees</a></div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:STM32F103VGT6-HD.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/8/89/STM32F103VGT6-HD.jpg/310px-STM32F103VGT6-HD.jpg" decoding="async" width="310" height="301" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/89/STM32F103VGT6-HD.jpg/465px-STM32F103VGT6-HD.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/89/STM32F103VGT6-HD.jpg/620px-STM32F103VGT6-HD.jpg 2x" data-file-width="6809" data-file-height="6622" /></a><figcaption><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> of a STM32F103VGT6 <a href="/wiki/ARM_Cortex-M3" class="mw-redirect" title="ARM Cortex-M3">ARM Cortex-M3</a> microcontroller with 1&#160;<a href="/wiki/Megabyte" title="Megabyte">MB</a> <a href="/wiki/Flash_memory" title="Flash memory">flash memory</a> by <a href="/wiki/STMicroelectronics" title="STMicroelectronics">STMicroelectronics</a></figcaption></figure>
<h3><span class="mw-headline" id="Core_licence">Core licence</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=11" title="Edit section: Core licence"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Arm Ltd.'s primary business is selling <a href="/wiki/IP_core" class="mw-redirect" title="IP core">IP cores</a>, which licensees use to create <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a> (MCUs), <a href="/wiki/CPU" class="mw-redirect" title="CPU">CPUs</a>, and <a href="/wiki/System_on_a_chip" title="System on a chip">systems-on-chips</a> based on those cores. The <a href="/wiki/Original_design_manufacturer" title="Original design manufacturer">original design manufacturer</a> combines the ARM core with other parts to produce a complete device, typically one that can be built in existing <a href="/wiki/Semiconductor_fabrication_plant" title="Semiconductor fabrication plant">semiconductor fabrication plants</a> (fabs) at low cost and still deliver substantial performance. The most successful implementation has been the <a href="/wiki/ARM7#ARM7TDMI" title="ARM7">ARM7TDMI</a> with hundreds of millions sold. <a href="/wiki/Atmel" title="Atmel">Atmel</a> has been a precursor design center in the ARM7TDMI-based embedded system.
</p><p>The ARM architectures used in smartphones, PDAs and other <a href="/wiki/Mobile_device" title="Mobile device">mobile devices</a> range from ARMv5 to <span class="nowrap">ARMv8-A</span>.
</p><p>In 2009, some manufacturers introduced netbooks based on ARM architecture CPUs, in direct competition with netbooks based on <a href="/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a>.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60">&#91;57&#93;</a></sup>
</p><p>Arm Ltd. offers a variety of licensing terms, varying in cost and deliverables. Arm Ltd. provides to all licensees an integratable hardware description of the ARM core as well as complete software development toolset (<a href="/wiki/Compiler" title="Compiler">compiler</a>, <a href="/wiki/Debugger" title="Debugger">debugger</a>, <a href="/wiki/Software_development_kit" title="Software development kit">software development kit</a>), and the right to sell manufactured <a href="/wiki/Semiconductor_device" title="Semiconductor device">silicon</a> containing the ARM CPU.
</p><p>SoC packages integrating ARM's core designs include Nvidia Tegra's first three generations, CSR plc's Quatro family, ST-Ericsson's Nova and NovaThor, Silicon Labs's Precision32 MCU, Texas Instruments's <a href="/wiki/OMAP" title="OMAP">OMAP</a> products, Samsung's Hummingbird and <a href="/wiki/Exynos" title="Exynos">Exynos</a> products, Apple's <a href="/wiki/Apple_A4" title="Apple A4">A4</a>, <a href="/wiki/Apple_A5" title="Apple A5">A5</a>, and <a href="/wiki/Apple_A5X" title="Apple A5X">A5X</a>, and <a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP</a>'s <a href="/wiki/I.MX" title="I.MX">i.MX</a>.
</p><p><a href="/wiki/Fabless_manufacturing" title="Fabless manufacturing">Fabless</a> licensees, who wish to integrate an ARM core into their own chip design, are usually only interested in acquiring a ready-to-manufacture verified <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">semiconductor intellectual property core</a>. For these customers, Arm Ltd. delivers a <a href="/wiki/Netlist" title="Netlist">gate netlist</a> description of the chosen ARM core, along with an abstracted simulation model and test programs to aid design integration and verification. More ambitious customers, including integrated device manufacturers (IDM) and foundry operators, choose to acquire the processor IP in <a href="/wiki/Logic_synthesis" title="Logic synthesis">synthesizable</a> <a href="/wiki/Register-transfer_level" title="Register-transfer level">RTL</a> (<a href="/wiki/Verilog" title="Verilog">Verilog</a>) form. With the synthesizable RTL, the customer has the ability to perform architectural level optimisations and extensions. This allows the designer to achieve exotic design goals not otherwise possible with an unmodified netlist (<a href="/wiki/Clock_rate" title="Clock rate">high clock speed</a>, very low power consumption, instruction set extensions, etc.). While Arm Ltd. does not grant the licensee the right to resell the ARM architecture itself, licensees may freely sell manufactured products such as chip devices, evaluation boards and complete systems. <a href="/wiki/Foundry_model" title="Foundry model">Merchant foundries</a> can be a special case; not only are they allowed to sell finished silicon containing ARM cores, they generally hold the right to re-manufacture ARM cores for other customers.
</p><p>Arm Ltd. prices its IP based on perceived value. Lower performing ARM cores typically have lower licence costs than higher performing cores. In implementation terms, a synthesisable core costs more than a hard macro (blackbox) core. Complicating price matters, a merchant foundry that holds an ARM licence, such as Samsung or Fujitsu, can offer fab customers reduced licensing costs. In exchange for acquiring the ARM core through the foundry's in-house design services, the customer can reduce or eliminate payment of ARM's upfront licence fee.
</p><p>Compared to dedicated semiconductor foundries (such as <a href="/wiki/TSMC" title="TSMC">TSMC</a> and <a href="/wiki/United_Microelectronics_Corporation" title="United Microelectronics Corporation">UMC</a>) without in-house design services, Fujitsu/Samsung charge two- to three-times more per manufactured <a href="/wiki/Wafer_(electronics)" title="Wafer (electronics)">wafer</a>.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2013)">citation needed</span></a></i>&#93;</sup> For low to mid volume applications, a design service foundry offers lower overall pricing (through subsidisation of the licence fee). For high volume mass-produced parts, the long term cost reduction achievable through lower wafer pricing reduces the impact of ARM's NRE (<a href="/wiki/Non-recurring_engineering" title="Non-recurring engineering">non-recurring engineering</a>) costs, making the dedicated foundry a better choice.
</p><p>Companies that have developed chips with cores designed by Arm include <a href="/wiki/Amazon.com" class="mw-redirect" title="Amazon.com">Amazon.com</a>'s <a href="/wiki/Annapurna_Labs" title="Annapurna Labs">Annapurna Labs</a> subsidiary,<sup id="cite_ref-61" class="reference"><a href="#cite_note-61">&#91;58&#93;</a></sup> <a href="/wiki/Analog_Devices" title="Analog Devices">Analog Devices</a>, <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>, <a href="/wiki/AppliedMicro" class="mw-redirect" title="AppliedMicro">AppliedMicro</a> (now: <a href="/wiki/MACOM_Technology_Solutions" title="MACOM Technology Solutions">MACOM Technology Solutions</a><sup id="cite_ref-62" class="reference"><a href="#cite_note-62">&#91;59&#93;</a></sup>), <a href="/wiki/Atmel" title="Atmel">Atmel</a>, <a href="/wiki/Broadcom" title="Broadcom">Broadcom</a>, <a href="/wiki/Cavium" title="Cavium">Cavium</a>, <a href="/wiki/Cypress_Semiconductor" title="Cypress Semiconductor">Cypress Semiconductor</a>, <a href="/wiki/Freescale_Semiconductor" title="Freescale Semiconductor">Freescale Semiconductor</a> (now <a href="/wiki/NXP_Semiconductors" title="NXP Semiconductors">NXP Semiconductors</a>), <a href="/wiki/Huawei" title="Huawei">Huawei</a>, <a href="/wiki/Intel" title="Intel">Intel</a>,<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Accuracy_dispute#Disputed_statement" title="Wikipedia:Accuracy dispute"><span title="StrongARM and XScale did not use cores designed by Arm, and no other ARM-based Intel chips are known (December 2019)">dubious</span></a>&#32;<span class="metadata"> &#8211; <a href="/wiki/Talk:ARM_architecture_family#ARM-based_chips_and_Intel" title="Talk:ARM architecture family">discuss</a></span></i>&#93;</sup> <a href="/wiki/Maxim_Integrated" title="Maxim Integrated">Maxim Integrated</a>, <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>, <a href="/wiki/NXP" class="mw-redirect" title="NXP">NXP</a>, <a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a>, <a href="/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas</a>, <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a>, <a href="/wiki/ST_Microelectronics" class="mw-redirect" title="ST Microelectronics">ST Microelectronics</a>, <a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a>, and <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a>.
</p>
<h3><span class="mw-headline" id="Built_on_ARM_Cortex_Technology_licence">Built on ARM Cortex Technology licence</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=12" title="Edit section: Built on ARM Cortex Technology licence"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In February 2016, ARM announced the Built on ARM Cortex Technology licence, often shortened to Built on Cortex (BoC) licence. This licence allows companies to partner with ARM and make modifications to ARM Cortex designs. These design modifications will not be shared with other companies. These semi-custom core designs also have brand freedom, for example <a href="/wiki/Kryo#Kryo_280" title="Kryo">Kryo 280</a>.
</p><p>Companies that are current licensees of Built on ARM Cortex Technology include <a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a>.<sup id="cite_ref-63" class="reference"><a href="#cite_note-63">&#91;60&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Architectural_licence">Architectural licence</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=13" title="Edit section: Architectural licence"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Companies can also obtain an ARM <i>architectural licence</i> for designing their own CPU cores using the ARM instruction sets. These cores must comply fully with the ARM architecture. Companies that have designed cores that implement an ARM architecture include Apple, AppliedMicro (now: <a href="/wiki/Ampere_Computing" title="Ampere Computing">Ampere Computing</a>), Broadcom, <a href="/wiki/Cavium" title="Cavium">Cavium</a> (now: Marvell), <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>, Intel, Nvidia, Qualcomm, Samsung Electronics, <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>, and NUVIA Inc. (acquired by Qualcomm in 2021).
</p>
<h3><span class="mw-headline" id="ARM_Flexible_Access">ARM Flexible Access</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=14" title="Edit section: ARM Flexible Access"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>On 16 July 2019, ARM announced ARM Flexible Access. ARM Flexible Access provides unlimited access to included ARM <a href="/wiki/Intellectual_property" title="Intellectual property">intellectual property</a> (IP) for development. Per product licence fees are required once a customer reaches foundry tapeout or prototyping.<sup id="cite_ref-64" class="reference"><a href="#cite_note-64">&#91;61&#93;</a></sup><sup id="cite_ref-65" class="reference"><a href="#cite_note-65">&#91;62&#93;</a></sup>
</p><p>75% of ARM's most recent IP over the last two years are included in ARM Flexible Access. As of October 2019:
</p>
<ul><li>CPUs: <a href="/wiki/ARM_Cortex-A5" title="ARM Cortex-A5">Cortex-A5</a>, <a href="/wiki/ARM_Cortex-A7" title="ARM Cortex-A7">Cortex-A7</a>, <a href="/wiki/ARM_Cortex-A32" class="mw-redirect" title="ARM Cortex-A32">Cortex-A32</a>, <a href="/wiki/ARM_Cortex-A34" title="ARM Cortex-A34">Cortex-A34</a>, <a href="/wiki/ARM_Cortex-A35" class="mw-redirect" title="ARM Cortex-A35">Cortex-A35</a>, <a href="/wiki/ARM_Cortex-A53" title="ARM Cortex-A53">Cortex-A53</a>, <a href="/wiki/ARM_Cortex-R5" class="mw-redirect" title="ARM Cortex-R5">Cortex-R5</a>, <a href="/wiki/ARM_Cortex-R8" class="mw-redirect" title="ARM Cortex-R8">Cortex-R8</a>, <a href="/wiki/ARM_Cortex-R52" class="mw-redirect" title="ARM Cortex-R52">Cortex-R52</a>, <a href="/wiki/ARM_Cortex-M0" class="mw-redirect" title="ARM Cortex-M0">Cortex-M0</a>, <a href="/wiki/ARM_Cortex-M0%2B" class="mw-redirect" title="ARM Cortex-M0+">Cortex-M0+</a>, <a href="/wiki/ARM_Cortex-M3" class="mw-redirect" title="ARM Cortex-M3">Cortex-M3</a>, <a href="/wiki/ARM_Cortex-M4" class="mw-redirect" title="ARM Cortex-M4">Cortex-M4</a>, <a href="/wiki/ARM_Cortex-M#Cortex-M7" title="ARM Cortex-M">Cortex-M7</a>, <a href="/wiki/ARM_Cortex-M#Cortex-M23" title="ARM Cortex-M">Cortex-M23</a>, <a href="/wiki/ARM_Cortex-M#Cortex-M33" title="ARM Cortex-M">Cortex-M33</a></li>
<li>GPUs: <a href="/wiki/Mali_(GPU)" class="mw-redirect" title="Mali (GPU)">Mali-G52</a>, <a href="/wiki/Mali_(GPU)" class="mw-redirect" title="Mali (GPU)">Mali-G31</a>. Includes Mali Driver Development Kits (DDK).</li>
<li>Interconnect: CoreLink NIC-400, CoreLink NIC-450, CoreLink CCI-400, CoreLink CCI-500, CoreLink CCI-550, ADB-400 AMBA, XHB-400 AXI-AHB</li>
<li>System Controllers: CoreLink GIC-400, CoreLink GIC-500, PL192 VIC, BP141 TrustZone Memory Wrapper, CoreLink TZC-400, CoreLink L2C-310, CoreLink MMU-500, BP140 Memory Interface</li>
<li>Security IP: CryptoCell-312, CryptoCell-712, TrustZone True Random Number Generator</li>
<li>Peripheral Controllers: PL011 UART, PL022 SPI, PL031 RTC</li>
<li>Debug &amp; Trace: CoreSight SoC-400, CoreSight SDC-600, CoreSight STM-500, CoreSight System Trace Macrocell, CoreSight Trace Memory Controller</li>
<li>Design Kits: Corstone-101, Corstone-201</li>
<li>Physical IP: Artisan PIK for Cortex-M33 TSMC 22ULL including memory compilers, logic libraries, GPIOs and documentation</li>
<li>Tools &amp; Materials: Socrates IP ToolingARM Design Studio, Virtual System Models</li>
<li>Support: Standard ARM Technical support, ARM online training, maintenance updates, credits toward onsite training and design reviews</li></ul>
<h2><span class="mw-headline" id="Cores">Cores</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=15" title="Edit section: Cores"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/List_of_ARM_processors" title="List of ARM processors">List of ARM processors</a></div>
<table class="wikitable sortable">

<tbody><tr>
<th rowspan="2">Architecture
</th>
<th rowspan="2">Core<br />bit-width
</th>
<th colspan="2">Cores
</th>
<th rowspan="2">Profile
</th>
<th rowspan="2">Refe-<br />rences
</th></tr>
<tr>
<th>Arm Ltd.
</th>
<th>Third-party
</th></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv1</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32</a></div></td>
<td><a href="/wiki/ARM1" class="mw-redirect" title="ARM1">ARM1</a></td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Classic</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-26bitaddr_66-0" class="reference"><a href="#cite_note-26bitaddr-66">&#91;a 1&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv2</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM2" class="mw-redirect" title="ARM2">ARM2</a>, ARM250, <a href="/wiki/ARM3" class="mw-redirect" title="ARM3">ARM3</a></td>
<td><a href="/wiki/Amber_(processor_core)" class="mw-redirect" title="Amber (processor core)">Amber</a>, STORM Open Soft Core<sup id="cite_ref-67" class="reference"><a href="#cite_note-67">&#91;63&#93;</a></sup></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Classic</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-26bitaddr_66-1" class="reference"><a href="#cite_note-26bitaddr-66">&#91;a 1&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv3</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM6" class="mw-redirect" title="ARM6">ARM6</a>, <a href="/wiki/ARM7" title="ARM7">ARM7</a></td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Classic</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-26bitcomp_68-0" class="reference"><a href="#cite_note-26bitcomp-68">&#91;a 2&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv4</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/List_of_ARM_microprocessor_cores" class="mw-redirect" title="List of ARM microprocessor cores">ARM8</a></td>
<td><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a>, FA526, ZAP Open Source Processor Core</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Classic</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-26bitcomp_68-1" class="reference"><a href="#cite_note-26bitcomp-68">&#91;a 2&#93;</a></sup></div>
<div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-69" class="reference"><a href="#cite_note-69">&#91;64&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv4T</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM7TDMI" class="mw-redirect" title="ARM7TDMI">ARM7TDMI</a>, <a href="/wiki/ARM9TDMI" class="mw-redirect" title="ARM9TDMI">ARM9TDMI</a>, <a href="/wiki/ARM_SecurCore" class="mw-redirect" title="ARM SecurCore">SecurCore</a> SC100</td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Classic</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-26bitcomp_68-2" class="reference"><a href="#cite_note-26bitcomp-68">&#91;a 2&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv5TE</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM7EJ" class="mw-redirect" title="ARM7EJ">ARM7EJ</a>, <a href="/wiki/ARM9E" class="mw-redirect" title="ARM9E">ARM9E</a>, <a href="/wiki/ARM10E" class="mw-redirect" title="ARM10E">ARM10E</a></td>
<td><a href="/wiki/XScale" title="XScale">XScale</a>, FA626TE, Feroceon, PJ1/Mohawk</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Classic</div></td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv6</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM11" title="ARM11">ARM11</a></td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Classic</div></td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv6-M</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM_Cortex-M#Cortex-M0" title="ARM Cortex-M">ARM Cortex-M0</a>, <span class="nowrap"><a href="/wiki/ARM_Cortex-M#Cortex-M0+" title="ARM Cortex-M">ARM Cortex-M0+</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-M#Cortex-M1" title="ARM Cortex-M">ARM Cortex-M1</a></span>, <a href="/wiki/ARM_SecurCore" class="mw-redirect" title="ARM SecurCore">SecurCore</a> SC000</td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></div></td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv7-M</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM_Cortex-M#Cortex-M3" title="ARM Cortex-M">ARM Cortex-M3</a>, <a href="/wiki/ARM_SecurCore" class="mw-redirect" title="ARM SecurCore">SecurCore</a> SC300</td>
<td><a href="/wiki/Apple_M7" class="mw-redirect" title="Apple M7">Apple M7</a> motion coprocessor</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Microcontroller</div></td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv7E-M</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM_Cortex-M#Cortex-M4" title="ARM Cortex-M">ARM Cortex-M4</a>, <span class="nowrap"><a href="/wiki/ARM_Cortex-M#Cortex-M7" title="ARM Cortex-M">ARM Cortex-M7</a></span></td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Microcontroller</div></td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8-M</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM_Cortex-M#Cortex-M23" title="ARM Cortex-M">ARM Cortex-M23</a>,<sup id="cite_ref-70" class="reference"><a href="#cite_note-70">&#91;65&#93;</a></sup> <a href="/wiki/ARM_Cortex-M#Cortex-M33" title="ARM Cortex-M">ARM Cortex-M33</a><sup id="cite_ref-71" class="reference"><a href="#cite_note-71">&#91;66&#93;</a></sup></td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Microcontroller</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-72" class="reference"><a href="#cite_note-72">&#91;67&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.1-M</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div>
</td>
<td><a href="/wiki/ARM_Cortex-M#Cortex-M55" title="ARM Cortex-M">ARM Cortex-M55</a>, <a href="/wiki/ARM_Cortex-M#Cortex-M85" title="ARM Cortex-M">ARM Cortex-M85</a>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Microcontroller</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-73" class="reference"><a href="#cite_note-73">&#91;68&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv7-R</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM_Cortex-R4" class="mw-redirect" title="ARM Cortex-R4">ARM Cortex-R4</a>, <span class="nowrap"><a href="/wiki/ARM_Cortex-R5" class="mw-redirect" title="ARM Cortex-R5">ARM Cortex-R5</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-R7" class="mw-redirect" title="ARM Cortex-R7">ARM Cortex-R7</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-R8" class="mw-redirect" title="ARM Cortex-R8">ARM Cortex-R8</a></span></td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><a href="/wiki/Real-time_computing" title="Real-time computing">Real-time</a></div></td>
<td>
</td></tr>
<tr>
<td rowspan="2"><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8-R</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM_Cortex-R52" class="mw-redirect" title="ARM Cortex-R52">ARM Cortex-R52</a></td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Real-time</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-74" class="reference"><a href="#cite_note-74">&#91;69&#93;</a></sup><sup id="cite_ref-75" class="reference"><a href="#cite_note-75">&#91;70&#93;</a></sup><sup id="cite_ref-76" class="reference"><a href="#cite_note-76">&#91;71&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div>
</td>
<td><a rel="nofollow" class="external text" href="https://developer.arm.com/ip-products/processors/cortex-r/cortex-r82">ARM Cortex-R82</a>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Real-time</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv7-A</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><a href="/wiki/ARM_Cortex-A5" title="ARM Cortex-A5">ARM Cortex-A5</a>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A7" title="ARM Cortex-A7">ARM Cortex-A7</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A8" title="ARM Cortex-A8">ARM Cortex-A8</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A12" title="ARM Cortex-A12">ARM Cortex-A12</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A15" title="ARM Cortex-A15">ARM Cortex-A15</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A17" title="ARM Cortex-A17">ARM Cortex-A17</a></span></td>
<td><a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm</a> <a href="/wiki/Scorpion_(CPU)" class="mw-redirect" title="Scorpion (CPU)">Scorpion</a>/<a href="/wiki/Krait_(CPU)" class="mw-redirect" title="Krait (CPU)">Krait</a>, PJ4/Sheeva, Apple Swift (<a href="/wiki/Apple_A6" title="Apple A6">A6</a>, <a href="/wiki/Apple_A6X" title="Apple A6X">A6X</a>)</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><a href="/wiki/Application_software" title="Application software">Application</a></div></td>
<td>
</td></tr>
<tr>
<td rowspan="3"><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8-A</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">32</div></td>
<td><span class="nowrap"><a href="/wiki/ARM_Cortex-A32" class="mw-redirect" title="ARM Cortex-A32">ARM Cortex-A32</a><sup id="cite_ref-77" class="reference"><a href="#cite_note-77">&#91;72&#93;</a></sup></span></td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div></td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><a href="/wiki/64-bit_computing" title="64-bit computing">64</a>/32</div></td>
<td><span class="nowrap"><a href="/wiki/ARM_Cortex-A35" class="mw-redirect" title="ARM Cortex-A35">ARM Cortex-A35</a>,<sup id="cite_ref-Cortex-A35_Processor_78-0" class="reference"><a href="#cite_note-Cortex-A35_Processor-78">&#91;73&#93;</a></sup></span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A53" title="ARM Cortex-A53">ARM Cortex-A53</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A57" title="ARM Cortex-A57">ARM Cortex-A57</a>,<sup id="cite_ref-cortex-a50_announce_79-0" class="reference"><a href="#cite_note-cortex-a50_announce-79">&#91;74&#93;</a></sup></span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A72" title="ARM Cortex-A72">ARM Cortex-A72</a>,<sup id="cite_ref-80" class="reference"><a href="#cite_note-80">&#91;75&#93;</a></sup></span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A73" title="ARM Cortex-A73">ARM Cortex-A73</a><sup id="cite_ref-81" class="reference"><a href="#cite_note-81">&#91;76&#93;</a></sup></span></td>
<td><a href="/wiki/Applied_Micro_Circuits_Corporation#History" title="Applied Micro Circuits Corporation">X-Gene</a>, <a href="/wiki/Project_Denver" title="Project Denver">Nvidia Denver 1/2</a>, <a href="/wiki/Cavium_ThunderX" class="mw-redirect" title="Cavium ThunderX">Cavium ThunderX</a>, <a href="/wiki/AMD_K12" title="AMD K12">AMD K12</a>, Apple Cyclone (<a href="/wiki/Apple_A7" title="Apple A7">A7</a>)/Typhoon (<a href="/wiki/Apple_A8" title="Apple A8">A8</a>, <a href="/wiki/Apple_A8X" title="Apple A8X">A8X</a>)/Twister (<a href="/wiki/Apple_A9" title="Apple A9">A9</a>, <a href="/wiki/Apple_A9X" title="Apple A9X">A9X</a>)/Hurricane+Zephyr (<a href="/wiki/Apple_A10" title="Apple A10">A10</a>, <a href="/wiki/Apple_A10X" title="Apple A10X">A10X</a>), <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm</a> <a href="/wiki/Kryo_(microarchitecture)" class="mw-redirect" title="Kryo (microarchitecture)">Kryo</a>, Samsung M1/M2 ("Mongoose") /M3 ("Meerkat")</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div></td>
<td>
<div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-82" class="reference"><a href="#cite_note-82">&#91;77&#93;</a></sup><sup id="cite_ref-v8arch_1-3" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup><sup id="cite_ref-83" class="reference"><a href="#cite_note-83">&#91;78&#93;</a></sup><sup id="cite_ref-84" class="reference"><a href="#cite_note-84">&#91;79&#93;</a></sup><sup id="cite_ref-85" class="reference"><a href="#cite_note-85">&#91;80&#93;</a></sup><sup id="cite_ref-86" class="reference"><a href="#cite_note-86">&#91;81&#93;</a></sup>
</div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><a href="/wiki/64-bit_computing" title="64-bit computing">64</a></div>
</td>
<td><span class="nowrap"><a href="/wiki/ARM_Cortex-A34" title="ARM Cortex-A34">ARM Cortex-A34</a><sup id="cite_ref-87" class="reference"><a href="#cite_note-87">&#91;82&#93;</a></sup></span>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.1-A</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64/32</div></td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr></td>
<td><a href="/wiki/Cavium_ThunderX2" class="mw-redirect" title="Cavium ThunderX2">Cavium ThunderX2</a></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-88" class="reference"><a href="#cite_note-88">&#91;83&#93;</a></sup></div>
</td></tr>
<tr>
<td rowspan="2"><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.2-A</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64/32</div></td>
<td><span class="nowrap"><a href="/wiki/ARM_Cortex-A55" title="ARM Cortex-A55">ARM Cortex-A55</a>,<sup id="cite_ref-89" class="reference"><a href="#cite_note-89">&#91;84&#93;</a></sup></span> <span class="nowrap"><a href="/wiki/ARM_Cortex-A75" title="ARM Cortex-A75">ARM Cortex-A75</a>,<sup id="cite_ref-90" class="reference"><a href="#cite_note-90">&#91;85&#93;</a></sup></span>  <span class="nowrap"><a href="/wiki/ARM_Cortex-A76" title="ARM Cortex-A76">ARM Cortex-A76</a></span>,<sup id="cite_ref-91" class="reference"><a href="#cite_note-91">&#91;86&#93;</a></sup> <span class="nowrap"><a href="/wiki/ARM_Cortex-A77" title="ARM Cortex-A77">ARM Cortex-A77</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-A78" title="ARM Cortex-A78">ARM Cortex-A78</a></span>, <span class="nowrap"><a href="/wiki/ARM_Cortex-X1" title="ARM Cortex-X1">ARM Cortex-X1</a></span>, <span class="nowrap"><a href="/wiki/ARM_Neoverse_N1" class="mw-redirect" title="ARM Neoverse N1">ARM Neoverse N1</a></span>
</td>
<td><a href="/wiki/Project_Denver" title="Project Denver">Nvidia Carmel</a>, Samsung M4 ("Cheetah"), <a href="/wiki/Fujitsu_A64FX" title="Fujitsu A64FX">Fujitsu A64FX</a> (ARMv8 SVE 512-bit)</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-92" class="reference"><a href="#cite_note-92">&#91;87&#93;</a></sup><sup id="cite_ref-93" class="reference"><a href="#cite_note-93">&#91;88&#93;</a></sup><sup id="cite_ref-94" class="reference"><a href="#cite_note-94">&#91;89&#93;</a></sup>
</div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div></td>
<td><span class="nowrap">ARM Cortex-A65</span>, <span class="nowrap"><a href="/wiki/ARM_Neoverse_E1" class="mw-redirect" title="ARM Neoverse E1">ARM Neoverse E1</a></span> with <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a> (SMT), <span class="nowrap">ARM Cortex-A65AE</span><sup id="cite_ref-95" class="reference"><a href="#cite_note-95">&#91;90&#93;</a></sup> (also having  e.g. ARMv8.4 Dot Product; made for  safety critical tasks such as <a href="/wiki/Advanced_driver-assistance_systems" class="mw-redirect" title="Advanced driver-assistance systems">advanced driver-assistance systems</a> (ADAS))</td>
<td>Apple Monsoon+Mistral (<a href="/wiki/Apple_A11" title="Apple A11">A11</a>) (September 2017)</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div></td>
<td>
</td></tr>
<tr>
<td rowspan="2"><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.3-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64/32</div></td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div></td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr></td>
<td>Apple Vortex+Tempest (<a href="/wiki/Apple_A12" title="Apple A12">A12</a>, <a href="/wiki/Apple_A12X" title="Apple A12X">A12X</a>, <a href="/wiki/Apple_A12Z" class="mw-redirect" title="Apple A12Z">A12Z</a>), Marvell ThunderX3 (v8.3+)<sup id="cite_ref-96" class="reference"><a href="#cite_note-96">&#91;91&#93;</a></sup>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div></td>
<td>
</td></tr>
<tr>
<td rowspan="2"><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.4-A</div></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64/32</div></td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr></td>
<td></td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div></td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div></td>
<td><a href="/wiki/ARM_Neoverse_V1" class="mw-redirect" title="ARM Neoverse V1">ARM Neoverse V1</a></td>
<td>Apple Lightning+Thunder (<a href="/wiki/Apple_A13" title="Apple A13">A13</a>), Apple Firestorm+Icestorm (<a href="/wiki/Apple_A14" title="Apple A14">A14</a>, <a href="/wiki/Apple_M1" title="Apple M1">M1</a>)</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div></td>
<td>
</td></tr>
<tr>
<td rowspan="2"><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.5-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64/32</div></td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div></td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.6-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div></td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>Apple Avalanche+Blizzard (<a href="/wiki/Apple_A15" title="Apple A15">A15</a>, <a href="/wiki/Apple_M2" title="Apple M2">M2</a>), Apple Everest+Sawtooth (<a href="/wiki/Apple_A16" title="Apple A16">A16</a>)<sup id="cite_ref-97" class="reference"><a href="#cite_note-97">&#91;92&#93;</a></sup>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.7-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div></td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-98" class="reference"><a href="#cite_note-98">&#91;93&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.8-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div>
</td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv8.9-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div>
</td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv9.0-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div>
</td>
<td><a href="/wiki/ARM_Cortex-A510" title="ARM Cortex-A510">ARM Cortex-A510</a>, <a href="/wiki/ARM_Cortex-A710" title="ARM Cortex-A710">ARM Cortex-A710</a>, <a href="/wiki/ARM_Cortex-A715" title="ARM Cortex-A715">ARM Cortex-A715</a>, <a href="/wiki/ARM_Cortex-X2" title="ARM Cortex-X2">ARM Cortex-X2</a>, <a href="/wiki/ARM_Cortex-X3" title="ARM Cortex-X3">ARM Cortex-X3</a>, <a href="/wiki/ARM_Neoverse_E2" class="mw-redirect" title="ARM Neoverse E2">ARM Neoverse E2</a>, <a href="/wiki/ARM_Neoverse_N2" class="mw-redirect" title="ARM Neoverse N2">ARM Neoverse N2</a>, <a href="/wiki/ARM_Neoverse_V2" class="mw-redirect" title="ARM Neoverse V2">ARM Neoverse V2</a>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-99" class="reference"><a href="#cite_note-99">&#91;94&#93;</a></sup><sup id="cite_ref-100" class="reference"><a href="#cite_note-100">&#91;95&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv9.1-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div>
</td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv9.2-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div>
</td>
<td><a href="/wiki/ARM_Cortex-A520" title="ARM Cortex-A520">ARM Cortex-A520</a>, <a href="/wiki/ARM_Cortex-A720" title="ARM Cortex-A720">ARM Cortex-A720</a>, <a href="/wiki/ARM_Cortex-X4" title="ARM Cortex-X4">ARM Cortex-X4</a>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv9.3-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div>
</td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-101" class="reference"><a href="#cite_note-101">&#91;96&#93;</a></sup></div>
</td></tr>
<tr>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">ARMv9.4-A</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">64</div>
</td>
<td data-sort-value="" style="background: #DDF; vertical-align: middle; text-align: center;" class="no table-no2"><abbr title="To be announced">TBA</abbr>
</td>
<td>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;">Application</div>
</td>
<td><div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><sup id="cite_ref-102" class="reference"><a href="#cite_note-102">&#91;97&#93;</a></sup></div>
</td></tr></tbody></table>
<style data-mw-deduplicate="TemplateStyles:r1011085734">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-26bitaddr-66"><span class="mw-cite-backlink">^ <a href="#cite_ref-26bitaddr_66-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-26bitaddr_66-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Although most <a href="/wiki/Datapath" title="Datapath">datapaths</a> and <a href="/wiki/CPU_register" class="mw-redirect" title="CPU register">CPU registers</a> in the early ARM processors were 32-bit, <a href="/wiki/26-bit#Early_ARM_processors" class="mw-redirect" title="26-bit">addressable memory was limited to 26 bits</a>; with upper bits, then, used for status flags in the program counter register.</span>
</li>
<li id="cite_note-26bitcomp-68"><span class="mw-cite-backlink">^ <a href="#cite_ref-26bitcomp_68-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-26bitcomp_68-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-26bitcomp_68-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">ARMv3 included a compatibility mode to support the <a href="/wiki/26-bit#Early_ARM_processors" class="mw-redirect" title="26-bit">26-bit addresses</a> of earlier versions of the architecture.  This compatibility mode <i>optional</i> in ARMv4, and removed entirely in ARMv5.</span>
</li>
</ol></div></div>
<p>Arm provides a list of vendors who implement ARM cores in their design (application specific standard products (ASSP), microprocessor and microcontrollers).<sup id="cite_ref-103" class="reference"><a href="#cite_note-103">&#91;98&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Example_applications_of_ARM_cores">Example applications of ARM cores</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=16" title="Edit section: Example applications of ARM cores"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<figure class="mw-default-size mw-halign-right" typeof="mw:File/Thumb"><a href="/wiki/File:Quad-core_Android_%22mini_PC%22,_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg/260px-Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg" decoding="async" width="260" height="195" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg/390px-Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg/520px-Quad-core_Android_%22mini_PC%22%2C_with_a_microSD_card_next_to_it_for_a_size_comparison.jpg 2x" data-file-width="1280" data-file-height="960" /></a><figcaption><a href="/w/index.php?title=Tronsmart&amp;action=edit&amp;redlink=1" class="new" title="Tronsmart (page does not exist)">Tronsmart</a> MK908, a <a href="/wiki/Rockchip" title="Rockchip">Rockchip</a>-based quad-core Android "mini PC", with a microSD card next to it for a size comparison</figcaption></figure>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/List_of_products_using_ARM_processors" title="List of products using ARM processors">List of products using ARM processors</a></div>
<p>ARM cores are used in a number of products, particularly <a href="/wiki/Personal_digital_assistant" title="Personal digital assistant">PDAs</a> and <a href="/wiki/Smartphone" title="Smartphone">smartphones</a>. Some <a href="/wiki/Computing" title="Computing">computing</a> examples are <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>'s <a href="/wiki/Surface_(2012_tablet)" title="Surface (2012 tablet)">first generation Surface</a>, <a href="/wiki/Surface_2" title="Surface 2">Surface 2</a> and <a href="/wiki/Pocket_PC" title="Pocket PC">Pocket PC</a> devices (following <a href="/wiki/Pocket_PC_2002" title="Pocket PC 2002">2002</a>), <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>'s <a href="/wiki/IPad" title="IPad">iPads</a>, and <a href="/wiki/Asus" title="Asus">Asus</a>'s <a href="/wiki/Asus_Eee_Pad_Transformer" class="mw-redirect" title="Asus Eee Pad Transformer">Eee Pad Transformer</a> <a href="/wiki/Tablet_computer" title="Tablet computer">tablet computers</a>, and several <a href="/wiki/Chromebook" title="Chromebook">Chromebook</a> laptops. Others include Apple's <a href="/wiki/IPhone" title="IPhone">iPhone</a> <a href="/wiki/Smartphone" title="Smartphone">smartphones</a> and <a href="/wiki/IPod" title="IPod">iPod</a> <a href="/wiki/Portable_media_player" title="Portable media player">portable media players</a>, <a href="/wiki/Canon_PowerShot" title="Canon PowerShot">Canon PowerShot</a> <a href="/wiki/Digital_camera" title="Digital camera">digital cameras</a>, <a href="/wiki/Nintendo_Switch" title="Nintendo Switch">Nintendo Switch</a> hybrid, the <a href="/wiki/Wii" title="Wii">Wii</a> security processor and <a href="/wiki/Nintendo_3DS" title="Nintendo 3DS">3DS</a> <a href="/wiki/Handheld_game_console" title="Handheld game console">handheld game consoles</a>, and <a href="/wiki/TomTom" title="TomTom">TomTom</a> turn-by-turn <a href="/wiki/GPS_navigation_device" class="mw-redirect" title="GPS navigation device">navigation systems</a>.
</p><p>In 2005, Arm took part in the development of <a href="/wiki/Manchester_University" class="mw-redirect" title="Manchester University">Manchester University</a>'s computer <a href="/wiki/SpiNNaker" title="SpiNNaker">SpiNNaker</a>, which used ARM cores to simulate the <a href="/wiki/Human_brain" title="Human brain">human brain</a>.<sup id="cite_ref-104" class="reference"><a href="#cite_note-104">&#91;99&#93;</a></sup>
</p><p>ARM chips are also used in <a href="/wiki/Raspberry_Pi" title="Raspberry Pi">Raspberry Pi</a>, <a href="/wiki/BeagleBoard" title="BeagleBoard">BeagleBoard</a>, <a href="/wiki/BeagleBone" class="mw-redirect" title="BeagleBone">BeagleBone</a>, <a href="/wiki/PandaBoard" title="PandaBoard">PandaBoard</a>, and other <a href="/wiki/Single-board_computer" title="Single-board computer">single-board computers</a>, because they are very small, inexpensive, and consume very little power.
</p>
<h2><span class="mw-headline" id="32-bit_architecture"><span class="anchor" id="32-bit"></span><span class="anchor" id="ARMv7-A"></span><span class="anchor" id="AArch32"></span>32-bit architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=17" title="Edit section: 32-bit architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Raspberry-Pi-2-Bare-BR.jpg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d4/Raspberry-Pi-2-Bare-BR.jpg/220px-Raspberry-Pi-2-Bare-BR.jpg" decoding="async" width="220" height="175" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d4/Raspberry-Pi-2-Bare-BR.jpg/330px-Raspberry-Pi-2-Bare-BR.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d4/Raspberry-Pi-2-Bare-BR.jpg/440px-Raspberry-Pi-2-Bare-BR.jpg 2x" data-file-width="3400" data-file-height="2700" /></a><figcaption>An ARMv7 was used to power older versions of the popular <a href="/wiki/Raspberry_Pi" title="Raspberry Pi">Raspberry Pi</a> single-board computers like this Raspberry Pi 2 from 2015.</figcaption></figure>
<figure class="mw-default-size mw-halign-right" typeof="mw:File/Thumb"><a href="/wiki/File:Cubox.png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/5/5a/Cubox.png/260px-Cubox.png" decoding="async" width="260" height="173" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/5/5a/Cubox.png/390px-Cubox.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/5/5a/Cubox.png/520px-Cubox.png 2x" data-file-width="4000" data-file-height="2660" /></a><figcaption>An ARMv7 is also used to power the <a href="/wiki/CuBox" title="CuBox">CuBox</a> family of single-board computers.</figcaption></figure>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Comparison_of_Armv7-A_processors" class="mw-redirect" title="Comparison of Armv7-A processors">Comparison of Armv7-A processors</a></div>
<p>The 32-bit ARM architecture (<b>ARM32</b>), such as <b>Armv7-A</b> (implementing AArch32; see <a href="#Armv8-A">section on Armv8-A</a> for more on it), was the most widely used architecture in mobile devices as of 2011<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture_family&amp;action=edit">&#91;update&#93;</a></sup>.<sup id="cite_ref-popular_57-1" class="reference"><a href="#cite_note-popular-57">&#91;54&#93;</a></sup>
</p><p>Since 1995, various versions of the <i>ARM Architecture Reference Manual</i> (see <a href="#External_links">§&#160;External links</a>) have been the primary source of documentation on the ARM processor architecture and instruction set, distinguishing interfaces that all ARM processors are required to support (such as instruction semantics) from implementation details that may vary. The architecture has evolved over time, and version seven of the architecture, ARMv7, defines three architecture "profiles":
</p>
<ul><li>A-profile, the "Application" profile, implemented by 32-bit cores in the <a href="/wiki/ARM_Cortex-A" title="ARM Cortex-A">Cortex-A</a> series and by some non-ARM cores</li>
<li>R-profile, the "Real-time" profile, implemented by cores in the <a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">Cortex-R</a> series</li>
<li>M-profile, the "Microcontroller" profile, implemented by most cores in the <a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">Cortex-M</a> series</li></ul>
<p>Although the architecture profiles were first defined for ARMv7, ARM subsequently defined the ARMv6-M architecture (used by the Cortex <a href="/wiki/ARM_Cortex-M0" class="mw-redirect" title="ARM Cortex-M0">M0</a>/<a href="/wiki/ARM_Cortex-M0%2B" class="mw-redirect" title="ARM Cortex-M0+">M0+</a>/<a href="/wiki/ARM_Cortex-M1" class="mw-redirect" title="ARM Cortex-M1">M1</a>) as a subset of the ARMv7-M profile with fewer instructions.
</p>
<h3><span class="mw-headline" id="CPU_modes">CPU modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=18" title="Edit section: CPU modes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Except in the M-profile, the 32-bit ARM architecture specifies several CPU modes, depending on the implemented architecture features. At any moment in time, the CPU can be in only one mode, but it can switch modes due to external events (interrupts) or programmatically.<sup id="cite_ref-Chdddhea_105-0" class="reference"><a href="#cite_note-Chdddhea-105">&#91;100&#93;</a></sup>
</p>
<ul><li><i>User mode:</i> The only non-privileged mode.</li>
<li><i>FIQ mode:</i> A privileged mode that is entered whenever the processor accepts a <a href="/wiki/Fast_interrupt_request" title="Fast interrupt request">fast interrupt request</a>.</li>
<li><i>IRQ mode:</i> A privileged mode that is entered whenever the processor accepts an interrupt.</li>
<li><i>Supervisor (svc) mode:</i> A privileged mode entered whenever the CPU is reset or when an SVC instruction is executed.</li>
<li><i>Abort mode:</i> A privileged mode that is entered whenever a prefetch abort or data abort exception occurs.</li>
<li><i>Undefined mode:</i> A privileged mode that is entered whenever an undefined instruction exception occurs.</li>
<li><i>System mode (ARMv4 and above):</i> The only privileged mode that is not entered by an exception. It can only be entered by executing an instruction that explicitly writes to the mode bits of the Current Program Status Register (CPSR) from another privileged mode (not from user mode).</li>
<li><i>Monitor mode (ARMv6 and ARMv7 Security Extensions, ARMv8 EL3):</i> A monitor mode is introduced to support TrustZone extension in ARM cores.</li>
<li><i>Hyp mode (ARMv7 Virtualization Extensions, ARMv8 EL2):</i> A hypervisor mode that supports <a href="/wiki/Popek_and_Goldberg_virtualization_requirements" title="Popek and Goldberg virtualization requirements">Popek and Goldberg virtualization requirements</a> for the non-secure operation of the CPU.<sup id="cite_ref-2012-lpc-arm-zyngier_106-0" class="reference"><a href="#cite_note-2012-lpc-arm-zyngier-106">&#91;101&#93;</a></sup><sup id="cite_ref-107" class="reference"><a href="#cite_note-107">&#91;102&#93;</a></sup></li>
<li><i>Thread mode (ARMv6-M, ARMv7-M, ARMv8-M):</i> A mode which can be specified as either privileged or unprivileged. Whether the Main Stack Pointer (MSP) or Process Stack Pointer (PSP) is used can also be specified in CONTROL register with privileged access. This mode is designed for user tasks in RTOS environment but it's typically used in bare-metal for super-loop.</li>
<li><i>Handler mode (ARMv6-M, ARMv7-M, ARMv8-M):</i> A mode dedicated for exception handling (except the RESET which are handled in Thread mode). Handler mode always uses MSP and works in privileged level.</li></ul>
<h3><span class="mw-headline" id="Instruction_set">Instruction set</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=19" title="Edit section: Instruction set"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The original (and subsequent) ARM implementation was hardwired without <a href="/wiki/Microcode" title="Microcode">microcode</a>, like the much simpler <a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a> <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">6502</a> processor used in prior Acorn microcomputers.
</p><p>The 32-bit ARM architecture (and the 64-bit architecture for the most part) includes the following RISC features:
</p>
<ul><li><a href="/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">Load–store architecture</a>.</li>
<li>No support for <a href="/wiki/Data_structure_alignment" title="Data structure alignment">unaligned memory accesses</a> in the original version of the architecture. ARMv6 and later, except some microcontroller versions, support unaligned accesses for half-word and single-word load/store instructions with some limitations, such as no guaranteed <a href="/wiki/Linearizability" title="Linearizability">atomicity</a>.<sup id="cite_ref-108" class="reference"><a href="#cite_note-108">&#91;103&#93;</a></sup><sup id="cite_ref-109" class="reference"><a href="#cite_note-109">&#91;104&#93;</a></sup></li>
<li>Uniform 16 × 32-bit <a href="/wiki/Register_file" title="Register file">register file</a> (including the program counter, stack pointer and the link register).</li>
<li>Fixed instruction width of 32&#160;bits to ease decoding and <a href="/wiki/Instruction_pipelining" title="Instruction pipelining">pipelining</a>, at the cost of decreased <a href="/wiki/Code_density" class="mw-redirect" title="Code density">code density</a>. Later, the <a href="#Thumb">Thumb instruction set</a> added 16-bit instructions and increased code density.</li>
<li>Mostly single clock-cycle execution.</li></ul>
<p>To compensate for the simpler design, compared with processors like the Intel 80286 and <a href="/wiki/Motorola_68020" title="Motorola 68020">Motorola 68020</a>, some additional design features were used:
</p>
<ul><li>Conditional execution of most instructions reduces branch overhead and compensates for the lack of a <a href="/wiki/Branch_predictor" title="Branch predictor">branch predictor</a> in early chips.</li>
<li>Arithmetic instructions alter <a href="/wiki/Condition_Code_Register" class="mw-redirect" title="Condition Code Register">condition codes</a> only when desired.</li>
<li>32-bit <a href="/wiki/Barrel_shifter" title="Barrel shifter">barrel shifter</a> can be used without performance penalty with most arithmetic instructions and address calculations.</li>
<li>Has powerful indexed <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a>.</li>
<li>A <a href="/wiki/Link_register" title="Link register">link register</a> supports fast leaf function calls.</li>
<li>A simple, but fast, 2-priority-level <a href="/wiki/Interrupt" title="Interrupt">interrupt</a> subsystem has switched register banks.</li></ul>
<h4><span class="mw-headline" id="Arithmetic_instructions">Arithmetic instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=20" title="Edit section: Arithmetic instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>ARM includes integer arithmetic operations for add, subtract, and multiply; some versions of the architecture also support divide operations.
</p><p>ARM supports 32-bit × 32-bit multiplies with either a 32-bit result or 64-bit result, though Cortex-M0 / M0+ / M1 cores don't support 64-bit results.<sup id="cite_ref-M0-TRM_110-0" class="reference"><a href="#cite_note-M0-TRM-110">&#91;105&#93;</a></sup> Some ARM cores also support 16-bit × 16-bit and 32-bit × 16-bit multiplies.
</p><p>The divide instructions are only included in the following ARM architectures:
</p>
<ul><li>Armv7-M and Armv7E-M architectures always include divide instructions.<sup id="cite_ref-111" class="reference"><a href="#cite_note-111">&#91;106&#93;</a></sup></li>
<li>Armv7-R architecture always includes divide instructions in the Thumb instruction set, but optionally in its 32-bit instruction set.<sup id="cite_ref-ARMv7-AR-Ref_112-0" class="reference"><a href="#cite_note-ARMv7-AR-Ref-112">&#91;107&#93;</a></sup></li>
<li>Armv7-A architecture optionally includes the divide instructions. The instructions might not be implemented, or implemented only in the Thumb instruction set, or implemented in both the Thumb and ARM instruction sets, or implemented if the Virtualization Extensions are included.<sup id="cite_ref-ARMv7-AR-Ref_112-1" class="reference"><a href="#cite_note-ARMv7-AR-Ref-112">&#91;107&#93;</a></sup></li></ul>
<h4><span class="mw-headline" id="Registers">Registers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=21" title="Edit section: Registers"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable" style="float: right; margin-left: 1.5em; margin-right: 0; margin-top: 0;">
<caption>Registers across CPU modes
</caption>
<tbody><tr>
<th>usr</th>
<th>sys</th>
<th>svc</th>
<th>abt</th>
<th>und</th>
<th><a href="/wiki/Interrupt_request_(PC_architecture)" class="mw-redirect" title="Interrupt request (PC architecture)">irq</a></th>
<th><a href="/wiki/Fast_interrupt_request" title="Fast interrupt request">fiq</a>
</th></tr>
<tr>
<td colspan="7" style="text-align:center;">R0
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R1
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R2
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R3
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R4
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R5
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R6
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R7
</td></tr>
<tr align="center">
<td colspan="6">R8</td>
<td>R8_fiq
</td></tr>
<tr align="center">
<td colspan="6">R9</td>
<td>R9_fiq
</td></tr>
<tr align="center">
<td colspan="6">R10</td>
<td>R10_fiq
</td></tr>
<tr align="center">
<td colspan="6">R11</td>
<td>R11_fiq
</td></tr>
<tr align="center">
<td colspan="6">R12</td>
<td>R12_fiq
</td></tr>
<tr align="center">
<td colspan="2">R13</td>
<td>R13_svc</td>
<td>R13_abt</td>
<td>R13_und</td>
<td>R13_irq</td>
<td>R13_fiq
</td></tr>
<tr align="center">
<td colspan="2">R14</td>
<td>R14_svc</td>
<td>R14_abt</td>
<td>R14_und</td>
<td>R14_irq</td>
<td>R14_fiq
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">R15
</td></tr>
<tr>
<td colspan="7" style="text-align:center;">CPSR
</td></tr>
<tr align="center">
<td colspan="2"></td>
<td>SPSR_svc</td>
<td>SPSR_abt</td>
<td>SPSR_und</td>
<td>SPSR_irq</td>
<td>SPSR_fiq
</td></tr></tbody></table>
<p>Registers R0 through R7 are the same across all CPU modes; they are never banked.
</p><p>Registers R8 through R12 are the same across all CPU modes except FIQ mode.  FIQ mode has its own distinct R8 through R12 registers.
</p><p>R13 and R14 are banked across all privileged CPU modes except system mode. That is, each mode that can be entered because of an exception has its own R13 and R14. These registers generally contain the stack pointer and the return address from function calls, respectively.
</p><p>Aliases:
</p>
<ul><li>R13 is also referred to as SP, the <a href="/wiki/Stack_pointer" class="mw-redirect" title="Stack pointer">stack pointer</a>.</li>
<li>R14 is also referred to as LR, the <a href="/wiki/Link_register" title="Link register">link register</a>.</li>
<li>R15 is also referred to as PC, the <a href="/wiki/Program_counter" title="Program counter">program counter</a>.</li></ul>
<p>The Current Program Status Register (CPSR) has the following 32&#160;bits.<sup id="cite_ref-113" class="reference"><a href="#cite_note-113">&#91;108&#93;</a></sup>
</p>
<ul><li>M (bits 0–4) is the processor mode bits.</li>
<li>T (bit 5) is the Thumb state bit.</li>
<li>F (bit 6) is the FIQ disable bit.</li>
<li>I (bit 7) is the IRQ disable bit.</li>
<li>A (bit 8) is the imprecise data abort disable bit.</li>
<li>E (bit 9) is the data endianness bit.</li>
<li>IT (bits 10–15 and 25–26) is the if-then state bits.</li>
<li>GE (bits 16–19) is the greater-than-or-equal-to bits.</li>
<li>DNM (bits 20–23) is the do not modify bits.</li>
<li>J (bit 24) is the Java state bit.</li>
<li>Q (bit 27) is the sticky overflow bit.</li>
<li>V (bit 28) is the overflow bit.</li>
<li>C (bit 29) is the carry/borrow/extend bit.</li>
<li>Z (bit 30) is the zero bit.</li>
<li>N (bit 31) is the negative/less than bit.</li></ul>
<h4><span class="mw-headline" id="Conditional_execution">Conditional execution</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=22" title="Edit section: Conditional execution"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Almost every ARM instruction has a conditional execution feature called <a href="/wiki/Predication_(computer_architecture)" title="Predication (computer architecture)">predication</a>, which is implemented with a 4-bit condition code selector (the predicate). To allow for unconditional execution, one of the four-bit codes causes the instruction to be always executed. Most other CPU architectures only have condition codes on branch instructions.<sup id="cite_ref-114" class="reference"><a href="#cite_note-114">&#91;109&#93;</a></sup>
</p><p>Though the predicate takes up four of the 32&#160;bits in an instruction code, and thus cuts down significantly on the encoding bits available for displacements in memory access instructions, it avoids branch instructions when generating code for small <a href="/wiki/Conditional_(programming)" class="mw-redirect" title="Conditional (programming)"><code>if</code> statements</a>. Apart from eliminating the branch instructions themselves, this preserves the fetch/decode/execute pipeline at the cost of only one cycle per skipped instruction.
</p><p>An algorithm that provides a good example of conditional execution is the subtraction-based <a href="/wiki/Euclidean_algorithm" title="Euclidean algorithm">Euclidean algorithm</a> for computing the <a href="/wiki/Greatest_common_divisor" title="Greatest common divisor">greatest common divisor</a>.  In the <a href="/wiki/C_(programming_language)" title="C (programming language)">C programming language</a>, the algorithm can be written as:
</p>
<div class="mw-highlight mw-highlight-lang-c mw-content-ltr" dir="ltr"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="nf">gcd</span><span class="p">(</span><span class="kt">int</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="k">while</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w">  </span><span class="c1">// We enter the loop when a &lt; b or a &gt; b, but not when a == b</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w">   </span><span class="c1">// When a &gt; b we do this</span>
<span class="w">      </span><span class="n">a</span><span class="w"> </span><span class="o">-=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span><span class="w">         </span><span class="c1">// When a &lt; b we do that (no &quot;if (a &lt; b)&quot; needed since a&#160;!= b is checked in while condition)</span>
<span class="w">      </span><span class="n">b</span><span class="w"> </span><span class="o">-=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">  </span><span class="k">return</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
<p>The same algorithm can be rewritten in a way closer to target ARM <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instructions</a> as:
</p>
<div class="mw-highlight mw-highlight-lang-c mw-content-ltr" dir="ltr"><pre><span></span><span class="nl">loop</span><span class="p">:</span>
<span class="w">    </span><span class="c1">// Compare a and b</span>
<span class="w">    </span><span class="n">GT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="n">LT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="n">NE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// Perform operations based on flag results</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">GT</span><span class="p">)</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">-=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w">    </span><span class="c1">// Subtract *only* if greater-than</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">LT</span><span class="p">)</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">-=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="w">    </span><span class="c1">// Subtract *only* if less-than</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">NE</span><span class="p">)</span><span class="w"> </span><span class="k">goto</span><span class="w"> </span><span class="n">loop</span><span class="p">;</span><span class="w"> </span><span class="c1">// Loop *only* if compared values were not equal</span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
</pre></div>
<p>and coded in <a href="/wiki/Assembly_language" title="Assembly language">assembly language</a> as:
</p>
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="c1">; assign a to register r0, b to r1</span>
<span class="nl">loop:</span><span class="w">   </span><span class="nf">CMP</span><span class="w">    </span><span class="nb">r0</span><span class="p">,</span><span class="w"> </span><span class="nb">r1</span><span class="w">       </span><span class="c1">; set condition &quot;NE&quot; if (a ≠ b),</span>
<span class="w">                            </span><span class="c1">;               &quot;GT&quot; if (a &gt; b),</span>
<span class="w">                            </span><span class="c1">;            or &quot;LT&quot; if (a &lt; b)</span>
<span class="w">        </span><span class="nf">SUBGT</span><span class="w">  </span><span class="nb">r0</span><span class="p">,</span><span class="w"> </span><span class="nb">r0</span><span class="p">,</span><span class="w"> </span><span class="nb">r1</span><span class="w">   </span><span class="c1">; if &quot;GT&quot; (Greater Than), then a = a − b</span>
<span class="w">        </span><span class="nf">SUBLT</span><span class="w">  </span><span class="nb">r1</span><span class="p">,</span><span class="w"> </span><span class="nb">r1</span><span class="p">,</span><span class="w"> </span><span class="nb">r0</span><span class="w">   </span><span class="c1">; if &quot;LT&quot; (Less    Than), then b = b − a</span>
<span class="w">        </span><span class="nf">BNE</span><span class="w">  </span><span class="nv">loop</span><span class="w">           </span><span class="c1">; if &quot;NE&quot; (Not Equal), then loop</span>
<span class="w">        </span><span class="nf">B</span><span class="w">    </span><span class="nv">lr</span><span class="w">             </span><span class="c1">; return</span>
</pre></div>
<p>which avoids the branches around the <code>then</code> and <code>else</code> clauses. If <code>r0</code> and <code>r1</code> are equal then neither of the <code>SUB</code> instructions will be executed, eliminating the need for a conditional branch to implement the <code>while</code> check at the top of the loop, for example had <code>SUBLE</code> (less than or equal) been used.
</p><p>One of the ways that Thumb code provides a more dense encoding is to remove the four-bit selector from non-branch instructions.
</p>
<h4><span class="mw-headline" id="Other_features">Other features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=23" title="Edit section: Other features"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Another feature of the <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> is the ability to fold shifts and rotates into the <i>data processing</i> (arithmetic, logical, and register-register move) instructions, so that, for example, the statement in <a href="/wiki/C_(programming_language)" title="C (programming language)">C</a> language:
</p>
<div class="mw-highlight mw-highlight-lang-c mw-content-ltr" dir="ltr"><pre><span></span><span class="n">a</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="p">(</span><span class="n">j</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="mi">2</span><span class="p">);</span>
</pre></div>
<p>could be rendered as a one-word, one-cycle instruction:<sup id="cite_ref-115" class="reference"><a href="#cite_note-115">&#91;110&#93;</a></sup>
</p>
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">ADD</span><span class="w">  </span><span class="nv">Ra</span><span class="p">,</span><span class="w"> </span><span class="nv">Ra</span><span class="p">,</span><span class="w"> </span><span class="nv">Rj</span><span class="p">,</span><span class="w"> </span><span class="nv">LSL</span><span class="w"> </span><span class="c1">#2</span>
</pre></div>
<p>This results in the typical ARM program being denser than expected with fewer memory accesses; thus the pipeline is used more efficiently.
</p><p>The ARM processor also has features rarely seen in other RISC architectures, such as <a href="/wiki/Program_counter" title="Program counter">PC</a>-relative addressing (indeed, on the 32-bit<sup id="cite_ref-v8arch_1-4" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup> ARM the <a href="/wiki/Program_counter" title="Program counter">PC</a> is one of its 16&#160;registers) and pre- and post-increment addressing modes.
</p><p>The ARM instruction set has increased over time. Some early ARM processors (before ARM7TDMI), for example, have no instruction to store a two-byte quantity.
</p>
<h4><span class="mw-headline" id="Pipelines_and_other_implementation_issues">Pipelines and other implementation issues</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=24" title="Edit section: Pipelines and other implementation issues"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The ARM7 and earlier implementations have a three-stage <a href="/wiki/Instruction_pipelining" title="Instruction pipelining">pipeline</a>; the stages being fetch, decode, and execute. Higher-performance designs, such as the ARM9, have deeper pipelines: Cortex-A8 has thirteen stages. Additional implementation changes for higher performance include a faster <a href="/wiki/Adder_(electronics)" title="Adder (electronics)">adder</a> and more extensive <a href="/wiki/Branch_prediction" class="mw-redirect" title="Branch prediction">branch prediction</a> logic. The difference between the ARM7DI and ARM7DMI cores, for example, was an improved multiplier; hence the added "M".
</p>
<h4><span class="mw-headline" id="Coprocessors">Coprocessors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=25" title="Edit section: Coprocessors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The ARM architecture (pre-Armv8) provides a non-intrusive way of extending the instruction set using "coprocessors" that can be addressed using MCR, MRC, MRRC, MCRR, and similar instructions. The coprocessor space is divided logically into 16&#160;coprocessors with numbers from 0 to 15, coprocessor&#160;15 (cp15) being reserved for some typical control functions like managing the caches and <a href="/wiki/Memory_management_unit" title="Memory management unit">MMU</a> operation on processors that have one.
</p><p>In ARM-based machines, peripheral devices are usually attached to the processor by mapping their physical registers into ARM memory space, into the coprocessor space, or by connecting to another device (a bus) that in turn attaches to the processor. Coprocessor accesses have lower latency, so some peripherals—for example, an XScale interrupt controller—are accessible in both ways: through memory and through coprocessors.
</p><p>In other cases, chip designers only integrate hardware using the coprocessor mechanism. For example, an image processing engine might be a small ARM7TDMI core combined with a coprocessor that has specialised operations to support a specific set of HDTV transcoding primitives.
</p>
<h3><span class="mw-headline" id="Debugging"><span class="anchor" id="CoreSight"></span>Debugging</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=26" title="Edit section: Debugging"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<style data-mw-deduplicate="TemplateStyles:r1097763485">.mw-parser-output .ambox{border:1px solid #a2a9b1;border-left:10px solid #36c;background-color:#fbfbfb;box-sizing:border-box}.mw-parser-output .ambox+link+.ambox,.mw-parser-output .ambox+link+style+.ambox,.mw-parser-output .ambox+link+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+style+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+link+.ambox{margin-top:-1px}html body.mediawiki .mw-parser-output .ambox.mbox-small-left{margin:4px 1em 4px 0;overflow:hidden;width:238px;border-collapse:collapse;font-size:88%;line-height:1.25em}.mw-parser-output .ambox-speedy{border-left:10px solid #b32424;background-color:#fee7e6}.mw-parser-output .ambox-delete{border-left:10px solid #b32424}.mw-parser-output .ambox-content{border-left:10px solid #f28500}.mw-parser-output .ambox-style{border-left:10px solid #fc3}.mw-parser-output .ambox-move{border-left:10px solid #9932cc}.mw-parser-output .ambox-protection{border-left:10px solid #a2a9b1}.mw-parser-output .ambox .mbox-text{border:none;padding:0.25em 0.5em;width:100%}.mw-parser-output .ambox .mbox-image{border:none;padding:2px 0 2px 0.5em;text-align:center}.mw-parser-output .ambox .mbox-imageright{border:none;padding:2px 0.5em 2px 0;text-align:center}.mw-parser-output .ambox .mbox-empty-cell{border:none;padding:0;width:1px}.mw-parser-output .ambox .mbox-image-div{width:52px}html.client-js body.skin-minerva .mw-parser-output .mbox-text-span{margin-left:23px!important}@media(min-width:720px){.mw-parser-output .ambox{margin:0 10%}}</style><table class="box-More_citations_needed_section plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><a href="/wiki/File:Question_book-new.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></span></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a href="/wiki/Special:EditPage/ARM_architecture_family" title="Special:EditPage/ARM architecture family">improve this article</a> by <a href="/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>&#32;in this section. Unsourced material may be challenged and removed.</span>  <span class="date-container"><i>(<span class="date">March 2011</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a></small>)</i></span></div></td></tr></tbody></table>
<p>All modern ARM processors include hardware debugging facilities, allowing software debuggers to perform operations such as halting, stepping, and breakpointing of code starting from reset. These facilities are built using <a href="/wiki/JTAG" title="JTAG">JTAG</a> support, though some newer cores optionally support ARM's own two-wire "SWD" protocol. In ARM7TDMI cores, the "D" represented JTAG debug support, and the "I" represented presence of an "EmbeddedICE" debug module. For ARM7 and ARM9 core generations, EmbeddedICE over JTAG was a de facto debug standard, though not architecturally guaranteed.
</p><p>The ARMv7 architecture defines basic debug facilities at an architectural level. These include breakpoints, watchpoints and instruction execution in a "Debug Mode"; similar facilities were also available with EmbeddedICE. Both "halt mode" and "monitor" mode debugging are supported. The actual transport mechanism used to access the debug facilities is not architecturally specified, but implementations generally include JTAG support.
</p><p>There is a separate ARM "CoreSight" debug architecture, which is not architecturally required by ARMv7 processors.
</p>
<h4><span class="mw-headline" id="Debug_Access_Port">Debug Access Port</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=27" title="Edit section: Debug Access Port"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Debug Access Port (DAP) is an implementation of an ARM Debug Interface.<sup id="cite_ref-116" class="reference"><a href="#cite_note-116">&#91;111&#93;</a></sup>
There are two different supported implementations, the Serial Wire <a href="/wiki/JTAG" title="JTAG">JTAG</a> Debug Port (SWJ-DP) and the Serial Wire Debug Port (SW-DP).<sup id="cite_ref-117" class="reference"><a href="#cite_note-117">&#91;112&#93;</a></sup>
CMSIS-DAP is a standard interface that describes how various debugging software on a host PC can communicate over USB to firmware running on a hardware debugger, which in turn talks over SWD or JTAG to a CoreSight-enabled ARM Cortex CPU.<sup id="cite_ref-118" class="reference"><a href="#cite_note-118">&#91;113&#93;</a></sup><sup id="cite_ref-119" class="reference"><a href="#cite_note-119">&#91;114&#93;</a></sup><sup id="cite_ref-120" class="reference"><a href="#cite_note-120">&#91;115&#93;</a></sup><sup id="cite_ref-121" class="reference"><a href="#cite_note-121">&#91;116&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="DSP_enhancement_instructions">DSP enhancement instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=28" title="Edit section: DSP enhancement instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To improve the ARM architecture for <a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a> and multimedia applications, DSP instructions were added to the set.<sup id="cite_ref-122" class="reference"><a href="#cite_note-122">&#91;117&#93;</a></sup> These are signified by an "E" in the name of the ARMv5TE and ARMv5TEJ architectures. E-variants also imply T, D, M, and I.
</p><p>The new instructions are common in <a href="/wiki/Digital_signal_processor" title="Digital signal processor">digital signal processor</a> (DSP) architectures. They include variations on signed <a href="/wiki/Multiply%E2%80%93accumulate_operation" title="Multiply–accumulate operation">multiply–accumulate</a>, <a href="/wiki/Saturation_arithmetic" title="Saturation arithmetic">saturated add and subtract</a>, and <a href="/wiki/Count_leading_zeros" class="mw-redirect" title="Count leading zeros">count leading zeros</a>.
</p>
<h3><span class="mw-headline" id="SIMD_extensions_for_multimedia">SIMD extensions for multimedia</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=29" title="Edit section: SIMD extensions for multimedia"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Introduced in the ARMv6 architecture, this was a precursor to Advanced SIMD, also named <a href="#Advanced_SIMD_(Neon)">Neon</a>.<sup id="cite_ref-123" class="reference"><a href="#cite_note-123">&#91;118&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Jazelle">Jazelle</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=30" title="Edit section: Jazelle"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Jazelle" title="Jazelle">Jazelle</a></div>
<p>Jazelle DBX (Direct Bytecode eXecution) is a technique that allows <a href="/wiki/Java_bytecode" title="Java bytecode">Java bytecode</a> to be executed directly in the ARM architecture as a third execution state (and instruction set) alongside the existing ARM and Thumb-mode. Support for this state is signified by the "J" in the ARMv5TEJ architecture, and in ARM9EJ-S and ARM7EJ-S core names. Support for this state is required starting in ARMv6 (except for the ARMv7-M profile), though newer cores only include a trivial implementation that provides no hardware acceleration.
</p>
<h3><span class="mw-headline" id="Thumb"><span class="anchor" id="THUMB"></span>Thumb</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=31" title="Edit section: Thumb"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To improve compiled code density, processors since the ARM7TDMI (released in 1994<sup id="cite_ref-124" class="reference"><a href="#cite_note-124">&#91;119&#93;</a></sup>) have featured the <i>Thumb</i> instruction set, which have their own state. (The "T" in "TDMI" indicates the Thumb feature.) When in this state, the processor executes the Thumb instruction set, a compact 16-bit encoding for a subset of the ARM instruction set.<sup id="cite_ref-125" class="reference"><a href="#cite_note-125">&#91;120&#93;</a></sup> Most of the Thumb instructions are directly mapped to normal ARM instructions. The space saving comes from making some of the instruction operands implicit and limiting the number of possibilities compared to the ARM instructions executed in the ARM instruction set state.
</p><p>In Thumb, the 16-bit opcodes have less functionality. For example, only branches can be conditional, and many opcodes are restricted to accessing only half of all of the CPU's general-purpose registers. The shorter opcodes give improved code density overall, even though some operations require extra instructions. In situations where the memory port or bus width is constrained to less than 32&#160;bits, the shorter Thumb opcodes allow increased performance compared with 32-bit ARM code, as less program code may need to be loaded into the processor over the constrained memory bandwidth.
</p><p>Unlike processor architectures with variable length (16- or 32-bit) instructions, such as the Cray-1 and <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a> <a href="/wiki/SuperH" title="SuperH">SuperH</a>, the ARM and Thumb instruction sets exist independently of each other. Embedded hardware, such as the <a href="/wiki/Game_Boy_Advance" title="Game Boy Advance">Game Boy Advance</a>, typically have a small amount of RAM accessible with a full 32-bit datapath; the majority is accessed via a 16-bit or narrower secondary datapath. In this situation, it usually makes sense to compile Thumb code and hand-optimise a few of the most CPU-intensive sections using full 32-bit ARM instructions, placing these wider instructions into the 32-bit bus accessible memory.
</p><p>The first processor with a Thumb <a href="/wiki/Instruction_decoder" class="mw-redirect" title="Instruction decoder">instruction decoder</a> was the ARM7TDMI. All ARM9 and later families, including XScale, have included a Thumb instruction decoder. It includes instructions adopted from the Hitachi <a href="/wiki/SuperH" title="SuperH">SuperH</a> (1992), which was licensed by ARM.<sup id="cite_ref-lwn_126-0" class="reference"><a href="#cite_note-lwn-126">&#91;121&#93;</a></sup> ARM's smallest processor families (Cortex M0 and M1) implement only the 16-bit Thumb instruction set for maximum performance in lowest cost applications.
</p>
<h3><span class="mw-headline" id="Thumb-2">Thumb-2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=32" title="Edit section: Thumb-2"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>Thumb-2</i> technology was introduced in the <i>ARM1156&#160;core</i>, announced in 2003. Thumb-2 extends the limited 16-bit instruction set of Thumb with additional 32-bit instructions to give the instruction set more breadth, thus producing a variable-length instruction set. A stated aim for Thumb-2 was to achieve code density similar to Thumb with performance similar to the ARM instruction set on 32-bit memory.
</p><p>Thumb-2 extends the Thumb instruction set with bit-field manipulation, table branches and conditional execution. At the same time, the ARM instruction set was extended to maintain equivalent functionality in both instruction sets. A new "Unified Assembly Language" (UAL) supports generation of either Thumb or ARM instructions from the same source code; versions of Thumb seen on ARMv7 processors are essentially as capable as ARM code (including the ability to write interrupt handlers). This requires a bit of care, and use of a new "IT" (if-then) instruction, which permits up to four successive instructions to execute based on a tested condition, or on its inverse. When compiling into ARM code, this is ignored, but when compiling into Thumb it generates an actual instruction. For example:
</p>
<div class="mw-highlight mw-highlight-lang-nasm mw-content-ltr" dir="ltr"><pre><span></span><span class="c1">; if (r0 == r1)</span>
<span class="nf">CMP</span><span class="w"> </span><span class="nb">r0</span><span class="p">,</span><span class="w"> </span><span class="nb">r1</span>
<span class="nf">ITE</span><span class="w"> </span><span class="nv">EQ</span><span class="w">        </span><span class="c1">; ARM: no code ... Thumb: IT instruction</span>
<span class="c1">; then r0 = r2;</span>
<span class="nf">MOVEQ</span><span class="w"> </span><span class="nb">r0</span><span class="p">,</span><span class="w"> </span><span class="nb">r2</span><span class="w">  </span><span class="c1">; ARM: conditional; Thumb: condition via ITE &#39;T&#39; (then)</span>
<span class="c1">; else r0 = r3;</span>
<span class="nf">MOVNE</span><span class="w"> </span><span class="nb">r0</span><span class="p">,</span><span class="w"> </span><span class="nb">r3</span><span class="w">  </span><span class="c1">; ARM: conditional; Thumb: condition via ITE &#39;E&#39; (else)</span>
<span class="c1">; recall that the Thumb MOV instruction has no bits to encode &quot;EQ&quot; or &quot;NE&quot;.</span>
</pre></div>
<p>All ARMv7 chips support the Thumb instruction set. All chips in the Cortex-A series, Cortex-R series, and ARM11 series support both "ARM instruction set state" and "Thumb instruction set state", while chips in the <a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">Cortex-M</a> series support only the Thumb instruction set.<sup id="cite_ref-127" class="reference"><a href="#cite_note-127">&#91;122&#93;</a></sup><sup id="cite_ref-128" class="reference"><a href="#cite_note-128">&#91;123&#93;</a></sup><sup id="cite_ref-129" class="reference"><a href="#cite_note-129">&#91;124&#93;</a></sup>
</p>
<h3><span id="Thumb_Execution_Environment_.28ThumbEE.29"></span><span class="mw-headline" id="Thumb_Execution_Environment_(ThumbEE)"><span class="anchor" id="ThumbEE"></span>Thumb Execution Environment (ThumbEE)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=33" title="Edit section: Thumb Execution Environment (ThumbEE)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>ThumbEE</i> (erroneously called <i>Thumb-2EE</i> in some ARM documentation), which was marketed as Jazelle RCT<sup id="cite_ref-130" class="reference"><a href="#cite_note-130">&#91;125&#93;</a></sup> (Runtime Compilation Target), was announced in 2005 and deprecated in 2011. It first appeared in the <i>Cortex-A8</i> processor. ThumbEE is a fourth instruction set state, making small changes to the Thumb-2 extended instruction set. These changes make the instruction set particularly suited to code generated at runtime (e.g. by <a href="/wiki/Just-in-time_compilation" title="Just-in-time compilation">JIT compilation</a>) in managed <i>Execution Environments</i>. ThumbEE is a target for languages such as <a href="/wiki/Java_(programming_language)" title="Java (programming language)">Java</a>, <a href="/wiki/C_Sharp_(programming_language)" title="C Sharp (programming language)">C#</a>, <a href="/wiki/Perl" title="Perl">Perl</a>, and <a href="/wiki/Python_(programming_language)" title="Python (programming language)">Python</a>, and allows <a href="/wiki/Just-in-time_compilation" title="Just-in-time compilation">JIT compilers</a> to output smaller compiled code without reducing performance.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (June 2020)">citation needed</span></a></i>&#93;</sup>
</p><p>New features provided by ThumbEE include automatic null pointer checks on every load and store instruction, an instruction to perform an array bounds check, and special instructions that call a handler. In addition, because it utilises Thumb-2 technology, ThumbEE provides access to registers r8–r15 (where the Jazelle/DBX Java VM state is held).<sup id="cite_ref-131" class="reference"><a href="#cite_note-131">&#91;126&#93;</a></sup> Handlers are small sections of frequently called code, commonly used to implement high level languages, such as allocating memory for a new object. These changes come from repurposing a handful of opcodes, and knowing the core is in the new ThumbEE state.
</p><p>On 23 November 2011, Arm deprecated any use of the ThumbEE instruction set,<sup id="cite_ref-132" class="reference"><a href="#cite_note-132">&#91;127&#93;</a></sup> and Armv8 removes support for ThumbEE.
</p>
<h3><span id="Floating-point_.28VFP.29"></span><span class="mw-headline" id="Floating-point_(VFP)"><span class="anchor" id="VFP"></span>Floating-point (VFP)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=34" title="Edit section: Floating-point (VFP)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><i>VFP</i> (Vector Floating Point) technology is a <a href="/wiki/Floating-point_unit" title="Floating-point unit">floating-point unit</a> (FPU) coprocessor extension to the ARM architecture<sup id="cite_ref-133" class="reference"><a href="#cite_note-133">&#91;128&#93;</a></sup> (implemented differently in Armv8 – coprocessors not defined there). It provides low-cost <a href="/wiki/Single-precision_floating-point_format" title="Single-precision floating-point format">single-precision</a> and <a href="/wiki/Double-precision_floating-point_format" title="Double-precision floating-point format">double-precision floating-point</a> computation fully compliant with the <i><a href="/wiki/IEEE_754" title="IEEE 754">ANSI/IEEE Std 754-1985 Standard for Binary Floating-Point Arithmetic</a></i>. VFP provides floating-point computation suitable for a wide spectrum of applications such as PDAs, smartphones, voice compression and decompression, three-dimensional graphics and digital audio, printers, set-top boxes, and automotive applications. The VFP architecture was intended to support execution of short "vector mode" instructions but these operated on each vector element sequentially and thus did not offer the performance of true <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">single instruction, multiple data</a> (SIMD) vector parallelism. This vector mode was therefore removed shortly after its introduction,<sup id="cite_ref-134" class="reference"><a href="#cite_note-134">&#91;129&#93;</a></sup> to be replaced with the much more powerful Advanced SIMD, also named <a href="#Advanced_SIMD_(Neon)">Neon</a>.
</p><p>Some devices such as the ARM Cortex-A8 have a cut-down <i>VFPLite</i> module instead of a full VFP module, and require roughly ten times more clock cycles per float operation.<sup id="cite_ref-cortex_a9_135-0" class="reference"><a href="#cite_note-cortex_a9-135">&#91;130&#93;</a></sup> Pre-Armv8 architecture implemented floating-point/SIMD with the coprocessor interface. Other floating-point and/or SIMD units found in ARM-based processors using the coprocessor interface include <a href="/w/index.php?title=Floating_Point_Accelerator&amp;action=edit&amp;redlink=1" class="new" title="Floating Point Accelerator (page does not exist)">FPA</a>, FPE, <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">iwMMXt</a>, some of which were implemented in software by trapping but could have been implemented in hardware. They provide some of the same functionality as VFP but are not <a href="/wiki/Opcode" title="Opcode">opcode</a>-compatible with it. FPA10 also provides <a href="/wiki/Extended_precision" title="Extended precision">extended precision</a>, but implements correct rounding (required by IEEE&#160;754) only in single precision.<sup id="cite_ref-136" class="reference"><a href="#cite_note-136">&#91;131&#93;</a></sup>
</p>
<dl><dt>VFPv1</dt>
<dd>Obsolete</dd>
<dt>VFPv2</dt>
<dd>An optional extension to the ARM instruction set in the ARMv5TE, ARMv5TEJ and ARMv6 architectures. VFPv2 has 16 64-bit FPU registers.</dd>
<dt>VFPv3 or VFPv3-D32</dt>
<dd>Implemented on most Cortex-A8 and A9 ARMv7 processors.  It is backward-compatible with VFPv2, except that it cannot trap floating-point exceptions. VFPv3 has 32 64-bit FPU registers as standard, adds VCVT instructions to convert between scalar, float and double, adds immediate mode to VMOV such that constants can be loaded into FPU registers.</dd>
<dt>VFPv3-D16</dt>
<dd>As above, but with only 16 64-bit FPU registers. Implemented on Cortex-R4 and R5 processors and the <a href="/wiki/Tegra" title="Tegra">Tegra 2</a> (Cortex-A9).</dd>
<dt>VFPv3-F16</dt>
<dd>Uncommon; it supports <a href="/wiki/Half-precision_floating-point_format" title="Half-precision floating-point format">IEEE754-2008 half-precision (16-bit) floating point</a> as a storage format.</dd>
<dt>VFPv4 or VFPv4-D32</dt>
<dd>Implemented on Cortex-A12 and A15 ARMv7 processors, Cortex-A7 optionally has VFPv4-D32 in the case of an FPU with Neon.<sup id="cite_ref-VFPv4.A7_137-0" class="reference"><a href="#cite_note-VFPv4.A7-137">&#91;132&#93;</a></sup> VFPv4 has 32 64-bit FPU registers as standard, adds both half-precision support as a storage format and <a href="/wiki/Fused_multiply%E2%80%93add" class="mw-redirect" title="Fused multiply–add">fused multiply-accumulate</a> instructions to the features of VFPv3.</dd>
<dt>VFPv4-D16</dt>
<dd>As above, but it has only 16 64-bit FPU registers. Implemented on Cortex-A5 and A7 processors in the case of an FPU without Neon.<sup id="cite_ref-VFPv4.A7_137-1" class="reference"><a href="#cite_note-VFPv4.A7-137">&#91;132&#93;</a></sup></dd>
<dt>VFPv5-D16-M</dt>
<dd>Implemented on Cortex-M7 when single and double-precision floating-point core option exists.</dd></dl>
<p>In <a href="/wiki/Debian" title="Debian">Debian</a> <a href="/wiki/Linux" title="Linux">Linux</a> and derivatives such as <a href="/wiki/Ubuntu" title="Ubuntu">Ubuntu</a> and <a href="/wiki/Linux_Mint" title="Linux Mint">Linux Mint</a>, <b>armhf</b> (<b>ARM hard float</b>) refers to the ARMv7 architecture including the additional VFP3-D16 floating-point hardware extension (and Thumb-2) above. Software packages and cross-compiler tools use the armhf vs. arm/armel suffixes to differentiate.<sup id="cite_ref-138" class="reference"><a href="#cite_note-138">&#91;133&#93;</a></sup>
</p>
<h3><span id="Advanced_SIMD_.28Neon.29"></span><span class="mw-headline" id="Advanced_SIMD_(Neon)"><span class="anchor" id="NEON"></span><span class="anchor" id="Advanced_SIMD_(NEON)"></span>Advanced SIMD (Neon)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=35" title="Edit section: Advanced SIMD (Neon)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <i>Advanced SIMD</i> extension (also known as <i>Neon</i> or "MPE" Media Processing Engine) is a combined 64- and <a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a> SIMD instruction set that provides standardised acceleration for media and signal processing applications. Neon is included in all Cortex-A8 devices, but is optional in Cortex-A9 devices.<sup id="cite_ref-139" class="reference"><a href="#cite_note-139">&#91;134&#93;</a></sup> Neon can execute MP3 audio decoding on CPUs running at 10&#160;MHz, and can run the <a href="/wiki/GSM" title="GSM">GSM</a> <a href="/wiki/Adaptive_Multi-Rate_audio_codec" title="Adaptive Multi-Rate audio codec">adaptive multi-rate</a> (AMR) speech codec at 13&#160;MHz. It features a comprehensive instruction set, separate register files, and independent execution hardware.<sup id="cite_ref-140" class="reference"><a href="#cite_note-140">&#91;135&#93;</a></sup> Neon supports 8-, 16-, 32-, and 64-bit integer and single-precision (32-bit) floating-point data and SIMD operations for handling audio and video processing as well as graphics and gaming processing. In Neon, the SIMD supports up to 16&#160;operations at the same time. The Neon hardware shares the same floating-point registers as used in VFP. Devices such as the ARM Cortex-A8 and Cortex-A9 support 128-bit vectors, but will execute with 64&#160;bits at a time,<sup id="cite_ref-cortex_a9_135-1" class="reference"><a href="#cite_note-cortex_a9-135">&#91;130&#93;</a></sup> whereas newer Cortex-A15 devices can execute 128&#160;bits at a time.<sup id="cite_ref-141" class="reference"><a href="#cite_note-141">&#91;136&#93;</a></sup><sup id="cite_ref-142" class="reference"><a href="#cite_note-142">&#91;137&#93;</a></sup>
</p><p>A quirk of Neon in Armv7 devices is that it flushes all <a href="/wiki/Subnormal_number" title="Subnormal number">subnormal numbers</a> to zero, and as a result the <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GCC</a> compiler will not use it unless <code class="mw-highlight mw-highlight-lang-text mw-content-ltr" id="" style="" dir="ltr">-funsafe-math-optimizations</code>, which allows losing denormals, is turned on. "Enhanced" Neon defined since Armv8 does not have this quirk, but as of <span class="nowrap">GCC 8.2</span> the same flag is still required to enable Neon instructions.<sup id="cite_ref-143" class="reference"><a href="#cite_note-143">&#91;138&#93;</a></sup> On the other hand, GCC does consider Neon safe on AArch64 for Armv8.
</p><p>ProjectNe10 is ARM's first open-source project (from its inception; while they acquired an older project, now named <a href="/wiki/Mbed_TLS" title="Mbed TLS">Mbed TLS</a>). The Ne10 library is a set of common, useful functions written in both Neon and C (for compatibility). The library was created to allow developers to use Neon optimisations without learning Neon, but it also serves as a set of highly optimised Neon intrinsic and assembly code examples for common DSP, arithmetic, and image processing routines. The source code is available on GitHub.<sup id="cite_ref-144" class="reference"><a href="#cite_note-144">&#91;139&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="ARM_Helium_technology"><span class="anchor" id="ARM_Helium_technology"></span>ARM Helium technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=36" title="Edit section: ARM Helium technology"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Helium is the M-Profile Vector Extension (MVE). It adds more than 150 scalar and vector instructions.<sup id="cite_ref-145" class="reference"><a href="#cite_note-145">&#91;140&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Security_extensions">Security extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=37" title="Edit section: Security extensions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span id="TrustZone_.28for_Cortex-A_profile.29"></span><span class="mw-headline" id="TrustZone_(for_Cortex-A_profile)"><span class="anchor" id="TrustZone"></span>TrustZone (for Cortex-A profile)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=38" title="Edit section: TrustZone (for Cortex-A profile)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Security Extensions, marketed as TrustZone Technology, is in ARMv6KZ and later application profile architectures. It provides a low-cost alternative to adding another dedicated security core to an SoC, by providing two virtual processors backed by hardware based access control. This lets the application core switch between two states, referred to as <i>worlds</i> (to reduce confusion with other names for capability domains), to prevent information leaking from the more trusted world to the less trusted world. This world switch is generally orthogonal to all other capabilities of the processor, thus each world can operate independently of the other while using the same core. Memory and peripherals are then made aware of the operating world of the core and may use this to provide access control to secrets and code on the device.<sup id="cite_ref-146" class="reference"><a href="#cite_note-146">&#91;141&#93;</a></sup>
</p><p>Typically, a rich operating system is run in the less trusted world, with smaller security-specialised code in the more trusted world, aiming to reduce the <a href="/wiki/Attack_surface" title="Attack surface">attack surface</a>.  Typical applications include <a href="/wiki/Digital_rights_management" title="Digital rights management">DRM</a> functionality for controlling the use of media on ARM-based devices,<sup id="cite_ref-147" class="reference"><a href="#cite_note-147">&#91;142&#93;</a></sup> and preventing any unapproved use of the device.
</p><p>In practice, since the specific implementation details of proprietary TrustZone implementations have not been publicly disclosed for review, it is unclear what level of assurance is provided for a given <a href="/wiki/Threat_model" title="Threat model">threat model</a>, but they are not immune from attack.<sup id="cite_ref-148" class="reference"><a href="#cite_note-148">&#91;143&#93;</a></sup><sup id="cite_ref-149" class="reference"><a href="#cite_note-149">&#91;144&#93;</a></sup>
</p><p>Open Virtualization<sup id="cite_ref-150" class="reference"><a href="#cite_note-150">&#91;145&#93;</a></sup> is an open source implementation of the trusted world architecture for TrustZone.
</p><p><a href="/wiki/AMD" title="AMD">AMD</a> has licensed and incorporated TrustZone technology into its <a href="/wiki/AMD_Platform_Security_Processor" title="AMD Platform Security Processor">Secure Processor Technology</a>.<sup id="cite_ref-151" class="reference"><a href="#cite_note-151">&#91;146&#93;</a></sup> Enabled in some but not all products, AMD's <a href="/wiki/AMD_Accelerated_Processing_Unit" class="mw-redirect" title="AMD Accelerated Processing Unit">APUs</a> include a Cortex-A5 processor for handling secure processing.<sup id="cite_ref-152" class="reference"><a href="#cite_note-152">&#91;147&#93;</a></sup><sup id="cite_ref-beema_153-0" class="reference"><a href="#cite_note-beema-153">&#91;148&#93;</a></sup><sup id="cite_ref-154" class="reference"><a href="#cite_note-154">&#91;149&#93;</a></sup> In fact, the Cortex-A5 TrustZone core had been included in earlier AMD products, but was not enabled due to time constraints.<sup id="cite_ref-beema_153-1" class="reference"><a href="#cite_note-beema-153">&#91;148&#93;</a></sup>
</p><p><a href="/wiki/Samsung_Knox" title="Samsung Knox">Samsung Knox</a> uses TrustZone for purposes such as detecting modifications to the kernel, storing certificates and attestating keys.<sup id="cite_ref-155" class="reference"><a href="#cite_note-155">&#91;150&#93;</a></sup>
</p>
<h4><span id="TrustZone_for_Armv8-M_.28for_Cortex-M_profile.29"></span><span class="mw-headline" id="TrustZone_for_Armv8-M_(for_Cortex-M_profile)"><span class="anchor" id="TrustZone_for_ARMv8-M"></span>TrustZone for Armv8-M (for Cortex-M profile)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=39" title="Edit section: TrustZone for Armv8-M (for Cortex-M profile)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Security Extension, marketed as TrustZone for Armv8-M Technology, was introduced in the Armv8-M architecture. While containing similar concepts to TrustZone for Armv8-A, it has a different architectural design, as world switching is performed using branch instructions instead of using exceptions. It also supports safe interleaved interrupt handling from either world regardless of the current security state. Together these features provide low latency calls to the secure world and responsive interrupt handling. ARM provides a reference stack of secure world code in the form of Trusted Firmware for M and <a href="/wiki/PSA_Certified" title="PSA Certified">PSA Certified</a>.
</p>
<h3><span class="mw-headline" id="No-execute_page_protection">No-execute page protection</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=40" title="Edit section: No-execute page protection"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>As of ARMv6, the ARM architecture supports <a href="/wiki/NX_bit" title="NX bit">no-execute page protection</a>, which is referred to as <i>XN</i>, for <i>eXecute Never</i>.<sup id="cite_ref-156" class="reference"><a href="#cite_note-156">&#91;151&#93;</a></sup>
</p>
<h3><span id="Large_Physical_Address_Extension_.28LPAE.29"></span><span class="mw-headline" id="Large_Physical_Address_Extension_(LPAE)"><span class="anchor" id="LPAE"></span>Large Physical Address Extension (LPAE)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=41" title="Edit section: Large Physical Address Extension (LPAE)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Large Physical Address Extension (LPAE), which extends the physical address size from 32 bits to 40 bits, was added to the Armv7-A architecture in 2011.<sup id="cite_ref-157" class="reference"><a href="#cite_note-157">&#91;152&#93;</a></sup>
</p><p>The physical address size may be even larger in processors based on the 64-bit (Armv8-A) architecture. For example, it is 44 bits in Cortex-A75 and Cortex-A65AE.<sup id="cite_ref-158" class="reference"><a href="#cite_note-158">&#91;153&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Armv8-R_and_Armv8-M"><span class="anchor" id="ARM8-R"></span>Armv8-R and Armv8-M</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=42" title="Edit section: Armv8-R and Armv8-M"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <b>Armv8-R</b> and <b>Armv8-M</b> architectures, announced after the Armv8-A architecture, share some features with Armv8-A. However, Armv8-M does not include any 64-bit AArch64 instructions, and Armv8-R originally did not include any AArch64 instructions; those instructions were added to Armv8-R later.
</p>
<h4><span class="mw-headline" id="Armv8.1-M"><span class="anchor" id="ARMv8.1-M"></span>Armv8.1-M</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=43" title="Edit section: Armv8.1-M"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Armv8.1-M architecture, announced in February 2019, is an enhancement of the Armv8-M architecture. It brings new features including:
</p>
<ul><li>A new vector instruction set extension. The M-Profile Vector Extension (MVE), or Helium, is for signal processing and machine learning applications.</li>
<li>Additional instruction set enhancements for loops and branches (Low Overhead Branch Extension).</li>
<li>Instructions for <a href="/wiki/Half-precision_floating-point_format" title="Half-precision floating-point format">half-precision floating-point</a> support.</li>
<li>Instruction set enhancement for TrustZone management for Floating Point Unit (FPU).</li>
<li>New memory attribute in the Memory Protection Unit (MPU).</li>
<li>Enhancements in debug including Performance Monitoring Unit (PMU), Unprivileged Debug Extension, and additional debug support focus on signal processing application developments.</li>
<li>Reliability, Availability and Serviceability (RAS) extension.</li></ul>
<h2><span id="64.2F32-bit_architecture"></span><span class="mw-headline" id="64/32-bit_architecture"><span class="anchor" id="64-bit"></span><span class="anchor" id="AArch64"></span>64/32-bit architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=44" title="Edit section: 64/32-bit architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/AArch64" title="AArch64">AArch64</a></div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:ARMCortexA57A53.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2b/ARMCortexA57A53.jpg/220px-ARMCortexA57A53.jpg" decoding="async" width="220" height="146" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2b/ARMCortexA57A53.jpg/330px-ARMCortexA57A53.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2b/ARMCortexA57A53.jpg/440px-ARMCortexA57A53.jpg 2x" data-file-width="4928" data-file-height="3264" /></a><figcaption>Armv8-A Platform with Cortex A57/A53 MPCore big.LITTLE CPU chip</figcaption></figure>
<h3><span class="mw-headline" id="Armv8">Armv8</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=45" title="Edit section: Armv8"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Armv8-A"><span class="anchor" id="ARM8-A"></span><span class="anchor" id="Armv8-A"></span>Armv8-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=46" title="Edit section: Armv8-A"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Comparison_of_Armv8-A_processors" class="mw-redirect" title="Comparison of Armv8-A processors">Comparison of Armv8-A processors</a></div>
<p>Announced in October 2011,<sup id="cite_ref-armv8-a-announcement_14-1" class="reference"><a href="#cite_note-armv8-a-announcement-14">&#91;14&#93;</a></sup> <b>Armv8-A</b> (often called ARMv8 while the Armv8-R is also available) represents a fundamental change to the ARM architecture. It adds an optional 64-bit architecture named "AArch64" and the associated new "A64" instruction set. AArch64 provides <a href="/wiki/User_space" class="mw-redirect" title="User space">user-space</a> compatibility with Armv7-A, the 32-bit architecture, therein referred to as "AArch32" and the old 32-bit instruction set, now named "A32". The Thumb instruction set is referred to as "T32" and has no 64-bit counterpart. Armv8-A allows 32-bit applications to be executed in a 64-bit OS, and a 32-bit OS to be under the control of a 64-bit <a href="/wiki/Hypervisor" title="Hypervisor">hypervisor</a>.<sup id="cite_ref-v8arch_1-5" class="reference"><a href="#cite_note-v8arch-1">&#91;1&#93;</a></sup> ARM announced their Cortex-A53 and Cortex-A57 cores on 30 October 2012.<sup id="cite_ref-cortex-a50_announce_79-1" class="reference"><a href="#cite_note-cortex-a50_announce-79">&#91;74&#93;</a></sup> Apple was the first to release an Armv8-A compatible core in a consumer product  (<a href="/wiki/Apple_A7" title="Apple A7">Apple A7</a> in <a href="/wiki/IPhone_5S" class="mw-redirect" title="IPhone 5S">iPhone 5S</a>). <a href="/wiki/AppliedMicro" class="mw-redirect" title="AppliedMicro">AppliedMicro</a>, using an <a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a>, was the first to demo Armv8-A.<sup id="cite_ref-AppliedMicro-First_64-bit_ARM_v8_Core_159-0" class="reference"><a href="#cite_note-AppliedMicro-First_64-bit_ARM_v8_Core-159">&#91;154&#93;</a></sup> The first Armv8-A <a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a> from <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a> is the Exynos 5433 used in the <a href="/wiki/Samsung_Galaxy_Note_4" title="Samsung Galaxy Note 4">Galaxy Note 4</a>, which features two clusters of four Cortex-A57 and Cortex-A53 cores in a big.LITTLE configuration; but it will run only in AArch32 mode.<sup id="cite_ref-160" class="reference"><a href="#cite_note-160">&#91;155&#93;</a></sup>
</p><p>To both AArch32 and AArch64, Armv8-A makes VFPv3/v4 and advanced SIMD (Neon) standard. It also adds cryptography instructions supporting <a href="/wiki/Advanced_Encryption_Standard" title="Advanced Encryption Standard">AES</a>, <a href="/wiki/SHA-1" title="SHA-1">SHA-1</a>/<a href="/wiki/SHA-256" class="mw-redirect" title="SHA-256">SHA-256</a> and <a href="/wiki/Finite_field_arithmetic" title="Finite field arithmetic">finite field arithmetic</a>.<sup id="cite_ref-161" class="reference"><a href="#cite_note-161">&#91;156&#93;</a></sup> AArch64 was introduced in Armv8-A and its subsequent revision.  AArch64 is not included in the 32-bit Armv8-R and Armv8-M architectures.
</p>
<h4><span class="mw-headline" id="Armv8-R"><span class="anchor" id="ARM8-R"></span>Armv8-R</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=47" title="Edit section: Armv8-R"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Optional AArch64 support was added to the Armv8-R profile, with the first ARM core implementing it being the Cortex-R82.<sup id="cite_ref-162" class="reference"><a href="#cite_note-162">&#91;157&#93;</a></sup> It adds the A64 instruction set.
</p>
<h3><span class="mw-headline" id="Armv9">Armv9</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=48" title="Edit section: Armv9"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Armv9-A"><span class="anchor" id="ARM9-A"></span><span class="anchor" id="Armv9-A"></span>Armv9-A</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=49" title="Edit section: Armv9-A"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Announced in March 2021, the updated architecture places a focus on secure execution and compartmentalisation.<sup id="cite_ref-163" class="reference"><a href="#cite_note-163">&#91;158&#93;</a></sup><sup id="cite_ref-164" class="reference"><a href="#cite_note-164">&#91;159&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Arm_SystemReady">Arm SystemReady</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=50" title="Edit section: Arm SystemReady"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1097763485"><table class="box-External_links plainlinks metadata ambox ambox-style ambox-external_links" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/40px-Edit-clear.svg.png" decoding="async" width="40" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/60px-Edit-clear.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/80px-Edit-clear.svg.png 2x" data-file-width="48" data-file-height="48" /></span></span></div></td><td class="mbox-text"><div class="mbox-text-span">This section's <b>use of <a href="/wiki/Wikipedia:External_links" title="Wikipedia:External links">external links</a> may not follow Wikipedia's policies or guidelines</b>.<span class="hide-when-compact"> Please <a class="external text" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture_family&amp;action=edit">improve this article</a> by removing <a href="/wiki/Wikipedia:What_Wikipedia_is_not#Wikipedia_is_not_a_mirror_or_a_repository_of_links,_images,_or_media_files" title="Wikipedia:What Wikipedia is not">excessive</a> or <a href="/wiki/Wikipedia:External_links" title="Wikipedia:External links">inappropriate</a> external links, and converting useful links where appropriate into <a href="/wiki/Wikipedia:Citing_sources" title="Wikipedia:Citing sources">footnote references</a>.</span>  <span class="date-container"><i>(<span class="date">March 2023</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a></small>)</i></span></div></td></tr></tbody></table>
<p><a rel="nofollow" class="external text" href="https://www.arm.com/architecture/system-architectures/systemready-certification-program">Arm SystemReady</a>, formerly named Arm ServerReady, is a certification program that helps land the generic off-the-shelf operating systems and hypervisors on to the Arm-based systems from datacenter servers to industrial edge and IoT devices. The key building blocks of the program are the specifications for minimum hardware and firmware requirements that the operating systems and hypervisors can rely upon. These specifications are:
</p>
<ul><li><a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/den0094/latest">Base System Architecture (BSA)</a> and the market segment specific supplements (e.g., <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/den0029/latest">Server BSA supplement</a>)</li>
<li><a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/den0044/latest">Base Boot Requirements (BBR)</a> and <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/den0107/latest">Base Boot Security Requirements (BBR)</a></li></ul>
<p>These specifications are co-developed by <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm</a> and its partners in the System Architecture Advisory Committee (SystemArchAC).
</p><p>Architecture Compliance Suite (ACS) is the test tools that help to check the compliance of these specifications. The <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/den0109/latest">Arm SystemReady Requirements Specification</a> documents the requirements of the certifications.
</p><p>This program was introduced by <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm</a> in 2020 at the first <a href="/wiki/ARM_DevSummit" title="ARM DevSummit">DevSummit</a> event. Its predecessor Arm ServerReady was introduced in 2018 at the Arm TechCon event. This program currently includes four bands:
</p>
<ul><li>SystemReady SR: this band is for servers and workstations that support operating systems and hypervisors that expect <a href="/wiki/Unified_Extensible_Firmware_Interface" class="mw-redirect" title="Unified Extensible Firmware Interface">UEFI</a>, <a href="/wiki/Advanced_Configuration_and_Power_Interface" class="mw-redirect" title="Advanced Configuration and Power Interface">ACPI</a> and <a href="/wiki/System_Management_BIOS" title="System Management BIOS">SMBIOS</a> interfaces. <span class="cleanup-needed-content" style="padding-left:0.1em; padding-right:0.1em; color:#595959; border:1px solid #DDD;">Windows, Red Hat Enterprise Linux and VMware ESXi-Arm require these interfaces while other Linux and BSD distros can also support.</span><sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="Something is missing in the sentence as &quot;support&quot; is a transitive verb and needs a complement. (May 2021)">clarification needed</span></a></i>&#93;</sup></li>
<li>SystemReady LS (LinuxBoot System): this band is for servers that hyperscalers use to support Linux operating systems that expect <a href="/wiki/LinuxBoot" title="LinuxBoot">LinuxBoot</a> firmware along with the ACPI and SMBIOS interfaces.</li>
<li>SystemReady ES (Embedded System): this band is for the industrial edge and IoT devices that support operating systems and hypervisors that expect UEFI, ACPI and SMBIOS interfaces. <span class="cleanup-needed-content" style="padding-left:0.1em; padding-right:0.1em; color:#595959; border:1px solid #DDD;">Windows IoT Enterprise, Red Hat Enterprise Linux and VMware ESXi-Arm require these interfaces while other Linux and BSD distros can also support.</span><sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="Something is missing in the sentence as &quot;support&quot; is a transitive verb and needs a complement. (May 2021)">clarification needed</span></a></i>&#93;</sup></li>
<li>SystemReady IR (IoT Ready): this band is for the industrial edge and IoT devices that support operating systems that expect UEFI and <a href="/wiki/Device_tree" class="mw-redirect" title="Device tree">devicetree</a> interfaces. <span class="cleanup-needed-content" style="padding-left:0.1em; padding-right:0.1em; color:#595959; border:1px solid #DDD;">Embedded Linux (e.g., <a href="/wiki/Yocto_Project" title="Yocto Project">Yocto</a>) and some Linux/BSD distros (e.g., Fedora, Ubuntu, Debian and OpenSUSE) can also support.</span><sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="Something is missing in the sentence as &quot;support&quot; is a transitive verb and needs a complement. (May 2021)">clarification needed</span></a></i>&#93;</sup></li></ul>
<h2><span class="mw-headline" id="PSA_Certified">PSA Certified</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=51" title="Edit section: PSA Certified"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="/wiki/PSA_Certified" title="PSA Certified">PSA Certified</a>, formerly named Platform Security Architecture, is an architecture-agnostic security framework and evaluation scheme. It is intended to help secure <a href="/wiki/Internet_of_Things" class="mw-redirect" title="Internet of Things">Internet of Things</a> (IoT) devices built on system-on-a-chip (SoC) processors.<sup id="cite_ref-165" class="reference"><a href="#cite_note-165">&#91;160&#93;</a></sup> It was introduced to increase security where a full <a href="/wiki/Trusted_execution_environment" title="Trusted execution environment">trusted execution environment</a> is too large or complex.<sup id="cite_ref-166" class="reference"><a href="#cite_note-166">&#91;161&#93;</a></sup>
</p><p>The architecture was introduced by <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm</a> in 2017 at the annual <a href="/wiki/ARM_DevSummit" title="ARM DevSummit">TechCon</a> event.<sup id="cite_ref-167" class="reference"><a href="#cite_note-167">&#91;162&#93;</a></sup><sup id="cite_ref-168" class="reference"><a href="#cite_note-168">&#91;163&#93;</a></sup> Although the scheme is architecture agnostic, it was first implemented on Arm Cortex-M processor cores intended for microcontroller use. PSA Certified includes freely available threat models and security analyses that demonstrate the process for deciding on security features in common IoT products.<sup id="cite_ref-169" class="reference"><a href="#cite_note-169">&#91;164&#93;</a></sup> It also provides freely downloadable application programming interface (API) packages, architectural specifications, open-source firmware implementations, and related test suites.<sup id="cite_ref-170" class="reference"><a href="#cite_note-170">&#91;165&#93;</a></sup>
</p><p>Following the development of the architecture security framework in 2017, the <a href="/wiki/PSA_Certified" title="PSA Certified">PSA Certified</a> assurance scheme launched two years later at Embedded World in 2019.<sup id="cite_ref-electronicsweekly_171-0" class="reference"><a href="#cite_note-electronicsweekly-171">&#91;166&#93;</a></sup> PSA Certified offers a multi-level security evaluation scheme for chip vendors, OS providers and IoT device makers.<sup id="cite_ref-172" class="reference"><a href="#cite_note-172">&#91;167&#93;</a></sup> The Embedded World presentation introduced chip vendors to Level 1 Certification. A draft of Level 2 protection was presented at the same time.<sup id="cite_ref-eetimes_173-0" class="reference"><a href="#cite_note-eetimes-173">&#91;168&#93;</a></sup> Level 2 certification became a usable standard in February 2020.<sup id="cite_ref-174" class="reference"><a href="#cite_note-174">&#91;169&#93;</a></sup>
</p><p>The certification was created by PSA Joint Stakeholders to enable a security-by-design approach for a diverse set of IoT products. PSA Certified specifications are implementation and architecture agnostic, as a result they can be applied to any chip, software or device.<sup id="cite_ref-forbes_175-0" class="reference"><a href="#cite_note-forbes-175">&#91;170&#93;</a></sup><sup id="cite_ref-eetimes_173-1" class="reference"><a href="#cite_note-eetimes-173">&#91;168&#93;</a></sup> The certification also removes industry fragmentation for <a href="/wiki/Internet_of_Things" class="mw-redirect" title="Internet of Things">IoT product</a> manufacturers and developers.<sup id="cite_ref-176" class="reference"><a href="#cite_note-176">&#91;171&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Operating_system_support">Operating system support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=52" title="Edit section: Operating system support"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="32-bit_operating_systems">32-bit operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=53" title="Edit section: 32-bit operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Historical_operating_systems">Historical operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=54" title="Edit section: Historical operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The first 32-bit ARM-based personal computer, the <a href="/wiki/Acorn_Archimedes" title="Acorn Archimedes">Acorn Archimedes</a>, was originally intended to run an ambitious operating system called <a href="/wiki/ARX_(operating_system)" title="ARX (operating system)">ARX</a>. The machines shipped with <a href="/wiki/RISC_OS" title="RISC OS">RISC OS</a> which was also used on later ARM-based systems from Acorn and other vendors. Some early Acorn machines were also able to run a <a href="/wiki/Unix" title="Unix">Unix</a> port called <a href="/wiki/RISC_iX" title="RISC iX">RISC iX</a>. (Neither is to be confused with <a href="/wiki/MIPS_RISC/os" title="MIPS RISC/os">RISC/os</a>, a contemporary Unix variant for the MIPS architecture.)
</p>
<h4><span class="mw-headline" id="Embedded_operating_systems">Embedded operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=55" title="Edit section: Embedded operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The 32-bit ARM architecture is supported by a large number of <a href="/wiki/Embedded_operating_system" title="Embedded operating system">embedded</a> and <a href="/wiki/Real-time_operating_system" title="Real-time operating system">real-time operating systems</a>, including:
</p>
<style data-mw-deduplicate="TemplateStyles:r1147244281">.mw-parser-output .div-col{margin-top:0.3em;column-width:30em}.mw-parser-output .div-col-small{font-size:90%}.mw-parser-output .div-col-rules{column-rule:1px solid #aaa}.mw-parser-output .div-col dl,.mw-parser-output .div-col ol,.mw-parser-output .div-col ul{margin-top:0}.mw-parser-output .div-col li,.mw-parser-output .div-col dd{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style><div class="div-col">
<ul><li><a href="/wiki/A2_(operating_system)" title="A2 (operating system)">A2</a></li>
<li><a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a></li>
<li><a href="/wiki/ChibiOS/RT" title="ChibiOS/RT">ChibiOS/RT</a></li>
<li><a href="/wiki/Deos" class="mw-redirect" title="Deos">Deos</a></li>
<li><a href="/wiki/DRYOS" title="DRYOS">DRYOS</a></li>
<li><a href="/wiki/ECos" title="ECos">eCos</a></li>
<li><a href="/wiki/EmbOS" class="mw-redirect" title="EmbOS">embOS</a></li>
<li><a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a></li>
<li><a href="/wiki/FreeRTOS" title="FreeRTOS">FreeRTOS</a></li>
<li><a href="/wiki/Integrity_(operating_system)" title="Integrity (operating system)">INTEGRITY</a></li>
<li><a href="/wiki/Linux_kernel" title="Linux kernel">Linux</a></li>
<li><a href="/wiki/Micro-Controller_Operating_Systems" title="Micro-Controller Operating Systems">Micro-Controller Operating Systems</a></li>
<li><a href="/wiki/Mbed" title="Mbed">Mbed</a></li>
<li><a href="/wiki/MINIX_3" class="mw-redirect" title="MINIX 3">MINIX 3</a></li>
<li><a href="/wiki/MQX" title="MQX">MQX</a></li>
<li><a href="/wiki/Nucleus_RTOS" title="Nucleus RTOS">Nucleus PLUS</a></li>
<li><a href="/wiki/NuttX" title="NuttX">NuttX</a></li>
<li><a href="/wiki/Operating_System_Embedded" class="mw-redirect" title="Operating System Embedded">Operating System Embedded</a> (OSE)</li>
<li><a href="/wiki/OS-9" title="OS-9">OS-9</a><sup id="cite_ref-177" class="reference"><a href="#cite_note-177">&#91;172&#93;</a></sup></li>
<li>Pharos<sup id="cite_ref-Pharos_178-0" class="reference"><a href="#cite_note-Pharos-178">&#91;173&#93;</a></sup></li>
<li><a href="/wiki/Plan_9_from_Bell_Labs" title="Plan 9 from Bell Labs">Plan 9</a></li>
<li><a href="/wiki/PikeOS" title="PikeOS">PikeOS</a><sup id="cite_ref-179" class="reference"><a href="#cite_note-179">&#91;174&#93;</a></sup></li>
<li><a href="/wiki/QNX" title="QNX">QNX</a></li>
<li><a href="/wiki/RIOT_(operating_system)" title="RIOT (operating system)">RIOT</a></li>
<li><a href="/wiki/RTEMS" title="RTEMS">RTEMS</a></li>
<li><a href="/wiki/RTXC_Quadros" title="RTXC Quadros">RTXC Quadros</a></li>
<li>SCIOPTA<sup id="cite_ref-sciopta_180-0" class="reference"><a href="#cite_note-sciopta-180">&#91;175&#93;</a></sup></li>
<li><a href="/wiki/ThreadX" title="ThreadX">ThreadX</a></li>
<li><a href="/w/index.php?title=TizenRT&amp;action=edit&amp;redlink=1" class="new" title="TizenRT (page does not exist)">TizenRT</a></li>
<li><a href="/wiki/T-Kernel" title="T-Kernel">T-Kernel</a></li>
<li><a href="/wiki/VxWorks" title="VxWorks">VxWorks</a></li>
<li><a href="/wiki/Windows_CE" class="mw-redirect" title="Windows CE">Windows Embedded Compact</a></li>
<li><a href="/wiki/Windows_10_IoT_Core" class="mw-redirect" title="Windows 10 IoT Core">Windows 10 IoT Core</a></li>
<li><a href="/wiki/Zephyr_(operating_system)" title="Zephyr (operating system)">Zephyr</a></li></ul>
</div>
<h4><span class="mw-headline" id="Mobile_device_operating_systems">Mobile device operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=56" title="Edit section: Mobile device operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The 32-bit ARM architecture is the primary hardware environment for most mobile device operating systems such as:
</p>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1147244281"><div class="div-col">
<ul><li><a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a></li>
<li><a href="/wiki/BlackBerry_OS" title="BlackBerry OS">BlackBerry OS</a>/<a href="/wiki/BlackBerry_10" title="BlackBerry 10">BlackBerry 10</a></li>
<li><a href="/wiki/ChromeOS" title="ChromeOS">ChromeOS</a></li>
<li><a href="/wiki/Mobian" class="mw-redirect" title="Mobian">Mobian</a></li>
<li><a href="/wiki/Sailfish_OS" title="Sailfish OS">Sailfish</a></li>
<li><a href="/wiki/PostmarketOS" title="PostmarketOS">postmarketOS</a></li>
<li><a href="/wiki/Tizen" title="Tizen">Tizen</a></li>
<li><a href="/wiki/Ubuntu_Touch" title="Ubuntu Touch">Ubuntu Touch</a></li>
<li><a href="/wiki/WebOS" title="WebOS">webOS</a></li></ul>
</div>
<p>Formerly, but now discontinued:
</p>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1147244281"><div class="div-col">
<ul><li><a href="/wiki/Bada" title="Bada">Bada</a></li>
<li><a href="/wiki/Firefox_OS" title="Firefox OS">Firefox OS</a></li>
<li><a href="/wiki/MeeGo" title="MeeGo">MeeGo</a></li>
<li><a href="/wiki/Newton_OS" title="Newton OS">Newton OS</a></li>
<li><a href="/wiki/IOS" title="IOS">iOS</a> 10 and earlier</li>
<li><a href="/wiki/Symbian" title="Symbian">Symbian</a></li>
<li><a href="/wiki/Windows_10_Mobile" title="Windows 10 Mobile">Windows 10 Mobile</a></li>
<li><a href="/wiki/Windows_RT" title="Windows RT">Windows RT</a></li>
<li><a href="/wiki/Windows_Phone" title="Windows Phone">Windows Phone</a></li>
<li><a href="/wiki/Windows_Mobile" title="Windows Mobile">Windows Mobile</a></li></ul>
</div>
<h4><span class="mw-headline" id="Desktop_and_server_operating_systems">Desktop and server operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=57" title="Edit section: Desktop and server operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The 32-bit ARM architecture is supported by RISC OS and by multiple <a href="/wiki/Unix-like" title="Unix-like">Unix-like</a> operating systems including:
</p>
<ul><li><a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a></li>
<li><a href="/wiki/NetBSD" title="NetBSD">NetBSD</a></li>
<li><a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a></li>
<li><a href="/wiki/OpenSolaris" title="OpenSolaris">OpenSolaris</a><sup id="cite_ref-181" class="reference"><a href="#cite_note-181">&#91;176&#93;</a></sup></li>
<li>several <a href="/wiki/Linux" title="Linux">Linux</a> distributions, such as:
<ul><li><a href="/wiki/Debian" title="Debian">Debian</a></li>
<li><a href="/wiki/Armbian" title="Armbian">Armbian</a></li>
<li><a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo</a></li>
<li><a href="/wiki/Ubuntu" title="Ubuntu">Ubuntu</a></li>
<li><a href="/wiki/Raspberry_Pi_OS" title="Raspberry Pi OS">Raspberry Pi OS</a> (formerly Raspbian)</li>
<li><a href="/wiki/Slackware_ARM" class="mw-redirect" title="Slackware ARM">Slackware</a></li></ul></li></ul>
<h3><span class="mw-headline" id="64-bit_operating_systems">64-bit operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=58" title="Edit section: 64-bit operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Embedded_operating_systems_2">Embedded operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=59" title="Edit section: Embedded operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li><a href="/wiki/Integrity_(operating_system)" title="Integrity (operating system)">INTEGRITY</a><sup id="cite_ref-182" class="reference"><a href="#cite_note-182">&#91;177&#93;</a></sup></li>
<li><a href="/wiki/Operating_System_Embedded" class="mw-redirect" title="Operating System Embedded">OSE</a><sup id="cite_ref-183" class="reference"><a href="#cite_note-183">&#91;178&#93;</a></sup></li>
<li>SCIOPTA<sup id="cite_ref-sciopta_180-1" class="reference"><a href="#cite_note-sciopta-180">&#91;175&#93;</a></sup></li>
<li><a href="/wiki/L4_microkernel_family#High_assurance:_seL4" title="L4 microkernel family">seL4</a><sup id="cite_ref-184" class="reference"><a href="#cite_note-184">&#91;179&#93;</a></sup></li>
<li>Pharos<sup id="cite_ref-Pharos_178-1" class="reference"><a href="#cite_note-Pharos-178">&#91;173&#93;</a></sup></li>
<li><a href="/wiki/FreeRTOS" title="FreeRTOS">FreeRTOS</a></li>
<li><a href="/wiki/QNX" title="QNX">QNX</a><sup id="cite_ref-185" class="reference"><a href="#cite_note-185">&#91;180&#93;</a></sup></li>
<li><a href="/wiki/VxWorks" title="VxWorks">VxWorks</a><sup id="cite_ref-186" class="reference"><a href="#cite_note-186">&#91;181&#93;</a></sup></li>
<li><a href="/wiki/Zephyr_(operating_system)" title="Zephyr (operating system)">Zephyr</a></li></ul>
<h4><span class="mw-headline" id="Mobile_device_operating_systems_2">Mobile device operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=60" title="Edit section: Mobile device operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li><a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a> supports Armv8-A in <a href="/wiki/Android_Lollipop" title="Android Lollipop">Android Lollipop</a> (5.0) and later.</li>
<li><a href="/wiki/IOS" title="IOS">iOS</a> supports Armv8-A in <a href="/wiki/IOS_7" title="IOS 7">iOS 7</a> and later on 64-bit <a href="/wiki/Apple_silicon" title="Apple silicon">Apple SoCs</a>. <a href="/wiki/IOS_11" title="IOS 11">iOS 11</a> and later, and <a href="/wiki/IPadOS" title="IPadOS">iPadOS</a>, only support 64-bit ARM processors and applications.</li>
<li><a href="/wiki/Mobian" class="mw-redirect" title="Mobian">Mobian</a></li>
<li><a href="/wiki/PostmarketOS" title="PostmarketOS">PostmarketOS</a></li>
<li><a href="/wiki/Arch_Linux_ARM" title="Arch Linux ARM">Arch Linux ARM</a></li>
<li><a href="/wiki/Manjaro" title="Manjaro">Manjaro</a><sup id="cite_ref-187" class="reference"><a href="#cite_note-187">&#91;182&#93;</a></sup></li></ul>
<h4><span class="mw-headline" id="Desktop_and_server_operating_systems_2">Desktop and server operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=61" title="Edit section: Desktop and server operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Support for Armv8-A was merged into the <a href="/wiki/Linux_kernel" title="Linux kernel">Linux kernel</a> version 3.7 in late 2012.<sup id="cite_ref-188" class="reference"><a href="#cite_note-188">&#91;183&#93;</a></sup> Armv8-A is supported by a number of <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a>, such as:
<ul><li><a href="/wiki/Debian" title="Debian">Debian</a><sup id="cite_ref-189" class="reference"><a href="#cite_note-189">&#91;184&#93;</a></sup><sup id="cite_ref-190" class="reference"><a href="#cite_note-190">&#91;185&#93;</a></sup></li>
<li><a href="/wiki/Armbian" title="Armbian">Armbian</a></li>
<li><a href="/wiki/Alpine_Linux" title="Alpine Linux">Alpine Linux</a></li>
<li><a href="/wiki/Ubuntu" title="Ubuntu">Ubuntu</a><sup id="cite_ref-191" class="reference"><a href="#cite_note-191">&#91;186&#93;</a></sup></li>
<li><a href="/wiki/Fedora_(operating_system)" class="mw-redirect" title="Fedora (operating system)">Fedora</a><sup id="cite_ref-192" class="reference"><a href="#cite_note-192">&#91;187&#93;</a></sup></li>
<li><a href="/wiki/OpenSUSE" title="OpenSUSE">openSUSE</a><sup id="cite_ref-193" class="reference"><a href="#cite_note-193">&#91;188&#93;</a></sup></li>
<li><a href="/wiki/SUSE_Linux_Enterprise" title="SUSE Linux Enterprise">SUSE Linux Enterprise</a><sup id="cite_ref-194" class="reference"><a href="#cite_note-194">&#91;189&#93;</a></sup></li>
<li><a href="/wiki/Red_Hat_Enterprise_Linux" title="Red Hat Enterprise Linux">RHEL</a><sup id="cite_ref-195" class="reference"><a href="#cite_note-195">&#91;190&#93;</a></sup></li>
<li><a href="/wiki/Raspberry_Pi_OS" title="Raspberry Pi OS">Raspberry Pi OS</a> (formerly Raspbian)</li></ul></li>
<li>Support for Armv8-A was merged into <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a> in late 2014.<sup id="cite_ref-196" class="reference"><a href="#cite_note-196">&#91;191&#93;</a></sup></li>
<li><a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> has Armv8 support as of 2023<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture_family&amp;action=edit">&#91;update&#93;</a></sup>.<sup id="cite_ref-197" class="reference"><a href="#cite_note-197">&#91;192&#93;</a></sup></li>
<li><a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> has Armv8 support since early 2018.<sup id="cite_ref-198" class="reference"><a href="#cite_note-198">&#91;193&#93;</a></sup></li>
<li><a href="/wiki/Windows" class="mw-redirect" title="Windows">Windows</a> - <a href="/wiki/Windows_10" title="Windows 10">Windows 10</a> runs 32-bit "<a href="/wiki/X86" title="X86">x86</a> and 32-bit ARM applications",<sup id="cite_ref-199" class="reference"><a href="#cite_note-199">&#91;194&#93;</a></sup> as well as native ARM64 desktop apps;<sup id="cite_ref-200" class="reference"><a href="#cite_note-200">&#91;195&#93;</a></sup><sup id="cite_ref-201" class="reference"><a href="#cite_note-201">&#91;196&#93;</a></sup> <a href="/wiki/Windows_11" title="Windows 11">Windows 11</a> does so as well. Support for 64-bit ARM apps in the <a href="/wiki/Microsoft_Store_(digital)" class="mw-redirect" title="Microsoft Store (digital)">Microsoft Store</a> has been available since November 2018.<sup id="cite_ref-202" class="reference"><a href="#cite_note-202">&#91;197&#93;</a></sup></li>
<li><a href="/wiki/MacOS" title="MacOS">macOS</a> has ARM support since late 2020; the first release to support ARM is <a href="/wiki/MacOS_Big_Sur" title="MacOS Big Sur">macOS Big Sur</a>.<sup id="cite_ref-203" class="reference"><a href="#cite_note-203">&#91;198&#93;</a></sup> Rosetta 2 adds support for <a href="/wiki/X86-64" title="X86-64">x86-64</a> applications but not virtualization of x86-64 computer platforms.<sup id="cite_ref-204" class="reference"><a href="#cite_note-204">&#91;199&#93;</a></sup></li></ul>
<h3><span class="mw-headline" id="Porting_to_32-_or_64-bit_ARM_operating_systems">Porting to 32- or 64-bit ARM operating systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=62" title="Edit section: Porting to 32- or 64-bit ARM operating systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Windows applications recompiled for ARM and linked with Winelib, from the <a href="/wiki/Wine_(software)" title="Wine (software)">Wine</a> project, can run on 32-bit or 64-bit ARM in Linux, FreeBSD, or other compatible operating systems.<sup id="cite_ref-205" class="reference"><a href="#cite_note-205">&#91;200&#93;</a></sup><sup id="cite_ref-206" class="reference"><a href="#cite_note-206">&#91;201&#93;</a></sup> x86 binaries, e.g. when not specially compiled for ARM, have been demonstrated on ARM using <a href="/wiki/QEMU" title="QEMU">QEMU</a> with Wine (on Linux and more),<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (February 2018)">citation needed</span></a></i>&#93;</sup> but do not work at full speed or same capability as with Winelib.
</p>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=63" title="Edit section: Notes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1011085734"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text">Using 32-bit words, 4&#160;Mbit/second corresponds to 1 MIPS.</span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text">Available references do not mention which design team this was, but given the timing and known history of designs of the era, it is likely this was the National Semiconductor team whose NS32016 suffered from a large number of bugs.</span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text">Matt Evans notes that it appears the faster versions were simply binned higher, and appear to have no underlying changes.<sup id="cite_ref-FOOTNOTEEvans201922:00_38-0" class="reference"><a href="#cite_note-FOOTNOTEEvans201922:00-38">&#91;36&#93;</a></sup></span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=64" title="Edit section: See also"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1132942124">.mw-parser-output .portalbox{padding:0;margin:0.5em 0;display:table;box-sizing:border-box;max-width:175px;list-style:none}.mw-parser-output .portalborder{border:solid #aaa 1px;padding:0.1em;background:#f9f9f9}.mw-parser-output .portalbox-entry{display:table-row;font-size:85%;line-height:110%;height:1.9em;font-style:italic;font-weight:bold}.mw-parser-output .portalbox-image{display:table-cell;padding:0.2em;vertical-align:middle;text-align:center}.mw-parser-output .portalbox-link{display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle}@media(min-width:720px){.mw-parser-output .portalleft{clear:left;float:left;margin:0.5em 1em 0.5em 0}.mw-parser-output .portalright{clear:right;float:right;margin:0.5em 0 0.5em 1em}}</style><ul role="navigation" aria-label="Portals" class="noprint portalbox portalborder portalright">
<li class="portalbox-entry"><span class="portalbox-image"><span class="noviewer" typeof="mw:File"><a href="/wiki/File:Nuvola_apps_ksim.png" class="mw-file-description"><img alt="icon" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" decoding="async" width="28" height="28" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" data-file-width="128" data-file-height="128" /></a></span></span><span class="portalbox-link"><a href="/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></span></li></ul>
<ul><li><a href="/wiki/Amber_(processor)" title="Amber (processor)">Amber</a> – an open-source ARM-compatible processor core</li>
<li><a href="/wiki/AMULET_(processor)" title="AMULET (processor)">AMULET</a> – an asynchronous implementation of the ARM architecture</li>
<li><a href="/wiki/Apple_silicon" title="Apple silicon">Apple silicon</a></li>
<li><a href="/wiki/ARM_Accredited_Engineer" title="ARM Accredited Engineer">ARM Accredited Engineer</a> – certification program</li>
<li><a href="/wiki/ARM_big.LITTLE" title="ARM big.LITTLE">ARM big.LITTLE</a> – ARM's heterogeneous computing architecture
<ul><li><a href="/wiki/DynamIQ" class="mw-redirect" title="DynamIQ">DynamIQ</a></li></ul></li>
<li><a href="/wiki/ARMulator" title="ARMulator">ARMulator</a> – an instruction set simulator</li>
<li><a href="/wiki/Comparison_of_ARM_processors" title="Comparison of ARM processors">Comparison of ARM processors</a></li>
<li><a href="/wiki/Meltdown_(security_vulnerability)" title="Meltdown (security vulnerability)">Meltdown (security vulnerability)</a><sup id="cite_ref-207" class="reference"><a href="#cite_note-207">&#91;202&#93;</a></sup></li>
<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">Reduced instruction set computer</a> (RISC)</li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Spectre_(security_vulnerability)" title="Spectre (security vulnerability)">Spectre (security vulnerability)</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a> – a 32-register architecture based heavily on a 32-bit ARM</li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=65" title="Edit section: References"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Citations">Citations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=66" title="Edit section: Citations"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1011085734"><div class="reflist">
<div class="mw-references-wrap mw-references-columns"><ol class="references">
<li id="cite_note-v8arch-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-v8arch_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-v8arch_1-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-v8arch_1-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-v8arch_1-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-v8arch_1-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-v8arch_1-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1133582631">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#3a3;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}</style><cite id="CITEREFGrisenthwaite2011" class="citation web cs1">Grisenthwaite, Richard (2011). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111111161327/https://www.arm.com/files/downloads/ARMv8_Architecture.pdf">"ARMv8-A Technology Preview"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/files/downloads/ARMv8_Architecture.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 11 November 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">31 October</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-A+Technology+Preview&amp;rft.date=2011&amp;rft.aulast=Grisenthwaite&amp;rft.aufirst=Richard&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Ffiles%2Fdownloads%2FARMv8_Architecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.ihi0042d/IHI0042D_aapcs.pdf">"Procedure Call Standard for the ARM Architecture"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm Holdings</a>. 30 November 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">27 May</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Procedure+Call+Standard+for+the+ARM+Architecture&amp;rft.pub=Arm+Holdings&amp;rft.date=2013-11-30&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Ftopic%2Fcom.arm.doc.ihi0042d%2FIHI0042D_aapcs.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-ARM1-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-ARM1_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ARM1_3-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWilson1988" class="citation newsgroup cs1"><a href="/wiki/Sophie_Wilson" title="Sophie Wilson">Wilson, Roger</a> (2 November 1988). <a rel="nofollow" class="external text" href="https://groups.google.com/group/comp.arch/msg/269fe7defd51f29e">"Some facts about the Acorn RISC Machine"</a>. <a href="/wiki/Usenet_newsgroup" title="Usenet newsgroup">Newsgroup</a>:&#160;<a rel="nofollow" class="external text" href="news:comp.arch">comp.arch</a><span class="reference-accessdate">. Retrieved <span class="nowrap">25 May</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Some+facts+about+the+Acorn+RISC+Machine&amp;rft.pub=comp.arch&amp;rft.date=1988-11-02&amp;rft.aulast=Wilson&amp;rft.aufirst=Roger&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fgroup%2Fcomp.arch%2Fmsg%2F269fe7defd51f29e&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-extremetech-3g-territory-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-extremetech-3g-territory_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-extremetech-3g-territory_4-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHachman2002" class="citation news cs1">Hachman, Mark (14 October 2002). <a rel="nofollow" class="external text" href="https://www.extremetech.com/extreme/52180-arm-cores-climb-into-3g-territory">"ARM Cores Climb into 3G Territory"</a>. <i>ExtremeTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=ExtremeTech&amp;rft.atitle=ARM+Cores+Climb+into+3G+Territory&amp;rft.date=2002-10-14&amp;rft.aulast=Hachman&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fwww.extremetech.com%2Fextreme%2F52180-arm-cores-climb-into-3g-territory&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFTurley2002" class="citation news cs1">Turley, Jim (18 December 2002). <a rel="nofollow" class="external text" href="https://www.embedded.com/the-two-percent-solution/">"The Two Percent Solution"</a>. <i>Embedded</i><span class="reference-accessdate">. Retrieved <span class="nowrap">14 February</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Embedded&amp;rft.atitle=The+Two+Percent+Solution&amp;rft.date=2002-12-18&amp;rft.aulast=Turley&amp;rft.aufirst=Jim&amp;rft_id=https%3A%2F%2Fwww.embedded.com%2Fthe-two-percent-solution%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCutress2020" class="citation news cs1">Cutress, Ian (22 June 2020). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15869/new-1-supercomputer-fujitsus-fugaku-and-a64fx-take-arm-to-the-top-with-415-petaflops">"New #1 Supercomputer: Fujitsu's Fugaku and A64FX take Arm to the Top with 415 PetaFLOPs"</a>. <i>anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">25 January</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=anandtech.com&amp;rft.atitle=New+%231+Supercomputer%3A+Fujitsu%27s+Fugaku+and+A64FX+take+Arm+to+the+Top+with+415+PetaFLOPs&amp;rft.date=2020-06-22&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15869%2Fnew-1-supercomputer-fujitsus-fugaku-and-a64fx-take-arm-to-the-top-with-415-petaflops&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/blogs/blueprint/200bn-arm-chips">"Arm Partners Have Shipped 200 Billion Chips"</a>. <i>Arm</i> (Press release)<span class="reference-accessdate">. Retrieved <span class="nowrap">3 November</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Arm+Partners+Have+Shipped+200+Billion+Chips&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fblogs%2Fblueprint%2F200bn-arm-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://thesiliconreview.com/magazine/profile/architecting-a-smart-world-and-powering-artificial-intelligence-arm">"Architecting a smart world and powering Artificial Intelligence: ARM"</a>. <i>The Silicon Review</i>. 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Silicon+Review&amp;rft.atitle=Architecting+a+smart+world+and+powering+Artificial+Intelligence%3A+ARM&amp;rft.date=2019&amp;rft_id=https%3A%2F%2Fthesiliconreview.com%2Fmagazine%2Fprofile%2Farchitecting-a-smart-world-and-powering-artificial-intelligence-arm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://community.arm.com/iot/b/internet-of-things/posts/enabling-mass-iot-connectivity-as-arm-partners-ship-100-billion-chips">"Enabling Mass IoT connectivity as ARM partners ship 100 billion chips"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>. <q>the cumulative deployment of 100 billion chips, half of which shipped in the last four years. [..] why not a trillion or more? That is our target, seeing a trillion connected devices deployed over the next two decades.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Enabling+Mass+IoT+connectivity+as+ARM+partners+ship+100+billion+chips&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fiot%2Fb%2Finternet-of-things%2Fposts%2Fenabling-mass-iot-connectivity-as-arm-partners-ship-100-billion-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.icinsights.com/news/bulletins/MCU-Market-On-Migration-Path-To-32bit-And-ARMbased-Devices/">"MCU Market on Migration Path to 32-bit and ARM-based Devices: 32-bit tops in sales; 16-bit leads in unit shipments"</a>. IC Insights. 25 April 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">1 July</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=MCU+Market+on+Migration+Path+to+32-bit+and+ARM-based+Devices%3A+32-bit+tops+in+sales%3B+16-bit+leads+in+unit+shipments&amp;rft.pub=IC+Insights&amp;rft.date=2013-04-25&amp;rft_id=https%3A%2F%2Fwww.icinsights.com%2Fnews%2Fbulletins%2FMCU-Market-On-Migration-Path-To-32bit-And-ARMbased-Devices%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFTurley2002" class="citation web cs1">Turley, Jim (2002). <a rel="nofollow" class="external text" href="https://www.embedded.com/electronics-blogs/significant-bits/4024488/The-Two-Percent-Solution">"The Two Percent Solution"</a>. embedded.com.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Two+Percent+Solution&amp;rft.pub=embedded.com&amp;rft.date=2002&amp;rft.aulast=Turley&amp;rft.aufirst=Jim&amp;rft_id=https%3A%2F%2Fwww.embedded.com%2Felectronics-blogs%2Fsignificant-bits%2F4024488%2FThe-Two-Percent-Solution&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2011/02/01/arm_holdings_q4_2010_numbers/">"Arm Holdings eager for PC and server expansion"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i>. 1 February 2011.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Register&amp;rft.atitle=Arm+Holdings+eager+for+PC+and+server+expansion&amp;rft.date=2011-02-01&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2011%2F02%2F01%2Farm_holdings_q4_2010_numbers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMcGuire-Balanza2010" class="citation news cs1">McGuire-Balanza, Kerry (11 May 2010). <a rel="nofollow" class="external text" href="https://community.arm.com/groups/internet-of-things/blog/2010/05/11/arm-from-zero-to-billions-in-25-short-years">"ARM from zero to billions in 25 short years"</a>. <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm Holdings</a><span class="reference-accessdate">. Retrieved <span class="nowrap">8 November</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=ARM+from+zero+to+billions+in+25+short+years&amp;rft.date=2010-05-11&amp;rft.aulast=McGuire-Balanza&amp;rft.aufirst=Kerry&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fgroups%2Finternet-of-things%2Fblog%2F2010%2F05%2F11%2Farm-from-zero-to-billions-in-25-short-years&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-armv8-a-announcement-14"><span class="mw-cite-backlink">^ <a href="#cite_ref-armv8-a-announcement_14-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-armv8-a-announcement_14-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190101024118/https://www.arm.com/about/newsroom/arm-discloses-technical-details-of-the-next-version-of-the-arm-architecture.php">"ARM Discloses Technical Details of the Next Version of the ARM Architecture"</a> (Press release). <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm Holdings</a>. 27 October 2011. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/about/newsroom/arm-discloses-technical-details-of-the-next-version-of-the-arm-architecture.php">the original</a> on 1 January 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">20 September</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Discloses+Technical+Details+of+the+Next+Version+of+the+ARM+Architecture&amp;rft.pub=Arm+Holdings&amp;rft.date=2011-10-27&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fabout%2Fnewsroom%2Farm-discloses-technical-details-of-the-next-version-of-the-arm-architecture.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/arm-neoverse-n1-platform-accelerating-the-transformation-to-a-scalable-cloud-to-edge-infrastructure">"Announcing the ARM Neoverse N1 Platform"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Announcing+the+ARM+Neoverse+N1+Platform&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Farm-neoverse-n1-platform-accelerating-the-transformation-to-a-scalable-cloud-to-edge-infrastructure&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFairbairn2012" class="citation web cs1">Fairbairn, Douglas (31 January 2012). <a rel="nofollow" class="external text" href="http://archive.computerhistory.org/resources/access/text/2012/06/102746190-05-01-acc.pdf">"Oral History of Sophie Wilson"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160303221351/http://archive.computerhistory.org/resources/access/text/2012/06/102746190-05-01-acc.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 3 March 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">2 February</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Oral+History+of+Sophie+Wilson&amp;rft.date=2012-01-31&amp;rft.aulast=Fairbairn&amp;rft.aufirst=Douglas&amp;rft_id=http%3A%2F%2Farchive.computerhistory.org%2Fresources%2Faccess%2Ftext%2F2012%2F06%2F102746190-05-01-acc.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-reghardware-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-reghardware_17-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSmith2011" class="citation news cs1">Smith, Tony (30 November 2011). <a rel="nofollow" class="external text" href="http://www.reghardware.com/2011/11/30/bbc_micro_model_b_30th_anniversary/">"The BBC Micro turns 30"</a>. <i>The Register Hardware</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111212044749/http://www.reghardware.com/2011/11/30/bbc_micro_model_b_30th_anniversary/">Archived</a> from the original on 12 December 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">12 December</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register+Hardware&amp;rft.atitle=The+BBC+Micro+turns+30&amp;rft.date=2011-11-30&amp;rft.aulast=Smith&amp;rft.aufirst=Tony&amp;rft_id=http%3A%2F%2Fwww.reghardware.com%2F2011%2F11%2F30%2Fbbc_micro_model_b_30th_anniversary%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFPolsson" class="citation web cs1">Polsson, Ken. <a rel="nofollow" class="external text" href="http://processortimeline.info/">"Chronology of Microprocessors"</a>. <i>Processortimeline.info</i><span class="reference-accessdate">. Retrieved <span class="nowrap">27 September</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Processortimeline.info&amp;rft.atitle=Chronology+of+Microprocessors&amp;rft.aulast=Polsson&amp;rft.aufirst=Ken&amp;rft_id=http%3A%2F%2Fprocessortimeline.info%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-leedy198304-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-leedy198304_19-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLeedy1983" class="citation news cs1">Leedy, Glenn (April 1983). <a rel="nofollow" class="external text" href="https://archive.org/details/byte-magazine-1983-04/page/n53/mode/2up">"The National Semiconductor NS16000 Microprocessor Family"</a>. <i>Byte</i>. pp.&#160;53–66<span class="reference-accessdate">. Retrieved <span class="nowrap">22 August</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Byte&amp;rft.atitle=The+National+Semiconductor+NS16000+Microprocessor+Family&amp;rft.pages=53-66&amp;rft.date=1983-04&amp;rft.aulast=Leedy&amp;rft.aufirst=Glenn&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fbyte-magazine-1983-04%2Fpage%2Fn53%2Fmode%2F2up&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-FOOTNOTEEvans20196:00-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans20196:00_20-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 6:00.</span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFManners,_David1998" class="citation news cs1">Manners, David (29 April 1998). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120729024818/http://www.electronicsweekly.com/Articles/29/04/1998/7242/ARM39s-way.htm">"ARM's way"</a>. <i><a href="/wiki/Electronics_Weekly" title="Electronics Weekly">Electronics Weekly</a></i>. Archived from <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/Articles/29/04/1998/7242/ARM39s-way.htm">the original</a> on 29 July 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">26 October</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=ARM%27s+way&amp;rft.date=1998-04-29&amp;rft.au=Manners%2C+David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2FArticles%2F29%2F04%2F1998%2F7242%2FARM39s-way.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-FOOTNOTEEvans20195:30-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans20195:30_22-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 5:30.</span>
</li>
<li id="cite_note-FOOTNOTEEvans20197:45-23"><span class="mw-cite-backlink">^ <a href="#cite_ref-FOOTNOTEEvans20197:45_23-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-FOOTNOTEEvans20197:45_23-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 7:45.</span>
</li>
<li id="cite_note-FOOTNOTEEvans20198:30-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans20198:30_24-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 8:30.</span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation audio-visual cs1"><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=D4nWLIeBuf4"><i>Sophie Wilson at Alt Party 2009 (Part 3/8)</i></a>. <a rel="nofollow" class="external text" href="https://ghostarchive.org/varchive/youtube/20211211/D4nWLIeBuf4">Archived</a> from the original on 11 December 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Sophie+Wilson+at+Alt+Party+2009+%28Part+3%2F8%29&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DD4nWLIeBuf4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-informit-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-informit_27-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFChisnall2010" class="citation book cs1">Chisnall, David (23 August 2010). <a rel="nofollow" class="external text" href="https://www.informit.com/articles/article.aspx?p=1620207"><i>Understanding ARM Architectures</i></a><span class="reference-accessdate">. Retrieved <span class="nowrap">26 May</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Understanding+ARM+Architectures&amp;rft.date=2010-08-23&amp;rft.aulast=Chisnall&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.informit.com%2Farticles%2Farticle.aspx%3Fp%3D1620207&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-FOOTNOTEEvans20199:00-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans20199:00_28-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 9:00.</span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFurber2000" class="citation book cs1">Furber, Stephen B. (2000). <a href="/wiki/ARM_system-on-chip_architecture" class="mw-redirect" title="ARM system-on-chip architecture"><i>ARM system-on-chip architecture</i></a>. Boston: Addison-Wesley. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-201-67519-6" title="Special:BookSources/0-201-67519-6"><bdi>0-201-67519-6</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=ARM+system-on-chip+architecture&amp;rft.place=Boston&amp;rft.pub=Addison-Wesley&amp;rft.date=2000&amp;rft.isbn=0-201-67519-6&amp;rft.aulast=Furber&amp;rft.aufirst=Stephen+B.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-FOOTNOTEEvans20199:50-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans20199:50_31-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 9:50.</span>
</li>
<li id="cite_note-FOOTNOTEEvans201923:30-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans201923:30_32-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 23:30.</span>
</li>
<li id="cite_note-FOOTNOTEEvans201926:00-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans201926:00_33-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 26:00.</span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=QqxThgLTLyk&amp;t=960">"ARM Instruction Set design history with Sophie Wilson (Part 3)"</a>. 10 May 2015. <a rel="nofollow" class="external text" href="https://ghostarchive.org/varchive/youtube/20211211/QqxThgLTLyk">Archived</a> from the original on 11 December 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">25 May</span> 2020</span> &#8211; via YouTube.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Instruction+Set+design+history+with+Sophie+Wilson+%28Part+3%29&amp;rft.date=2015-05-10&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DQqxThgLTLyk%26t%3D960&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://archive.computerhistory.org/resources/access/text/2012/06/102746190-05-01-acc.pdf">"Oral History of Sophie Wilson – 2012 Computer History Museum Fellow"</a> <span class="cs1-format">(PDF)</span>. <i>Computer History Museum</i>. 31 January 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">25 May</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=Oral+History+of+Sophie+Wilson+%E2%80%93+2012+Computer+History+Museum+Fellow&amp;rft.date=2012-01-31&amp;rft_id=http%3A%2F%2Farchive.computerhistory.org%2Fresources%2Faccess%2Ftext%2F2012%2F06%2F102746190-05-01-acc.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHarker2009" class="citation journal cs1">Harker, T. (Summer 2009). <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/document/5191430">"ARM gets serious about IP (Second in a two-part series &#91;Associated Editors' View&#93;"</a>. <i>IEEE Solid-State Circuits Magazine</i>. <b>1</b> (3): 8–69. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FMSSC.2009.933674">10.1109/MSSC.2009.933674</a>. <a href="/wiki/ISSN_(identifier)" class="mw-redirect" title="ISSN (identifier)">ISSN</a>&#160;<a rel="nofollow" class="external text" href="https://www.worldcat.org/issn/1943-0590">1943-0590</a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:36567166">36567166</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Solid-State+Circuits+Magazine&amp;rft.atitle=ARM+gets+serious+about+IP+%28Second+in+a+two-part+series+%5BAssociated+Editors%27+View%5D&amp;rft.ssn=summer&amp;rft.volume=1&amp;rft.issue=3&amp;rft.pages=8-69&amp;rft.date=2009&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A36567166%23id-name%3DS2CID&amp;rft.issn=1943-0590&amp;rft_id=info%3Adoi%2F10.1109%2FMSSC.2009.933674&amp;rft.aulast=Harker&amp;rft.aufirst=T.&amp;rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F5191430&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-FOOTNOTEEvans201920:30-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans201920:30_37-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 20:30.</span>
</li>
<li id="cite_note-FOOTNOTEEvans201922:00-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans201922:00_38-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 22:00.</span>
</li>
<li id="cite_note-FOOTNOTEEvans201921:30-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans201921:30_40-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 21:30.</span>
</li>
<li id="cite_note-FOOTNOTEEvans201922:0030-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-FOOTNOTEEvans201922:0030_41-0">^</a></b></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 22:0030.</span>
</li>
<li id="cite_note-FOOTNOTEEvans201914:00-42"><span class="mw-cite-backlink">^ <a href="#cite_ref-FOOTNOTEEvans201914:00_42-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-FOOTNOTEEvans201914:00_42-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a href="#CITEREFEvans2019">Evans 2019</a>, 14:00.</span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.cs.umd.edu/~meesh/cmsc411/website/proj01/arm/armchip.html">"From one Arm to the next! ARM Processors and Architectures"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">31 May</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=From+one+Arm+to+the+next%21+ARM+Processors+and+Architectures&amp;rft_id=https%3A%2F%2Fwww.cs.umd.edu%2F~meesh%2Fcmsc411%2Fwebsite%2Fproj01%2Farm%2Farmchip.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-Markus_Levy,_Convergence_Promotions-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-Markus_Levy,_Convergence_Promotions_44-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLevy" class="citation web cs1">Levy, Markus. <a rel="nofollow" class="external text" href="https://reds.heig-vd.ch/share/cours/ReCo/documents/TheHistoryOfTheARMArchitecture.pdf">"The History of The ARM Architecture: From Inception to IPO"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">18 July</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+History+of+The+ARM+Architecture%3A+From+Inception+to+IPO&amp;rft.aulast=Levy&amp;rft.aufirst=Markus&amp;rft_id=https%3A%2F%2Freds.heig-vd.ch%2Fshare%2Fcours%2FReCo%2Fdocuments%2FTheHistoryOfTheARMArchitecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation book cs1"><a rel="nofollow" class="external text" href="http://oldcomputers.net/Amiga_3000_manual.pdf"><i>Introducing the Commodore Amiga 3000</i></a> <span class="cs1-format">(PDF)</span>. Commodore-Amiga, Inc. 1991.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Introducing+the+Commodore+Amiga+3000&amp;rft.pub=Commodore-Amiga%2C+Inc.&amp;rft.date=1991&amp;rft_id=http%3A%2F%2Foldcomputers.net%2FAmiga_3000_manual.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.roylongbottom.org.uk/mips.htm#anchorAcorn">"Computer MIPS and MFLOPS Speed Claims 1980 to 1996"</a>. <i>www.roylongbottom.org.uk</i><span class="reference-accessdate">. Retrieved <span class="nowrap">17 June</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.roylongbottom.org.uk&amp;rft.atitle=Computer+MIPS+and+MFLOPS+Speed+Claims+1980+to+1996&amp;rft_id=http%3A%2F%2Fwww.roylongbottom.org.uk%2Fmips.htm%23anchorAcorn&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-Chattopadhyay2010-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-Chattopadhyay2010_47-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSantanu_Chattopadhyay2010" class="citation book cs1">Santanu Chattopadhyay (2010). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=4Bir9Kw059gC&amp;pg=PA9"><i>Embedded System Design</i></a>. PHI Learning Pvt. Ltd. p.&#160;9. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-81-203-4024-4" title="Special:BookSources/978-81-203-4024-4"><bdi>978-81-203-4024-4</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Embedded+System+Design&amp;rft.pages=9&amp;rft.pub=PHI+Learning+Pvt.+Ltd.&amp;rft.date=2010&amp;rft.isbn=978-81-203-4024-4&amp;rft.au=Santanu+Chattopadhyay&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D4Bir9Kw059gC%26pg%3DPA9&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFRichard_Murray" class="citation web cs1">Richard Murray. <a rel="nofollow" class="external text" href="https://www.heyrick.co.uk/assembler/32bit.html">"32&#160;bit operation"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=32+bit+operation&amp;rft.au=Richard+Murray&amp;rft_id=https%3A%2F%2Fwww.heyrick.co.uk%2Fassembler%2F32bit.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20150420050600/https://www.arm.com/about/company-profile/milestones.php">"ARM Company Milestones"</a>. <i>ARM</i>. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/about/company-profile/milestones.php">the original</a> on 20 April 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM&amp;rft.atitle=ARM+Company+Milestones&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fabout%2Fcompany-profile%2Fmilestones.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-andrews-co-verification-of-hardware-and-software-for-ARM-SoC-design-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-andrews-co-verification-of-hardware-and-software-for-ARM-SoC-design_50-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAndrews2005" class="citation book cs1">Andrews, Jason (2005). "3 SoC Verification Topics for the ARM Architecture". <span class="cs1-lock-limited" title="Free access subject to limited trial, subscription normally required"><a rel="nofollow" class="external text" href="https://archive.org/details/coverificationha00andr_198"><i>Co-verification of hardware and software for ARM SoC design</i></a></span>. Oxford, UK: <a href="/wiki/Elsevier" title="Elsevier">Elsevier</a>. pp.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/coverificationha00andr_198/page/n93">69</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7506-7730-9" title="Special:BookSources/0-7506-7730-9"><bdi>0-7506-7730-9</bdi></a>. <q>ARM started as a branch of Acorn Computer in Cambridge, England, with the formation of a joint venture between Acorn, Apple and VLSI Technology. A team of twelve employees produced the design of the first ARM microprocessor between 1983 and 1985.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=3+SoC+Verification+Topics+for+the+ARM+Architecture&amp;rft.btitle=Co-verification+of+hardware+and+software+for+ARM+SoC+design&amp;rft.place=Oxford%2C+UK&amp;rft.pages=69&amp;rft.pub=Elsevier&amp;rft.date=2005&amp;rft.isbn=0-7506-7730-9&amp;rft.aulast=Andrews&amp;rft.aufirst=Jason&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fcoverificationha00andr_198&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-latimes_apple_to_join_acorn-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-latimes_apple_to_join_acorn_51-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWeber,_Jonathan1990" class="citation news cs1">Weber, Jonathan (28 November 1990). <a rel="nofollow" class="external text" href="https://articles.latimes.com/1990-11-28/business/fi-4993_1_arm-chips">"Apple to Join Acorn, VLSI in Chip-Making Venture"</a>. <i>Los Angeles Times</i>. Los Angeles<span class="reference-accessdate">. Retrieved <span class="nowrap">6 February</span> 2012</span>. <q>Apple has invested about $3 million (roughly 1.5 million pounds) for a 30% interest in the company, dubbed Advanced Risc Machines Ltd. (ARM) [...]</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Los+Angeles+Times&amp;rft.atitle=Apple+to+Join+Acorn%2C+VLSI+in+Chip-Making+Venture&amp;rft.date=1990-11-28&amp;rft.au=Weber%2C+Jonathan&amp;rft_id=https%3A%2F%2Farticles.latimes.com%2F1990-11-28%2Fbusiness%2Ffi-4993_1_arm-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20061004150423/https://www.arm.com/miscPDFs/3822.pdf">"ARM Corporate Backgrounder"</a> <span class="cs1-format">(PDF)</span>. <i>ARM</i>. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/miscPDFs/3822.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 4 October 2006.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM&amp;rft.atitle=ARM+Corporate+Backgrounder&amp;rft_id=https%3A%2F%2Fwww.arm.com%2FmiscPDFs%2F3822.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMontanaroWitekAnneBlack1997" class="citation journal cs1">Montanaro, James; et&#160;al. (1997). <a rel="nofollow" class="external text" href="https://www.hpl.hp.com/hpjournal/dtj/vol9num1/vol9num1art5.pdf">"A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor"</a> <span class="cs1-format">(PDF)</span>. <i>Digital Technical Journal</i>. <b>9</b> (1): 49–62.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Digital+Technical+Journal&amp;rft.atitle=A+160-MHz%2C+32-b%2C+0.5-W+CMOS+RISC+Microprocessor&amp;rft.volume=9&amp;rft.issue=1&amp;rft.pages=49-62&amp;rft.date=1997&amp;rft.aulast=Montanaro&amp;rft.aufirst=James&amp;rft.au=Witek%2C+Richard+T.&amp;rft.au=Anne%2C+Krishna&amp;rft.au=Black%2C+Andrew+J.&amp;rft.au=Cooper%2C+Elizabeth+M.&amp;rft.au=Dobberpuhl%2C+Daniel+W.&amp;rft.au=Donahue%2C+Paul+M.&amp;rft.au=Eno%2C+Jim&amp;rft.au=Hoeppner%2C+Gregory+W.&amp;rft.au=Kruckemyer%2C+David&amp;rft.au=Lee%2C+Thomas+H.&amp;rft.au=Lin%2C+Peter+C.+M.&amp;rft.au=Madden%2C+Liam&amp;rft.au=Murray%2C+Daniel&amp;rft.au=Pearce%2C+Mark+H.&amp;rft.au=Santhanam%2C+Sribalan&amp;rft.au=Snyder%2C+Kathryn+J.&amp;rft.au=Stephany%2C+Ray&amp;rft.au=Thierauf%2C+Stephen+C.&amp;rft_id=https%3A%2F%2Fwww.hpl.hp.com%2Fhpjournal%2Fdtj%2Fvol9num1%2Fvol9num1art5.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-deMone-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-deMone_54-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDeMone2000" class="citation web cs1">DeMone, Paul (9 November 2000). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/arms-race/">"ARM's Race to Embedded World Domination"</a>. <i>Real World Technologies</i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 October</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Technologies&amp;rft.atitle=ARM%27s+Race+to+Embedded+World+Domination&amp;rft.date=2000-11-09&amp;rft.aulast=DeMone&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Farms-race%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20151016102603/http://www.technologyreview.com/article/418585/march-of-the-machines/">"March of the Machines"</a>. <i>technologyreview.com</i>. <a href="/wiki/MIT_Technology_Review" title="MIT Technology Review">MIT Technology Review</a>. 20 April 2010. Archived from <a rel="nofollow" class="external text" href="https://www.technologyreview.com/article/418585/march-of-the-machines/">the original</a> on 16 October 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">6 October</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=technologyreview.com&amp;rft.atitle=March+of+the+Machines&amp;rft.date=2010-04-20&amp;rft_id=https%3A%2F%2Fwww.technologyreview.com%2Farticle%2F418585%2Fmarch-of-the-machines%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-Krazit-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-Krazit_56-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKrazit2006" class="citation news cs1">Krazit, Tom (3 April 2006). <a rel="nofollow" class="external text" href="https://news.cnet.com/ARMed-for-the-living-room/2100-1006_3-6056729.html">"ARMed for the living room"</a>. CNET.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=ARMed+for+the+living+room&amp;rft.date=2006-04-03&amp;rft.aulast=Krazit&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Fnews.cnet.com%2FARMed-for-the-living-room%2F2100-1006_3-6056729.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-popular-57"><span class="mw-cite-backlink">^ <a href="#cite_ref-popular_57-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-popular_57-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFitzpatrick2011" class="citation journal cs1">Fitzpatrick, J. (2011). <a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F1941487.1941501">"An Interview with Steve Furber"</a>. <i><a href="/wiki/Communications_of_the_ACM" title="Communications of the ACM">Communications of the ACM</a></i>. <b>54</b> (5): 34–39. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<span class="cs1-lock-free" title="Freely accessible"><a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F1941487.1941501">10.1145/1941487.1941501</a></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Communications+of+the+ACM&amp;rft.atitle=An+Interview+with+Steve+Furber&amp;rft.volume=54&amp;rft.issue=5&amp;rft.pages=34-39&amp;rft.date=2011&amp;rft_id=info%3Adoi%2F10.1145%2F1941487.1941501&amp;rft.aulast=Fitzpatrick&amp;rft.aufirst=J.&amp;rft_id=https%3A%2F%2Fdoi.org%2F10.1145%252F1941487.1941501&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFTracy_Robinson2014" class="citation web cs1">Tracy Robinson (12 February 2014). <a rel="nofollow" class="external text" href="https://community.arm.com/community/news/blog/2014/02/12/celebrating-50-billion-shipped-arm-powered-chips">"Celebrating 50 Billion shipped ARM-powered Chips"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Celebrating+50+Billion+shipped+ARM-powered+Chips&amp;rft.date=2014-02-12&amp;rft.au=Tracy+Robinson&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fcommunity%2Fnews%2Fblog%2F2014%2F02%2F12%2Fcelebrating-50-billion-shipped-arm-powered-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSarah_Murry2014" class="citation web cs1">Sarah Murry (3 March 2014). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150916101815/https://www.broadcom.com/blog/chip-design/arms-reach-50-billion-chip-milestone-video/">"ARM's Reach: 50 Billion Chip Milestone"</a>. Archived from <a rel="nofollow" class="external text" href="https://www.broadcom.com/blog/chip-design/arms-reach-50-billion-chip-milestone-video/">the original</a> on 16 September 2015.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM%27s+Reach%3A+50+Billion+Chip+Milestone&amp;rft.date=2014-03-03&amp;rft.au=Sarah+Murry&amp;rft_id=https%3A%2F%2Fwww.broadcom.com%2Fblog%2Fchip-design%2Farms-reach-50-billion-chip-milestone-video%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBrown2009" class="citation news cs1">Brown, Eric (2009). <a rel="nofollow" class="external text" href="https://archive.today/20130103181613/http://www.linuxfordevices.com/c/a/News/Always-Innovating-Touch-Book/">"ARM netbook ships with detachable tablet"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.linuxfordevices.com/c/a/News/Always-Innovating-Touch-Book/">the original</a> on 3 January 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">19 August</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=ARM+netbook+ships+with+detachable+tablet&amp;rft.date=2009&amp;rft.aulast=Brown&amp;rft.aufirst=Eric&amp;rft_id=http%3A%2F%2Fwww.linuxfordevices.com%2Fc%2Fa%2FNews%2FAlways-Innovating-Touch-Book%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFPeter_Clarke2016" class="citation news cs1">Peter Clarke (7 January 2016). <a rel="nofollow" class="external text" href="https://www.eetimes.com/document.asp?doc_id=1328624&amp;">"Amazon Now Sells Own ARM chips"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Amazon+Now+Sells+Own+ARM+chips&amp;rft.date=2016-01-07&amp;rft.au=Peter+Clarke&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1328624%26&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.macom.com/about/news-and-events/press-release-archive/row-col1/news--event-archive/macom-successfully-completes-a-1">"MACOM Successfully Completes Acquisition of AppliedMicro"</a> (Press release). 26 January 2017.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=MACOM+Successfully+Completes+Acquisition+of+AppliedMicro&amp;rft.date=2017-01-26&amp;rft_id=https%3A%2F%2Fwww.macom.com%2Fabout%2Fnews-and-events%2Fpress-release-archive%2Frow-col1%2Fnews--event-archive%2Fmacom-successfully-completes-a-1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFrumusanu" class="citation web cs1">Frumusanu, Andrei. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/10366/arm-built-on-cortex-license">"ARM Details Built on ARM Cortex Technology License"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 May</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=ARM+Details+Built+on+ARM+Cortex+Technology+License&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F10366%2Farm-built-on-cortex-license&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCutress" class="citation web cs1">Cutress, Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14644/arm-flexible-access-design-the-soc-before-spending-money">"ARM Flexible Access: Design the SoC Before Spending Money"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">9 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=ARM+Flexible+Access%3A+Design+the+SoC+Before+Spending+Money&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14644%2Farm-flexible-access-design-the-soc-before-spending-money&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/flexible-access/faqs">"ARM Flexible Access Frequently Asked Questions"</a>. <i>ARM</i><span class="reference-accessdate">. Retrieved <span class="nowrap">9 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM&amp;rft.atitle=ARM+Flexible+Access+Frequently+Asked+Questions&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fflexible-access%2Ffaqs&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNolting" class="citation web cs1">Nolting, Stephan. <a rel="nofollow" class="external text" href="https://opencores.org/websvn,filedetails?repname=storm_core&amp;path=%2Fstorm_core%2Ftrunk%2Fdoc%2FSTORM+CORE+datasheet.pdf">"STORM CORE Processor System"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/OpenCores" title="OpenCores">OpenCores</a><span class="reference-accessdate">. Retrieved <span class="nowrap">1 April</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=STORM+CORE+Processor+System&amp;rft.pub=OpenCores&amp;rft.aulast=Nolting&amp;rft.aufirst=Stephan&amp;rft_id=https%3A%2F%2Fopencores.org%2Fwebsvn%2Cfiledetails%3Frepname%3Dstorm_core%26path%3D%252Fstorm_core%252Ftrunk%252Fdoc%252FSTORM%2BCORE%2Bdatasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://github.com/krevanth/ZAP">ZAP</a> on <a href="/wiki/GitHub" title="GitHub">GitHub</a></span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-70">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-m/cortex-m23-processor.php">"Cortex-M23 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">27 October</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-M23+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-m%2Fcortex-m23-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-m/cortex-m33-processor.php">"Cortex-M33 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">27 October</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-M33+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-m%2Fcortex-m33-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/about/newsroom/armv8-m-architecture-simplifies-security-for-smart-embedded-devices.php">"ARMv8-M Architecture Simplifies Security for Smart Embedded"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 November</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-M+Architecture+Simplifies+Security+for+Smart+Embedded&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fabout%2Fnewsroom%2Farmv8-m-architecture-simplifies-security-for-smart-embedded-devices.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLtd" class="citation web cs1">Ltd, Arm. <a rel="nofollow" class="external text" href="https://www.arm.com/architecture/cpu/m-profile">"M-Profile Architectures"</a>. <i>Arm | The Architecture for the Digital World</i><span class="reference-accessdate">. Retrieved <span class="nowrap">29 August</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arm+%7C+The+Architecture+for+the+Digital+World&amp;rft.atitle=M-Profile+Architectures&amp;rft.aulast=Ltd&amp;rft.aufirst=Arm&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Farchitecture%2Fcpu%2Fm-profile&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/instruction-set-architectures/armv8-r-architecture.php">"ARMv8-R Architecture"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-R+Architecture&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Finstruction-set-architectures%2Farmv8-r-architecture.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-75">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCraske2013" class="citation web cs1">Craske, Simon (October 2013). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140406081724/https://arm.com/files/pdf/ARMv8R__Architecture_Oct13.pdf">"ARM Cortex-R Architecture"</a> <span class="cs1-format">(PDF)</span>. Arm Holdings. Archived from <a rel="nofollow" class="external text" href="https://arm.com/files/pdf/ARMv8R__Architecture_Oct13.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 6 April 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">1 February</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Cortex-R+Architecture&amp;rft.pub=Arm+Holdings&amp;rft.date=2013-10&amp;rft.aulast=Craske&amp;rft.aufirst=Simon&amp;rft_id=https%3A%2F%2Farm.com%2Ffiles%2Fpdf%2FARMv8R&#95;_Architecture_Oct13.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-76">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSmith2016" class="citation news cs1">Smith, Ryan (20 September 2016). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/10690/arm-announces-the-cortexr52-cpu-deterministic-safe-for-adas-more">"ARM Announces Cortex-R52 CPU: Deterministic &amp; Safe, for ADAS &amp; More"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">20 September</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=ARM+Announces+Cortex-R52+CPU%3A+Deterministic+%26+Safe%2C+for+ADAS+%26+More&amp;rft.date=2016-09-20&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F10690%2Farm-announces-the-cortexr52-cpu-deterministic-safe-for-adas-more&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.arm.com/ip-products/processors/cortex-a/cortex-a32">"Cortex-A32 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A32+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fip-products%2Fprocessors%2Fcortex-a%2Fcortex-a32&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-Cortex-A35_Processor-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-Cortex-A35_Processor_78-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-a/cortex-a35-processor.php">"Cortex-A35 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 November</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A35+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a35-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-cortex-a50_announce-79"><span class="mw-cite-backlink">^ <a href="#cite_ref-cortex-a50_announce_79-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cortex-a50_announce_79-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/about/newsroom/arm-launches-cortex-a50-series-the-worlds-most-energy-efficient-64-bit-processors.php">"ARM Launches Cortex-A50 Series, the World's Most Energy-Efficient 64-bit Processors"</a> (Press release). <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm Holdings</a><span class="reference-accessdate">. Retrieved <span class="nowrap">31 October</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Launches+Cortex-A50+Series%2C+the+World%27s+Most+Energy-Efficient+64-bit+Processors&amp;rft.pub=Arm+Holdings&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fabout%2Fnewsroom%2Farm-launches-cortex-a50-series-the-worlds-most-energy-efficient-64-bit-processors.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-a/cortex-a72-processor.php">"Cortex-A72 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A72+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a72-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-a/cortex-a73-processor.php">"Cortex-A73 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">2 June</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A73+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a73-processor.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/instruction-set-architectures/armv8-architecture.php">"ARMv8-A Architecture"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv8-A+Architecture&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Finstruction-set-architectures%2Farmv8-architecture.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-83">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://semiaccurate.com/2014/06/03/cavium-thunder-x-ups-arm-core-count-48-single-chip/">"Cavium Thunder X ups the ARM core count to 48 on a single chip"</a>. <a href="/wiki/SemiAccurate" title="SemiAccurate">SemiAccurate</a>. 3 June 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cavium+Thunder+X+ups+the+ARM+core+count+to+48+on+a+single+chip&amp;rft.pub=SemiAccurate&amp;rft.date=2014-06-03&amp;rft_id=https%3A%2F%2Fsemiaccurate.com%2F2014%2F06%2F03%2Fcavium-thunder-x-ups-arm-core-count-48-single-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20151016102603/http://finance.yahoo.com/news/cavium-supercomputing-2014-120500860.html">"Cavium at Supercomputing 2014"</a>. <i>Yahoo Finance</i>. 17 November 2014. Archived from <a rel="nofollow" class="external text" href="https://finance.yahoo.com/news/cavium-supercomputing-2014-120500860.html">the original</a> on 16 October 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">15 January</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Yahoo+Finance&amp;rft.atitle=Cavium+at+Supercomputing+2014&amp;rft.date=2014-11-17&amp;rft_id=https%3A%2F%2Ffinance.yahoo.com%2Fnews%2Fcavium-supercomputing-2014-120500860.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-85">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBurt2014" class="citation web cs1">Burt, Jeff (17 November 2014). <a rel="nofollow" class="external text" href="https://www.eweek.com/servers/cray-to-evaluate-arm-chips-in-its-supercomputers/">"Cray to Evaluate ARM Chips in Its Supercomputers"</a>. <i>eWeek</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eWeek&amp;rft.atitle=Cray+to+Evaluate+ARM+Chips+in+Its+Supercomputers&amp;rft.date=2014-11-17&amp;rft.aulast=Burt&amp;rft.aufirst=Jeff&amp;rft_id=https%3A%2F%2Fwww.eweek.com%2Fservers%2Fcray-to-evaluate-arm-chips-in-its-supercomputers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-86">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/9781/samsung-announces-exynos-8890-with-cat1213-modem-and-custom-cpu">"Samsung Announces Exynos 8890 with Cat.12/13 Modem and Custom CPU"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Announces+Exynos+8890+with+Cat.12%2F13+Modem+and+Custom+CPU&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F9781%2Fsamsung-announces-exynos-8890-with-cat1213-modem-and-custom-cpu&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-87">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.arm.com/ip-products/processors/cortex-a/cortex-a34">"Cortex-A34 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">10 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A34+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fip-products%2Fprocessors%2Fcortex-a%2Fcortex-a34&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://reviews.llvm.org/D21500">"D21500 &#91;AARCH64&#93; Add support for Broadcom Vulcan"</a>. <i>reviews.llvm.org</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=reviews.llvm.org&amp;rft.atitle=D21500+%5BAARCH64%5D+Add+support+for+Broadcom+Vulcan&amp;rft_id=https%3A%2F%2Freviews.llvm.org%2FD21500&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-89">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.arm.com/products/processors/cortex-a/cortex-a55">"Cortex-A55 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">29 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A55+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a55&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.arm.com/products/processors/cortex-a/cortex-a75">"Cortex-A75 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">29 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A75+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a75&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.arm.com/products/processors/cortex-a/cortex-a76">"Cortex-A76 Processor"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">11 October</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A76+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a76&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBerenice_Mann2017" class="citation web cs1">Berenice Mann (April 2017). <a rel="nofollow" class="external text" href="https://community.arm.com/processors/b/blog/posts/arm-architecture-armv8-2-a-evolution-and-delivery">"ARM Architecture – ARMv8.2-A evolution and delivery"</a>. <i>community.ARM.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.ARM.com&amp;rft.atitle=ARM+Architecture+%E2%80%93+ARMv8.2-A+evolution+and+delivery&amp;rft.date=2017-04&amp;rft.au=Berenice+Mann&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fprocessors%2Fb%2Fblog%2Fposts%2Farm-architecture-armv8-2-a-evolution-and-delivery&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFrumusanu" class="citation web cs1">Frumusanu, Andrei. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14645/samsung-announces-exynos-9825-first-7nm-euv-silicon-chip">"Samsung Announces the Exynos 9825 SoC: First 7nm EUV Silicon Chip"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">11 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Announces+the+Exynos+9825+SoC%3A+First+7nm+EUV+Silicon+Chip&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14645%2Fsamsung-announces-exynos-9825-first-7nm-euv-silicon-chip&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190620065621/http://images.firstxw.com/view/230119.html">"Fujitsu began to produce Japan's billions of super-calculations with the strongest ARM processor A64FX"</a>. <i>China IT News</i>. Archived from <a rel="nofollow" class="external text" href="http://images.firstxw.com/view/230119.html">the original</a> on 20 June 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">17 August</span> 2019</span>. <q>ARMv8 SVE (Scalable Vector Extension) chip, which uses 512bit floating point.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=China+IT+News&amp;rft.atitle=Fujitsu+began+to+produce+Japan%27s+billions+of+super-calculations+with+the+strongest+ARM+processor+A64FX&amp;rft_id=http%3A%2F%2Fimages.firstxw.com%2Fview%2F230119.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-95">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/silicon-ip-cpu/cortex-a/cortex-a65ae">"Cortex-A65AE – ARM"</a>. <i>ARM</i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 April</span> 2020</span>. <q>can execute two-threads in parallel on each cycle. Each thread can be at different exception levels and run different operating systems.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM&amp;rft.atitle=Cortex-A65AE+%E2%80%93+ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fsilicon-ip-cpu%2Fcortex-a%2Fcortex-a65ae&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFrumusanu" class="citation web cs1">Frumusanu, Andrei. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15621/marvell-announces-thunderx3-96-cores-384-thread-3rd-gen-arm-server-processor">"Marvell Announces ThunderX3: 96 Cores &amp; 384 Thread 3rd Gen ARM Server Processor"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 May</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Marvell+Announces+ThunderX3%3A+96+Cores+%26+384+Thread+3rd+Gen+ARM+Server+Processor&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15621%2Fmarvell-announces-thunderx3-96-cores-384-thread-3rd-gen-arm-server-processor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://github.com/apple/llvm-project/commit/677da09d0259d7530d32e85cb561bee15f0066e2">"AArch64: add support for newer Apple CPUs · apple/llvm-project@677da09"</a>. <i>GitHub</i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 September</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=AArch64%3A+add+support+for+newer+Apple+CPUs+%C2%B7+apple%2Fllvm-project%40677da09&amp;rft_id=https%3A%2F%2Fgithub.com%2Fapple%2Fllvm-project%2Fcommit%2F677da09d0259d7530d32e85cb561bee15f0066e2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/arm-a-profile-architecture-developments-2020">"New features for the Armv8-A architecture - Architectures and Processors blog - Arm Community blogs - Arm Community"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">28 December</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=New+features+for+the+Armv8-A+architecture+-+Architectures+and+Processors+blog+-+Arm+Community+blogs+-+Arm+Community&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Farm-community-blogs%2Fb%2Farchitectures-and-processors-blog%2Fposts%2Farm-a-profile-architecture-developments-2020&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-99">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/company/news/2021/03/arms-answer-to-the-future-of-ai-armv9-architecture">"Arm's solution to the future needs of AI, security and specialized computing is v9"</a>. <i>Arm</i><span class="reference-accessdate">. Retrieved <span class="nowrap">16 August</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arm&amp;rft.atitle=Arm%27s+solution+to+the+future+needs+of+AI%2C+security+and+specialized+computing+is+v9&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fcompany%2Fnews%2F2021%2F03%2Farms-answer-to-the-future-of-ai-armv9-architecture&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-100">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/first-armv9-cpu-cores">"First Armv9 Cortex CPUs for Consumer Compute"</a>. <i>community.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">16 August</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=First+Armv9+Cortex+CPUs+for+Consumer+Compute&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Ffirst-armv9-cpu-cores&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-101">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/arm-a-profile-architecture-developments-2021">"Arm A-Profile Architecture Developments 2021 - Architectures and Processors blog - Arm Community blogs - Arm Community"</a>. <i>community.arm.com</i>. 8 September 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">25 September</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Arm+A-Profile+Architecture+Developments+2021+-+Architectures+and+Processors+blog+-+Arm+Community+blogs+-+Arm+Community&amp;rft.date=2021-09-08&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Farm-community-blogs%2Fb%2Farchitectures-and-processors-blog%2Fposts%2Farm-a-profile-architecture-developments-2021&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-102"><span class="mw-cite-backlink"><b><a href="#cite_ref-102">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/arm-a-profile-architecture-2022">"Arm A-Profile Architecture Developments 2022 - Architectures and Processors blog - Arm Community blogs - Arm Community"</a>. <i>community.arm.com</i>. 29 September 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">25 September</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=community.arm.com&amp;rft.atitle=Arm+A-Profile+Architecture+Developments+2022+-+Architectures+and+Processors+blog+-+Arm+Community+blogs+-+Arm+Community&amp;rft.date=2022-09-29&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Farm-community-blogs%2Fb%2Farchitectures-and-processors-blog%2Fposts%2Farm-a-profile-architecture-2022&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-103"><span class="mw-cite-backlink"><b><a href="#cite_ref-103">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.faqs/attached/6745/0141_5linecard.pdf">"Line Card"</a> <span class="cs1-format">(PDF)</span>. 2003<span class="reference-accessdate">. Retrieved <span class="nowrap">1 October</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Line+Card&amp;rft.date=2003&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Ftopic%2Fcom.arm.doc.faqs%2Fattached%2F6745%2F0141_5linecard.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-104"><span class="mw-cite-backlink"><b><a href="#cite_ref-104">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFParrish2011" class="citation magazine cs1">Parrish, Kevin (14 July 2011). <a rel="nofollow" class="external text" href="https://www.eetimes.com/electronics-news/4217840/Million-ARM-cores-brain-simulator">"One Million ARM Cores Linked to Simulate Brain"</a>. <i>EE Times</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2 August</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=One+Million+ARM+Cores+Linked+to+Simulate+Brain&amp;rft.date=2011-07-14&amp;rft.aulast=Parrish&amp;rft.aufirst=Kevin&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Felectronics-news%2F4217840%2FMillion-ARM-cores-brain-simulator&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-Chdddhea-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-Chdddhea_105-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204j/Chdddhea.html">"Processor mode"</a>. <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm Holdings</a><span class="reference-accessdate">. Retrieved <span class="nowrap">26 March</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Processor+mode&amp;rft.pub=Arm+Holdings&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.dui0204j%2FChdddhea.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-2012-lpc-arm-zyngier-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-2012-lpc-arm-zyngier_106-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://blog.linuxplumbersconf.org/2012/wp-content/uploads/2012/09/2012-lpc-arm-zyngier.pdf">"KVM/ARM"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">14 February</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=KVM%2FARM&amp;rft_id=https%3A%2F%2Fblog.linuxplumbersconf.org%2F2012%2Fwp-content%2Fuploads%2F2012%2F09%2F2012-lpc-arm-zyngier.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-107"><span class="mw-cite-backlink"><b><a href="#cite_ref-107">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBrash2010" class="citation conference cs1">Brash, David (August 2010). <a rel="nofollow" class="external text" href="https://pdfs.semanticscholar.org/3e9a/0bacae64fc1423612a5612e2485682debc85.pdf"><i>Extensions to the ARMv7-A Architecture</i></a> <span class="cs1-format">(PDF)</span>. 2010 IEEE Hot Chips 22 Symposium (HCS). pp.&#160;1–21. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FHOTCHIPS.2010.7480070">10.1109/HOTCHIPS.2010.7480070</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-4673-8875-7" title="Special:BookSources/978-1-4673-8875-7"><bdi>978-1-4673-8875-7</bdi></a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:46339775">46339775</a><span class="reference-accessdate">. Retrieved <span class="nowrap">6 June</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Extensions+to+the+ARMv7-A+Architecture&amp;rft.pages=1-21&amp;rft.date=2010-08&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A46339775%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1109%2FHOTCHIPS.2010.7480070&amp;rft.isbn=978-1-4673-8875-7&amp;rft.aulast=Brash&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fpdfs.semanticscholar.org%2F3e9a%2F0bacae64fc1423612a5612e2485682debc85.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-108"><span class="mw-cite-backlink"><b><a href="#cite_ref-108">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka15414.html">"How does the ARM Compiler support unaligned accesses?"</a>. 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">5 October</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=How+does+the+ARM+Compiler+support+unaligned+accesses%3F&amp;rft.date=2011&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.faqs%2Fka15414.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-109"><span class="mw-cite-backlink"><b><a href="#cite_ref-109">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.heyrick.co.uk/armwiki/Unaligned_data_access">"Unaligned data access"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">5 October</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Unaligned+data+access&amp;rft_id=http%3A%2F%2Fwww.heyrick.co.uk%2Farmwiki%2FUnaligned_data_access&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-M0-TRM-110"><span class="mw-cite-backlink"><b><a href="#cite_ref-M0-TRM_110-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0432c/DDI0432C_cortex_m0_r0p0_trm.pdf">"Cortex-M0 r0p0 Technical Reference Manual"</a> <span class="cs1-format">(PDF)</span>. <i>Arm</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arm&amp;rft.atitle=Cortex-M0+r0p0+Technical+Reference+Manual&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Ftopic%2Fcom.arm.doc.ddi0432c%2FDDI0432C_cortex_m0_r0p0_trm.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-111"><span class="mw-cite-backlink"><b><a href="#cite_ref-111">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0403/latest/">"ARMv7-M Architecture Reference Manual"</a>. Arm<span class="reference-accessdate">. Retrieved <span class="nowrap">18 July</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv7-M+Architecture+Reference+Manual&amp;rft.pub=Arm&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0403%2Flatest%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-ARMv7-AR-Ref-112"><span class="mw-cite-backlink">^ <a href="#cite_ref-ARMv7-AR-Ref_112-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ARMv7-AR-Ref_112-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0406/latest">"ARMv7-A and ARMv7-R Architecture Reference Manual; Arm Holdings"</a>. arm.com<span class="reference-accessdate">. Retrieved <span class="nowrap">19 January</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARMv7-A+and+ARMv7-R+Architecture+Reference+Manual%3B+Arm+Holdings&amp;rft.pub=arm.com&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0406%2Flatest&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-113"><span class="mw-cite-backlink"><b><a href="#cite_ref-113">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0290g/I27695.html">"ARM Information Center"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Information+Center&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0290g%2FI27695.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-114"><span class="mw-cite-backlink"><b><a href="#cite_ref-114">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/condition-codes-1-condition-flags-and-codes">"Condition Codes 1: Condition flags and codes"</a>. <i>ARM Community</i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 September</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+Community&amp;rft.atitle=Condition+Codes+1%3A+Condition+flags+and+codes&amp;rft_id=https%3A%2F%2Fcommunity.arm.com%2Fdeveloper%2Fip-products%2Fprocessors%2Fb%2Fprocessors-ip-blog%2Fposts%2Fcondition-codes-1-condition-flags-and-codes&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-115"><span class="mw-cite-backlink"><b><a href="#cite_ref-115">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0214b/ch09s01s02.html">"9.1.2. Instruction cycle counts"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=9.1.2.+Instruction+cycle+counts&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0214b%2Fch09s01s02.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-116"><span class="mw-cite-backlink"><b><a href="#cite_ref-116">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0314h/Babdadfc.html">"CoreSight Components: About the Debug Access Port"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CoreSight+Components%3A+About+the+Debug+Access+Port&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0314h%2FBabdadfc.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-117"><span class="mw-cite-backlink"><b><a href="#cite_ref-117">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dai0179b/ar01s01s03.html">"The Cortex-M3: Debug Access Port (DAP)"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Cortex-M3%3A+Debug+Access+Port+%28DAP%29&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.dai0179b%2Far01s01s03.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-118"><span class="mw-cite-backlink"><b><a href="#cite_ref-118">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAnderson" class="citation web cs1">Anderson, Mike. <a rel="nofollow" class="external text" href="https://elinux.org/images/7/7f/Manderson5.pdf">"Understanding ARM HW Debug Options"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Understanding+ARM+HW+Debug+Options&amp;rft.aulast=Anderson&amp;rft.aufirst=Mike&amp;rft_id=https%3A%2F%2Felinux.org%2Fimages%2F7%2F7f%2FManderson5.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-119"><span class="mw-cite-backlink"><b><a href="#cite_ref-119">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.keil.com/support/man/docs/dapdebug/dapdebug_introduction.htm">"CMSIS-DAP Debugger User's Guide"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CMSIS-DAP+Debugger+User%27s+Guide&amp;rft_id=http%3A%2F%2Fwww.keil.com%2Fsupport%2Fman%2Fdocs%2Fdapdebug%2Fdapdebug_introduction.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-120"><span class="mw-cite-backlink"><b><a href="#cite_ref-120">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.nimblemachines.com/cmsis-dap/">"CMSIS-DAP"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CMSIS-DAP&amp;rft_id=https%3A%2F%2Fwww.nimblemachines.com%2Fcmsis-dap%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-121"><span class="mw-cite-backlink"><b><a href="#cite_ref-121">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://electronics.stackexchange.com/questions/405134/swdap-vs-cmsis-dap-vs-daplink">"SWDAP vs CMSIS-DAP vs DAPLink"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SWDAP+vs+CMSIS-DAP+vs+DAPLink&amp;rft_id=https%3A%2F%2Felectronics.stackexchange.com%2Fquestions%2F405134%2Fswdap-vs-cmsis-dap-vs-daplink&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-122"><span class="mw-cite-backlink"><b><a href="#cite_ref-122">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/CPUs/cpu-arch-DSP.html">"ARM DSP Instruction Set Extensions"</a>. <i>arm.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090414011837/https://www.arm.com/products/CPUs/cpu-arch-DSP.html">Archived</a> from the original on 14 April 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=arm.com&amp;rft.atitle=ARM+DSP+Instruction+Set+Extensions&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2FCPUs%2Fcpu-arch-DSP.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-123"><span class="mw-cite-backlink"><b><a href="#cite_ref-123">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/technologies/dsp-simd.php">"DSP &amp; SIMD"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DSP+%26+SIMD&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Ftechnologies%2Fdsp-simd.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-124"><span class="mw-cite-backlink"><b><a href="#cite_ref-124">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.atmel.com/Images/DDI0029G_7TDMI_R3_trm.pdf">"ARM7TDMI Technical Reference Manual"</a> <span class="cs1-format">(PDF)</span>. p.&#160;ii.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM7TDMI+Technical+Reference+Manual&amp;rft.pages=ii&amp;rft_id=http%3A%2F%2Fwww.atmel.com%2FImages%2FDDI0029G_7TDMI_R3_trm.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-125"><span class="mw-cite-backlink"><b><a href="#cite_ref-125">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFJaggar1996" class="citation book cs1">Jaggar, Dave (1996). <i>ARM Architecture Reference Manual</i>. Prentice Hall. pp.&#160;6–1. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-13-736299-8" title="Special:BookSources/978-0-13-736299-8"><bdi>978-0-13-736299-8</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=ARM+Architecture+Reference+Manual&amp;rft.pages=6-1&amp;rft.pub=Prentice+Hall&amp;rft.date=1996&amp;rft.isbn=978-0-13-736299-8&amp;rft.aulast=Jaggar&amp;rft.aufirst=Dave&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-lwn-126"><span class="mw-cite-backlink"><b><a href="#cite_ref-lwn_126-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNathan_Willis2015" class="citation web cs1">Nathan Willis (10 June 2015). <a rel="nofollow" class="external text" href="http://lwn.net/Articles/647636">"Resurrecting the SuperH architecture"</a>. <a href="/wiki/LWN.net" title="LWN.net">LWN.net</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Resurrecting+the+SuperH+architecture&amp;rft.pub=LWN.net&amp;rft.date=2015-06-10&amp;rft.au=Nathan+Willis&amp;rft_id=http%3A%2F%2Flwn.net%2FArticles%2F647636&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-127"><span class="mw-cite-backlink"><b><a href="#cite_ref-127">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/CPUs/architecture.html">"ARM Processor Instruction Set Architecture"</a>. ARM.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090415171228/http://arm.com/products/CPUs/architecture.html">Archived</a> from the original on 15 April 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Processor+Instruction+Set+Architecture&amp;rft.pub=ARM.com&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2FCPUs%2Farchitecture.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-128"><span class="mw-cite-backlink"><b><a href="#cite_ref-128">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://archive.today/20121209133741/http://www.linuxfordevices.com/c/a/News/ARM-aims-son-of-Thumb-at-uCs-ASSPs-SoCs/">"ARM aims son of Thumb at uCs, ASSPs, SoCs"</a>. Linuxdevices.com. Archived from <a rel="nofollow" class="external text" href="http://www.linuxdevices.com/news/NS7814673959.html">the original</a> on 9 December 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+aims+son+of+Thumb+at+uCs%2C+ASSPs%2C+SoCs&amp;rft.pub=Linuxdevices.com&amp;rft_id=http%3A%2F%2Fwww.linuxdevices.com%2Fnews%2FNS7814673959.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-129"><span class="mw-cite-backlink"><b><a href="#cite_ref-129">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0290g/I1005458.html">"ARM Information Center"</a>. Infocenter.arm.com<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Information+Center&amp;rft.pub=Infocenter.arm.com&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0290g%2FI1005458.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-130"><span class="mw-cite-backlink"><b><a href="#cite_ref-130">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170602084751/https://www.arm.com/products/processors/technologies/jazelle.php">"Jazelle"</a>. ARM Ltd. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/technologies/jazelle.php">the original</a> on 2 June 2017.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Jazelle&amp;rft.pub=ARM+Ltd.&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Ftechnologies%2Fjazelle.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-131"><span class="mw-cite-backlink"><b><a href="#cite_ref-131">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFTom_R._Halfhill2005" class="citation web cs1">Tom R. Halfhill (2005). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20071005161753/https://www.arm.com/miscPDFs/10069.pdf">"ARM strengthens Java compilers: New 16-Bit Thumb-2EE Instructions Conserve System Memory"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/miscPDFs/10069.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 5 October 2007.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+strengthens+Java+compilers%3A+New+16-Bit+Thumb-2EE+Instructions+Conserve+System+Memory&amp;rft.date=2005&amp;rft.au=Tom+R.+Halfhill&amp;rft_id=https%3A%2F%2Fwww.arm.com%2FmiscPDFs%2F10069.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-132"><span class="mw-cite-backlink"><b><a href="#cite_ref-132">^</a></b></span> <span class="reference-text">ARM Architecture Reference Manual, Armv7-A and Armv7-R edition, issue C.b, Section A2.10, 25 July 2012.</span>
</li>
<li id="cite_note-133"><span class="mw-cite-backlink"><b><a href="#cite_ref-133">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0473e/CHDHAGGE.html">"ARM Compiler toolchain Using the Assembler – VFP coprocessor"</a>. ARM.com<span class="reference-accessdate">. Retrieved <span class="nowrap">20 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Compiler+toolchain+Using+the+Assembler+%E2%80%93+VFP+coprocessor&amp;rft.pub=ARM.com&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.dui0473e%2FCHDHAGGE.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-134"><span class="mw-cite-backlink"><b><a href="#cite_ref-134">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204j/Chdehgeh.html">"VFP directives and vector notation"</a>. ARM.com<span class="reference-accessdate">. Retrieved <span class="nowrap">21 November</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VFP+directives+and+vector+notation&amp;rft.pub=ARM.com&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.dui0204j%2FChdehgeh.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-cortex_a9-135"><span class="mw-cite-backlink">^ <a href="#cite_ref-cortex_a9_135-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cortex_a9_135-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.shervinemami.info/armAssembly.html#cortex-a9">"Differences between ARM Cortex-A8 and Cortex-A9"</a>. Shervin Emami<span class="reference-accessdate">. Retrieved <span class="nowrap">21 November</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Differences+between+ARM+Cortex-A8+and+Cortex-A9&amp;rft.pub=Shervin+Emami&amp;rft_id=https%3A%2F%2Fwww.shervinemami.info%2FarmAssembly.html%23cortex-a9&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-136"><span class="mw-cite-backlink"><b><a href="#cite_ref-136">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://chrisacorns.computinghistory.org.uk/docs/GECPlessey/GECPlessey_FPA10DataSheet.pdf">"FPA10 Data Sheet"</a> <span class="cs1-format">(PDF)</span>. <i>chrisacorns.computinghistory.org.uk</i>. GEC Plessey Semiconductors. 11 June 1993<span class="reference-accessdate">. Retrieved <span class="nowrap">26 November</span> 2020</span>. <q>In relation to IEEE 754-1985, the FPA achieves conformance in single-precision arithmetic [...] Occasionally, double- and extended-precision multiplications may be produced with an error of 1 or 2 units in the least significant place of the mantissa.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=chrisacorns.computinghistory.org.uk&amp;rft.atitle=FPA10+Data+Sheet&amp;rft.date=1993-06-11&amp;rft_id=http%3A%2F%2Fchrisacorns.computinghistory.org.uk%2Fdocs%2FGECPlessey%2FGECPlessey_FPA10DataSheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-VFPv4.A7-137"><span class="mw-cite-backlink">^ <a href="#cite_ref-VFPv4.A7_137-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-VFPv4.A7_137-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0464f/BABDAHCE.html">"Cortex-A7 MPCore Technical Reference Manual – 1.3 Features"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">11 July</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Cortex-A7+MPCore+Technical+Reference+Manual+%E2%80%93+1.3+Features&amp;rft.pub=ARM&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0464f%2FBABDAHCE.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-138"><span class="mw-cite-backlink"><b><a href="#cite_ref-138">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wiki.debian.org/ArmHardFloatPort">"ArmHardFloatPort – Debian Wiki"</a>. Wiki.debian.org. 20 August 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">8 January</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ArmHardFloatPort+%E2%80%93+Debian+Wiki&amp;rft.pub=Wiki.debian.org&amp;rft.date=2012-08-20&amp;rft_id=https%3A%2F%2Fwiki.debian.org%2FArmHardFloatPort&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-139"><span class="mw-cite-backlink"><b><a href="#cite_ref-139">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/cortex-a/cortex-a9.php">"Cortex-A9 Processor"</a>. <i>arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">21 November</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=arm.com&amp;rft.atitle=Cortex-A9+Processor&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fcortex-a%2Fcortex-a9.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-140"><span class="mw-cite-backlink"><b><a href="#cite_ref-140">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0409f/Chdceejc.html">"About the Cortex-A9 NEON MPE"</a>. <i>arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">21 November</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=arm.com&amp;rft.atitle=About+the+Cortex-A9+NEON+MPE&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0409f%2FChdceejc.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-141"><span class="mw-cite-backlink"><b><a href="#cite_ref-141">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://patents.google.com/patent/US20050125476A1/en">"US20050125476A1"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=US20050125476A1&amp;rft_id=https%3A%2F%2Fpatents.google.com%2Fpatent%2FUS20050125476A1%2Fen&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-142"><span class="mw-cite-backlink"><b><a href="#cite_ref-142">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://patents.google.com/patent/US20080141004A1/en">"US20080141004A1"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=US20080141004A1&amp;rft_id=https%3A%2F%2Fpatents.google.com%2Fpatent%2FUS20080141004A1%2Fen&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-143"><span class="mw-cite-backlink"><b><a href="#cite_ref-143">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://gcc.gnu.org/onlinedocs/gcc/ARM-Options.html">"ARM Options"</a>. <i>GNU Compiler Collection Manual</i><span class="reference-accessdate">. Retrieved <span class="nowrap">20 September</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GNU+Compiler+Collection+Manual&amp;rft.atitle=ARM+Options&amp;rft_id=https%3A%2F%2Fgcc.gnu.org%2Fonlinedocs%2Fgcc%2FARM-Options.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-144"><span class="mw-cite-backlink"><b><a href="#cite_ref-144">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://github.com/projectNe10/Ne10">Ne10: An open optimized software library project for the ARM Architecture</a> on <a href="/wiki/GitHub" title="GitHub">GitHub</a></span>
</li>
<li id="cite_note-145"><span class="mw-cite-backlink"><b><a href="#cite_ref-145">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFJoseph_Yiu" class="citation web cs1">Joseph Yiu. <a rel="nofollow" class="external text" href="https://www.arm.com/-/media/Files/pdf/white-paper/armv8.1-m-architecture.pdf">"Introduction to ARMv8.1-M architecture"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">18 July</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Introduction+to+ARMv8.1-M+architecture&amp;rft.au=Joseph+Yiu&amp;rft_id=https%3A%2F%2Fwww.arm.com%2F-%2Fmedia%2FFiles%2Fpdf%2Fwhite-paper%2Farmv8.1-m-architecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-146"><span class="mw-cite-backlink"><b><a href="#cite_ref-146">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://genode.org/documentation/articles/trustzone">"Genode – An Exploration of ARM TrustZone Technology"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Genode+%E2%80%93+An+Exploration+of+ARM+TrustZone+Technology&amp;rft_id=https%3A%2F%2Fgenode.org%2Fdocumentation%2Farticles%2Ftrustzone&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-147"><span class="mw-cite-backlink"><b><a href="#cite_ref-147">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://news.thomasnet.com/companystory/476887">"ARM Announces Availability of Mobile Consumer DRM Software Solutions Based on ARM TrustZone Technology"</a> (Press release). News.thomasnet.com<span class="reference-accessdate">. Retrieved <span class="nowrap">18 April</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Announces+Availability+of+Mobile+Consumer+DRM+Software+Solutions+Based+on+ARM+TrustZone+Technology&amp;rft.pub=News.thomasnet.com&amp;rft_id=https%3A%2F%2Fnews.thomasnet.com%2Fcompanystory%2F476887&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-148"><span class="mw-cite-backlink"><b><a href="#cite_ref-148">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLaginimaineb2015" class="citation web cs1">Laginimaineb (8 October 2015). <a rel="nofollow" class="external text" href="https://bits-please.blogspot.com/2015/08/full-trustzone-exploit-for-msm8974.html">"Bits, Please!: Full TrustZone exploit for MSM8974"</a>. <i>Bits, Please!</i><span class="reference-accessdate">. Retrieved <span class="nowrap">3 May</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Bits%2C+Please%21&amp;rft.atitle=Bits%2C+Please%21%3A+Full+TrustZone+exploit+for+MSM8974&amp;rft.date=2015-10-08&amp;rft.au=Laginimaineb&amp;rft_id=https%3A%2F%2Fbits-please.blogspot.com%2F2015%2F08%2Ffull-trustzone-exploit-for-msm8974.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-149"><span class="mw-cite-backlink"><b><a href="#cite_ref-149">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDi_Shen" class="citation web cs1">Di Shen. <a rel="nofollow" class="external text" href="https://www.blackhat.com/docs/us-15/materials/us-15-Shen-Attacking-Your-Trusted-Core-Exploiting-Trustzone-On-Android.pdf">"Attacking your 'Trusted Core' Exploiting TrustZone on Android"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Black_Hat_Briefings" title="Black Hat Briefings">Black Hat Briefings</a><span class="reference-accessdate">. Retrieved <span class="nowrap">3 May</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Attacking+your+%27Trusted+Core%27+Exploiting+TrustZone+on+Android&amp;rft.pub=Black+Hat+Briefings&amp;rft.au=Di+Shen&amp;rft_id=https%3A%2F%2Fwww.blackhat.com%2Fdocs%2Fus-15%2Fmaterials%2Fus-15-Shen-Attacking-Your-Trusted-Core-Exploiting-Trustzone-On-Android.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-150"><span class="mw-cite-backlink"><b><a href="#cite_ref-150">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20130614081110/http://openvirtualization.org/">"ARM TrustZone and ARM Hypervisor Open Source Software"</a>. Open Virtualization. Archived from <a rel="nofollow" class="external text" href="http://www.openvirtualization.org">the original</a> on 14 June 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">14 June</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+TrustZone+and+ARM+Hypervisor+Open+Source+Software&amp;rft.pub=Open+Virtualization&amp;rft_id=http%3A%2F%2Fwww.openvirtualization.org&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-151"><span class="mw-cite-backlink"><b><a href="#cite_ref-151">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160723094537/https://www.amd.com/en-us/innovations/software-technologies/security">"AMD Secure Technology"</a>. <i>AMD</i>. Archived from <a rel="nofollow" class="external text" href="https://www.amd.com/en-us/innovations/software-technologies/security">the original</a> on 23 July 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">6 July</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AMD&amp;rft.atitle=AMD+Secure+Technology&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fen-us%2Finnovations%2Fsoftware-technologies%2Fsecurity&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-152"><span class="mw-cite-backlink"><b><a href="#cite_ref-152">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSmith2012" class="citation news cs1">Smith, Ryan (13 June 2012). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/6007/amd-2013-apus-to-include-arm-cortexa5-processor-for-trustzone-capabilities">"AMD 2013 APUs to include ARM Cortex A5 Processor for Trustzone Capabilities"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 July</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=AMD+2013+APUs+to+include+ARM+Cortex+A5+Processor+for+Trustzone+Capabilities&amp;rft.date=2012-06-13&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F6007%2Famd-2013-apus-to-include-arm-cortexa5-processor-for-trustzone-capabilities&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-beema-153"><span class="mw-cite-backlink">^ <a href="#cite_ref-beema_153-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-beema_153-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShimpi2014" class="citation news cs1">Shimpi, Anand Lal (29 April 2014). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/7974/amd-beema-mullins-architecture-a10-micro-6700t-performance-preview">"AMD Beema Mullins Architecture A10 micro 6700T Performance Preview"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 July</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=AMD+Beema+Mullins+Architecture+A10+micro+6700T+Performance+Preview&amp;rft.date=2014-04-29&amp;rft.aulast=Shimpi&amp;rft.aufirst=Anand+Lal&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F7974%2Famd-beema-mullins-architecture-a10-micro-6700t-performance-preview&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-154"><span class="mw-cite-backlink"><b><a href="#cite_ref-154">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWalton2014" class="citation news cs1">Walton, Jarred (4 June 2014). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/8119/amd-launches-mobile-kaveri-apus">"AMD Launches Mobile Kaveri APUs"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 July</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=AMD+Launches+Mobile+Kaveri+APUs&amp;rft.date=2014-06-04&amp;rft.aulast=Walton&amp;rft.aufirst=Jarred&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F8119%2Famd-launches-mobile-kaveri-apus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-155"><span class="mw-cite-backlink"><b><a href="#cite_ref-155">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://docs.samsungknox.com/admin/whitepaper/kpe/hardware-backed-root-of-trust.htm">"Root of Trust"</a> (white paper). <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a>. April 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Root+of+Trust&amp;rft.pub=Samsung+Electronics&amp;rft.date=2016-04&amp;rft_id=https%3A%2F%2Fdocs.samsungknox.com%2Fadmin%2Fwhitepaper%2Fkpe%2Fhardware-backed-root-of-trust.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-156"><span class="mw-cite-backlink"><b><a href="#cite_ref-156">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20090206061248/http://arm.com/miscPDFs/14128.pdf">"ARM Architecture Reference Manual"</a> <span class="cs1-format">(PDF)</span>. p.&#160;B4-8. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/miscPDFs/14128.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 6 February 2009. <q>APX and XN (execute never) bits have been added in VMSAv6 [Virtual Memory System Architecture]</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Architecture+Reference+Manual&amp;rft.pages=B4-8&amp;rft_id=https%3A%2F%2Fwww.arm.com%2FmiscPDFs%2F14128.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-157"><span class="mw-cite-backlink"><b><a href="#cite_ref-157">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation book cs1"><i>ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition</i>. ARM Limited.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=ARM+Architecture+Reference+Manual%2C+ARMv7-A+and+ARMv7-R+edition&amp;rft.pub=ARM+Limited&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-158"><span class="mw-cite-backlink"><b><a href="#cite_ref-158">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.arm.com/ip-products/processors/cortex-a/cortex-a65ae">"Cortex-A65AE"</a>. <i>ARM Developer</i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 April</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+Developer&amp;rft.atitle=Cortex-A65AE&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fip-products%2Fprocessors%2Fcortex-a%2Fcortex-a65ae&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-AppliedMicro-First_64-bit_ARM_v8_Core-159"><span class="mw-cite-backlink"><b><a href="#cite_ref-AppliedMicro-First_64-bit_ARM_v8_Core_159-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.businesswire.com/news/home/20111027006673/en/AppliedMicro-Showcases-World&#39;s-64-bit-ARM-v8-Core">"AppliedMicro Showcases World's First 64-bit ARM v8 Core"</a> (Press release). AppliedMicro. 28 October 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">11 February</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AppliedMicro+Showcases+World%27s+First+64-bit+ARM+v8+Core&amp;rft.pub=AppliedMicro&amp;rft.date=2011-10-28&amp;rft_id=https%3A%2F%2Fwww.businesswire.com%2Fnews%2Fhome%2F20111027006673%2Fen%2FAppliedMicro-Showcases-World%27s-64-bit-ARM-v8-Core&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-160"><span class="mw-cite-backlink"><b><a href="#cite_ref-160">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/8537/samsungs-exynos-5433-is-an-a57a53-arm-soc">"Samsung's Exynos 5433 is an A57/A53 ARM SoC"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">17 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung%27s+Exynos+5433+is+an+A57%2FA53+ARM+SoC&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F8537%2Fsamsungs-exynos-5433-is-an-a57a53-arm-soc&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-161"><span class="mw-cite-backlink"><b><a href="#cite_ref-161">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0500e/CJHDEBAF.html">"ARM Cortex-A53 MPCore Processor Technical Reference Manual: Cryptography Extension"</a>. ARM<span class="reference-accessdate">. Retrieved <span class="nowrap">11 September</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Cortex-A53+MPCore+Processor+Technical+Reference+Manual%3A+Cryptography+Extension&amp;rft.pub=ARM&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%2Fcom.arm.doc.ddi0500e%2FCJHDEBAF.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-162"><span class="mw-cite-backlink"><b><a href="#cite_ref-162">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFrumusanu2020" class="citation news cs1">Frumusanu, Andrei (3 September 2020). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16056/arm-announces-cortexr82-first-64bit-real-time-processor">"ARM Announced Cortex-R82: First 64-bit Real Time Processor"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=ARM+Announced+Cortex-R82%3A+First+64-bit+Real+Time+Processor&amp;rft.date=2020-09-03&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16056%2Farm-announces-cortexr82-first-64bit-real-time-processor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-163"><span class="mw-cite-backlink"><b><a href="#cite_ref-163">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFrumusanu2021" class="citation news cs1">Frumusanu, Andrei (30 March 2021). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16584/arm-announces-armv9-architecture">"Arm Announces Armv9 Architecture: SVE2, Security, and the Next Decade"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Arm+Announces+Armv9+Architecture%3A+SVE2%2C+Security%2C+and+the+Next+Decade&amp;rft.date=2021-03-30&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16584%2Farm-announces-armv9-architecture&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-164"><span class="mw-cite-backlink"><b><a href="#cite_ref-164">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHarrod2021" class="citation pressrelease cs1">Harrod, Alex (30 March 2021). <a rel="nofollow" class="external text" href="https://www.arm.com/company/news/2021/03/arms-answer-to-the-future-of-ai-armv9-architecture">"Arm launches v9 architecture"</a> (Press release). <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm Ltd.</a></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Arm+launches+v9+architecture&amp;rft.pub=Arm+Ltd.&amp;rft.date=2021-03-30&amp;rft.aulast=Harrod&amp;rft.aufirst=Alex&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fcompany%2Fnews%2F2021%2F03%2Farms-answer-to-the-future-of-ai-armv9-architecture&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-165"><span class="mw-cite-backlink"><b><a href="#cite_ref-165">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFOsborne" class="citation web cs1">Osborne, Charlie. <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/arm-announces-security-architecture-for-iot-devices/">"ARM announces PSA security architecture for IoT devices"</a>. ZDNet.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+announces+PSA+security+architecture+for+IoT+devices&amp;rft.pub=ZDNet&amp;rft.aulast=Osborne&amp;rft.aufirst=Charlie&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Farm-announces-security-architecture-for-iot-devices%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-166"><span class="mw-cite-backlink"><b><a href="#cite_ref-166">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWong2017" class="citation web cs1">Wong, William G. (25 October 2017). <a rel="nofollow" class="external text" href="https://www.electronicdesign.com/industrial-automation/article/21805760/arms-platform-security-architecture-targets-cortexm">"Arm's Platform Security Architecture Targets Cortex-M"</a>. Electronic Design.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Arm%27s+Platform+Security+Architecture+Targets+Cortex-M&amp;rft.pub=Electronic+Design&amp;rft.date=2017-10-25&amp;rft.aulast=Wong&amp;rft.aufirst=William+G.&amp;rft_id=https%3A%2F%2Fwww.electronicdesign.com%2Findustrial-automation%2Farticle%2F21805760%2Farms-platform-security-architecture-targets-cortexm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-167"><span class="mw-cite-backlink"><b><a href="#cite_ref-167">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWong" class="citation web cs1">Wong, William. <a rel="nofollow" class="external text" href="https://www.electronicdesign.com/industrial-automation/arm-s-platform-security-architecture-targets-cortex-m">"ARM's Platform Security Architecture Targets Cortex-M"</a>. <i>Electronic Design</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronic+Design&amp;rft.atitle=ARM%27s+Platform+Security+Architecture+Targets+Cortex-M&amp;rft.aulast=Wong&amp;rft.aufirst=William&amp;rft_id=https%3A%2F%2Fwww.electronicdesign.com%2Findustrial-automation%2Farm-s-platform-security-architecture-targets-cortex-m&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-168"><span class="mw-cite-backlink"><b><a href="#cite_ref-168">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHoffenberg" class="citation web cs1">Hoffenberg, Steve. <a rel="nofollow" class="external text" href="https://www.vdcresearch.com/News-events/iot-blog/ARM-Security-Isnt-Just-a-Technological-Imperative-Its-a-Social-Responsibility.html">"ARM: Security Isn't Just a Technological Imperative, It's a Social Responsibility"</a>. <i>VDC Research</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VDC+Research&amp;rft.atitle=ARM%3A+Security+Isn%27t+Just+a+Technological+Imperative%2C+It%27s+a+Social+Responsibility&amp;rft.aulast=Hoffenberg&amp;rft.aufirst=Steve&amp;rft_id=https%3A%2F%2Fwww.vdcresearch.com%2FNews-events%2Fiot-blog%2FARM-Security-Isnt-Just-a-Technological-Imperative-Its-a-Social-Responsibility.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-169"><span class="mw-cite-backlink"><b><a href="#cite_ref-169">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFArmasu2018" class="citation web cs1">Armasu, Lucian (22 February 2018). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/arm-iot-platform-security-architecture,36564.html">"ARM Reveals More Details About Its IoT Platform Security Architecture"</a>. <i>Tom's Hardware</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=ARM+Reveals+More+Details+About+Its+IoT+Platform+Security+Architecture&amp;rft.date=2018-02-22&amp;rft.aulast=Armasu&amp;rft.aufirst=Lucian&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Farm-iot-platform-security-architecture%2C36564.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-170"><span class="mw-cite-backlink"><b><a href="#cite_ref-170">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWilliams" class="citation web cs1">Williams, Chris. <a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2018/10/17/arm_psa_iot/">"ARM PSA IoT API? BRB... Toolbox of tech to secure net-connected kit opens up some more"</a>. <i>The Register</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Register&amp;rft.atitle=ARM+PSA+IoT+API%3F+BRB...+Toolbox+of+tech+to+secure+net-connected+kit+opens+up+some+more&amp;rft.aulast=Williams&amp;rft.aufirst=Chris&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2018%2F10%2F17%2Farm_psa_iot%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-electronicsweekly-171"><span class="mw-cite-backlink"><b><a href="#cite_ref-electronicsweekly_171-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHayes2019" class="citation web cs1">Hayes, Caroline (25 February 2019). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/market-sectors/internet-of-things/arm-introduces-fourth-security-element-psa-2019-02/">"Embedded World: Arm introduces fourth security element to PSA"</a>. <a href="/wiki/Electronics_Weekly" title="Electronics Weekly">Electronics Weekly</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Embedded+World%3A+Arm+introduces+fourth+security+element+to+PSA&amp;rft.pub=Electronics+Weekly&amp;rft.date=2019-02-25&amp;rft.aulast=Hayes&amp;rft.aufirst=Caroline&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fmarket-sectors%2Finternet-of-things%2Farm-introduces-fourth-security-element-psa-2019-02%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-172"><span class="mw-cite-backlink"><b><a href="#cite_ref-172">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.psacertified.org/">"PSA Certified: building trust in IoT"</a>. <i>PSA Certified</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PSA+Certified&amp;rft.atitle=PSA+Certified%3A+building+trust+in+IoT&amp;rft_id=https%3A%2F%2Fwww.psacertified.org%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-eetimes-173"><span class="mw-cite-backlink">^ <a href="#cite_ref-eetimes_173-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-eetimes_173-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eetimes.com/psa-certified-building-trust-building-value/">"PSA Certified–building trust, building value"</a>. <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. 4 March 2019.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PSA+Certified%E2%80%93building+trust%2C+building+value&amp;rft.pub=EE+Times&amp;rft.date=2019-03-04&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fpsa-certified-building-trust-building-value%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-174"><span class="mw-cite-backlink"><b><a href="#cite_ref-174">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.iot-now.com/2020/03/16/101805-6trn-importance-security-standards-regulation-iot-era/">"The $6trn importance of security standards and regulation in the IoT era"</a>. IoT Now. 16 March 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+%246trn+importance+of+security+standards+and+regulation+in+the+IoT+era&amp;rft.pub=IoT+Now&amp;rft.date=2020-03-16&amp;rft_id=https%3A%2F%2Fwww.iot-now.com%2F2020%2F03%2F16%2F101805-6trn-importance-security-standards-regulation-iot-era%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-forbes-175"><span class="mw-cite-backlink"><b><a href="#cite_ref-forbes_175-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMcGregor2019" class="citation web cs1">McGregor, Jim (4 March 2019). <a rel="nofollow" class="external text" href="https://www.forbes.com/sites/tiriasresearch/2019/03/04/arm-introduces-security-certification-testing-for-iot/#7c4aa91d38eb">"Arm Introduces Security Certification Testing For IoT"</a>. <i><a href="/wiki/Forbes" title="Forbes">Forbes</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Forbes&amp;rft.atitle=Arm+Introduces+Security+Certification+Testing+For+IoT&amp;rft.date=2019-03-04&amp;rft.aulast=McGregor&amp;rft.aufirst=Jim&amp;rft_id=https%3A%2F%2Fwww.forbes.com%2Fsites%2Ftiriasresearch%2F2019%2F03%2F04%2Farm-introduces-security-certification-testing-for-iot%2F%237c4aa91d38eb&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-176"><span class="mw-cite-backlink"><b><a href="#cite_ref-176">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSpeed2019" class="citation web cs1">Speed, Richard (26 February 2019). <a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2019/02/25/azure_iot_takes_to_space/">"Azure IoT heads spaceward to maintain connectivity at the edge, courtesy of Inmarsat"</a>. <a href="/wiki/TheRegister" class="mw-redirect" title="TheRegister">TheRegister</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Azure+IoT+heads+spaceward+to+maintain+connectivity+at+the+edge%2C+courtesy+of+Inmarsat&amp;rft.pub=TheRegister&amp;rft.date=2019-02-26&amp;rft.aulast=Speed&amp;rft.aufirst=Richard&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2019%2F02%2F25%2Fazure_iot_takes_to_space%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-177"><span class="mw-cite-backlink"><b><a href="#cite_ref-177">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.microware.com/index.php/specifications">"OS-9 Specifications"</a>. <a href="/wiki/Microware" title="Microware">Microware</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=OS-9+Specifications&amp;rft.pub=Microware&amp;rft_id=http%3A%2F%2Fwww.microware.com%2Findex.php%2Fspecifications&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-Pharos-178"><span class="mw-cite-backlink">^ <a href="#cite_ref-Pharos_178-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Pharos_178-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://sourceforge.net/projects/rtospharos/">"Pharos"</a>. <i>SourceForge</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SourceForge&amp;rft.atitle=Pharos&amp;rft_id=https%3A%2F%2Fsourceforge.net%2Fprojects%2Frtospharos%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-179"><span class="mw-cite-backlink"><b><a href="#cite_ref-179">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.arm.com/community/partners/display_product/rw/ProductId/4201/">"PikeOS Safe and Secure Virtualization"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PikeOS+Safe+and+Secure+Virtualization&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fcommunity%2Fpartners%2Fdisplay_product%2Frw%2FProductId%2F4201%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-sciopta-180"><span class="mw-cite-backlink">^ <a href="#cite_ref-sciopta_180-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sciopta_180-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.sciopta.com/cpu/cpu.html">"Safety Certified Real-Time Operating Systems – Supported CPUs"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Safety+Certified+Real-Time+Operating+Systems+%E2%80%93+Supported+CPUs&amp;rft_id=http%3A%2F%2Fwww.sciopta.com%2Fcpu%2Fcpu.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-181"><span class="mw-cite-backlink"><b><a href="#cite_ref-181">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20121202082808/http://hub.opensolaris.org/bin/view/Project%2Bosarm/WebHome">"ARM Platform Port"</a>. opensolaris.org. Archived from <a rel="nofollow" class="external text" href="http://hub.opensolaris.org/bin/view/Project+osarm/WebHome">the original</a> on 2 December 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">29 December</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Platform+Port&amp;rft.pub=opensolaris.org&amp;rft_id=http%3A%2F%2Fhub.opensolaris.org%2Fbin%2Fview%2FProject%2Bosarm%2FWebHome&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-182"><span class="mw-cite-backlink"><b><a href="#cite_ref-182">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.ghs.com/news/20160105_CES_CTS_INTEGRITY-64-bit-virtual.html">"Green Hills Software's INTEGRITY-based Multivisor Delivers Embedded Industry's First 64-bit Secure Virtualization Solution"</a>. <i>ghs.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">14 March</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ghs.com&amp;rft.atitle=Green+Hills+Software%27s+INTEGRITY-based+Multivisor+Delivers+Embedded+Industry%27s+First+64-bit+Secure+Virtualization+Solution&amp;rft_id=https%3A%2F%2Fwww.ghs.com%2Fnews%2F20160105_CES_CTS_INTEGRITY-64-bit-virtual.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-183"><span class="mw-cite-backlink"><b><a href="#cite_ref-183">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190101024154/https://www.enea.com/products/operating-systems/enea-ose/">"Enea OSE real-time operating system for 5G and LTE-A | Enea"</a>. <i>enea.com</i>. Archived from <a rel="nofollow" class="external text" href="https://www.enea.com/products/operating-systems/enea-ose/">the original</a> on 1 January 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">17 April</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=enea.com&amp;rft.atitle=Enea+OSE+real-time+operating+system+for+5G+and+LTE-A+%7C+Enea&amp;rft_id=https%3A%2F%2Fwww.enea.com%2Fproducts%2Foperating-systems%2Fenea-ose%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-184"><span class="mw-cite-backlink"><b><a href="#cite_ref-184">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://docs.sel4.systems/Hardware/">"Supported Platforms"</a>. <i>docs.sel4.systems</i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 November</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=docs.sel4.systems&amp;rft.atitle=Supported+Platforms&amp;rft_id=https%3A%2F%2Fdocs.sel4.systems%2FHardware%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-185"><span class="mw-cite-backlink"><b><a href="#cite_ref-185">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://blackberry.qnx.com/en/sdp7">"QNX Software Development Platform (SDP 7.0) | BlackBerry QNX"</a>. <i>blackberry.qnx.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">27 July</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=blackberry.qnx.com&amp;rft.atitle=QNX+Software+Development+Platform+%28SDP+7.0%29+%7C+BlackBerry+QNX&amp;rft_id=https%3A%2F%2Fblackberry.qnx.com%2Fen%2Fsdp7&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-186"><span class="mw-cite-backlink"><b><a href="#cite_ref-186">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://windriver.com/news/press/news-8881">"Wind River Releases 64-Bit VxWorks RTOS"</a>. <i>VxWorks: The Leading RTOS for the Intelligent Edge</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 October</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VxWorks%3A+The+Leading+RTOS+for+the+Intelligent+Edge&amp;rft.atitle=Wind+River+Releases+64-Bit+VxWorks+RTOS&amp;rft_id=https%3A%2F%2Fwindriver.com%2Fnews%2Fpress%2Fnews-8881&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-187"><span class="mw-cite-backlink"><b><a href="#cite_ref-187">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wiki.manjaro.org/index.php/Manjaro-ARM">"Manjaro-ARM"</a>. <i>Manjaro wiki</i>. 20 June 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Manjaro+wiki&amp;rft.atitle=Manjaro-ARM&amp;rft.date=2022-06-20&amp;rft_id=https%3A%2F%2Fwiki.manjaro.org%2Findex.php%2FManjaro-ARM&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-188"><span class="mw-cite-backlink"><b><a href="#cite_ref-188">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLinus_Torvalds2012" class="citation mailinglist cs1">Linus Torvalds (1 October 2012). <a rel="nofollow" class="external text" href="https://lkml.org/lkml/2012/10/1/317">"Re: &#91;GIT PULL&#93; arm64: Linux kernel port"</a>. <i>Linux kernel mailing list</i> (Mailing list)<span class="reference-accessdate">. Retrieved <span class="nowrap">2 May</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Re%3A+%26%2391%3BGIT+PULL%26%2393%3B+arm64%3A+Linux+kernel+port&amp;rft.date=2012-10-01&amp;rft.au=Linus+Torvalds&amp;rft_id=https%3A%2F%2Flkml.org%2Flkml%2F2012%2F10%2F1%2F317&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-189"><span class="mw-cite-backlink"><b><a href="#cite_ref-189">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLarabel2013" class="citation web cs1"><a href="/wiki/Michael_Larabel" class="mw-redirect" title="Michael Larabel">Larabel, Michael</a> (27 February 2013). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=MTMxMzU">"64-bit ARM Version of Ubuntu/Debian Is Booting"</a>. <a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a><span class="reference-accessdate">. Retrieved <span class="nowrap">17 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=64-bit+ARM+Version+of+Ubuntu%2FDebian+Is+Booting&amp;rft.pub=Phoronix&amp;rft.date=2013-02-27&amp;rft.aulast=Larabel&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DMTMxMzU&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-190"><span class="mw-cite-backlink"><b><a href="#cite_ref-190">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.debian.org/News/weekly/2014/12/#debianportsarms">"Debian Project News – August 14th, 2014"</a>. <a href="/wiki/Debian" title="Debian">Debian</a>. 14 August 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">17 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Debian+Project+News+%E2%80%93+August+14th%2C+2014&amp;rft.pub=Debian&amp;rft.date=2014-08-14&amp;rft_id=https%3A%2F%2Fwww.debian.org%2FNews%2Fweekly%2F2014%2F12%2F%23debianportsarms&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-191"><span class="mw-cite-backlink"><b><a href="#cite_ref-191">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ubuntu.com/download/server/arm">"Ubuntu Server for ARM"</a>. <i>ubuntu.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ubuntu.com&amp;rft.atitle=Ubuntu+Server+for+ARM&amp;rft_id=https%3A%2F%2Fubuntu.com%2Fdownload%2Fserver%2Farm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-192"><span class="mw-cite-backlink"><b><a href="#cite_ref-192">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://fedoraproject.org/wiki/Architectures/AArch64">"Architectures/AArch64"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">16 January</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Architectures%2FAArch64&amp;rft_id=https%3A%2F%2Ffedoraproject.org%2Fwiki%2FArchitectures%2FAArch64&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-193"><span class="mw-cite-backlink"><b><a href="#cite_ref-193">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://en.opensuse.org/Portal:ARM/AArch64">"Portal:ARM/AArch64"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">16 January</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Portal%3AARM%2FAArch64&amp;rft_id=https%3A%2F%2Fen.opensuse.org%2FPortal%3AARM%2FAArch64&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-194"><span class="mw-cite-backlink"><b><a href="#cite_ref-194">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.suse.com/releasenotes/x86_64/SUSE-SLES/12-SP2/">"SUSE Linux Enterprise 12 SP2 Release Notes"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">11 November</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SUSE+Linux+Enterprise+12+SP2+Release+Notes&amp;rft_id=https%3A%2F%2Fwww.suse.com%2Freleasenotes%2Fx86_64%2FSUSE-SLES%2F12-SP2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-195"><span class="mw-cite-backlink"><b><a href="#cite_ref-195">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.redhat.com/en/blog/red-hat-introduces-arm-server-support-red-hat-enterprise-linux">"Red Hat introduces ARM server support for Red Hat Enterprise Linux"</a>. <i>redhat.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">18 January</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=redhat.com&amp;rft.atitle=Red+Hat+introduces+ARM+server+support+for+Red+Hat+Enterprise+Linux&amp;rft_id=https%3A%2F%2Fwww.redhat.com%2Fen%2Fblog%2Fred-hat-introduces-arm-server-support-red-hat-enterprise-linux&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-196"><span class="mw-cite-backlink"><b><a href="#cite_ref-196">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://freebsdfoundation.blogspot.com/2014/11/64-bit-arm-architecture-project-update.html">"64-bit ARM architecture project update"</a>. The FreeBSD Foundation. 24 November 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=64-bit+ARM+architecture+project+update&amp;rft.pub=The+FreeBSD+Foundation&amp;rft.date=2014-11-24&amp;rft_id=http%3A%2F%2Ffreebsdfoundation.blogspot.com%2F2014%2F11%2F64-bit-arm-architecture-project-update.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-197"><span class="mw-cite-backlink"><b><a href="#cite_ref-197">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.openbsd.org/arm64.html">"OpenBSD/arm64"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">25 September</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=OpenBSD%2Farm64&amp;rft_id=https%3A%2F%2Fwww.openbsd.org%2Farm64.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-198"><span class="mw-cite-backlink"><b><a href="#cite_ref-198">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://mail-index.netbsd.org/port-arm/2018/04/01/msg004702.html">"NetBSD/arm64"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">5 August</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=NetBSD%2Farm64&amp;rft_id=https%3A%2F%2Fmail-index.netbsd.org%2Fport-arm%2F2018%2F04%2F01%2Fmsg004702.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-199"><span class="mw-cite-backlink"><b><a href="#cite_ref-199">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://arstechnica.com/gadgets/2017/12/hp-asus-announce-first-windows-10-arm-pcs-20-hour-battery-life-gigabit-lte/">"HP, Asus announce first Windows 10 ARM PCs: 20-hour battery life, gigabit LTE"</a>. <i>Ars Technica</i><span class="reference-accessdate">. Retrieved <span class="nowrap">22 January</span> 2018</span>. <q>This new version of Windows 10 is Microsoft's first 64-bit ARM operating system. It'll run x86 and 32-bit ARM applications from the Store, and in due course, 64-bit ARM applications. However, Microsoft hasn't yet finalised its 64-bit ARM SDK. Many pieces are in place (there's a 64-bit ARM compiler, for example), but the company isn't yet taking 64-bit ARM applications submitted to the Store, and there aren't any 64-bit ARM desktop applications either.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=HP%2C+Asus+announce+first+Windows+10+ARM+PCs%3A+20-hour+battery+life%2C+gigabit+LTE&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2017%2F12%2Fhp-asus-announce-first-windows-10-arm-pcs-20-hour-battery-life-gigabit-lte%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-200"><span class="mw-cite-backlink"><b><a href="#cite_ref-200">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHassan2016" class="citation web cs1">Hassan, Mehedi (10 December 2016). <a rel="nofollow" class="external text" href="https://mspoweruser.com/windows-arm64-gets-first-compiled-apps/">"Windows 10 on ARM64 gets its first compiled apps"</a>. <i>MSPoweruser</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=MSPoweruser&amp;rft.atitle=Windows+10+on+ARM64+gets+its+first+compiled+apps&amp;rft.date=2016-12-10&amp;rft.aulast=Hassan&amp;rft.aufirst=Mehedi&amp;rft_id=https%3A%2F%2Fmspoweruser.com%2Fwindows-arm64-gets-first-compiled-apps%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-201"><span class="mw-cite-backlink"><b><a href="#cite_ref-201">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFilippidis2018" class="citation web cs1">Filippidis, Katrina (1 June 2018). <a rel="nofollow" class="external text" href="https://www.engadget.com/2018-06-01-vlc-one-of-first-arm64-windows-apps.html">"VLC becomes one of first ARM64 Windows apps"</a>. <i>Engadget</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Engadget&amp;rft.atitle=VLC+becomes+one+of+first+ARM64+Windows+apps&amp;rft.date=2018-06-01&amp;rft.aulast=Filippidis&amp;rft.aufirst=Katrina&amp;rft_id=https%3A%2F%2Fwww.engadget.com%2F2018-06-01-vlc-one-of-first-arm64-windows-apps.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-202"><span class="mw-cite-backlink"><b><a href="#cite_ref-202">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSweetgall2018" class="citation web cs1">Sweetgall, Marc (15 November 2018). <a rel="nofollow" class="external text" href="https://blogs.windows.com/windowsdeveloper/2018/11/15/official-support-for-windows-10-on-arm-development/">"Official support for Windows 10 on ARM development"</a>. Windows Developer. <i>Windows Blogs</i>. <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a><span class="reference-accessdate">. Retrieved <span class="nowrap">17 December</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Windows+Blogs&amp;rft.atitle=Official+support+for+Windows+10+on+ARM+development&amp;rft.date=2018-11-15&amp;rft.aulast=Sweetgall&amp;rft.aufirst=Marc&amp;rft_id=https%3A%2F%2Fblogs.windows.com%2Fwindowsdeveloper%2F2018%2F11%2F15%2Fofficial-support-for-windows-10-on-arm-development%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-203"><span class="mw-cite-backlink"><b><a href="#cite_ref-203">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFGartenberg2020" class="citation news cs1">Gartenberg, Chaim (12 November 2020). <a rel="nofollow" class="external text" href="https://www.theverge.com/2020/11/12/21562585/macos-11-big-sur-apple-mac-download-available-now">"macOS Big Sur is now available to download"</a>. <i><a href="/wiki/The_Verge" title="The Verge">The Verge</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">13 November</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Verge&amp;rft.atitle=macOS+Big+Sur+is+now+available+to+download&amp;rft.date=2020-11-12&amp;rft.aulast=Gartenberg&amp;rft.aufirst=Chaim&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F2020%2F11%2F12%2F21562585%2Fmacos-11-big-sur-apple-mac-download-available-now&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-204"><span class="mw-cite-backlink"><b><a href="#cite_ref-204">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFClover2020" class="citation news cs1">Clover, Juli (23 June 2020). <a rel="nofollow" class="external text" href="https://www.macrumors.com/2020/06/23/rosetta-wont-support-x86-virtualization-windows/">"Rosetta Won't Support x86 Virtualization Apps Running Windows"</a>. <i><a href="/wiki/MacRumors" title="MacRumors">MacRumors</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">13 November</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=MacRumors&amp;rft.atitle=Rosetta+Won%27t+Support+x86+Virtualization+Apps+Running+Windows&amp;rft.date=2020-06-23&amp;rft.aulast=Clover&amp;rft.aufirst=Juli&amp;rft_id=https%3A%2F%2Fwww.macrumors.com%2F2020%2F06%2F23%2Frosetta-wont-support-x86-virtualization-windows%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-205"><span class="mw-cite-backlink"><b><a href="#cite_ref-205">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wiki.winehq.org/ARM">"ARM – The Official Wine Wiki"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+%E2%80%93+The+Official+Wine+Wiki&amp;rft_id=https%3A%2F%2Fwiki.winehq.org%2FARM&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-206"><span class="mw-cite-backlink"><b><a href="#cite_ref-206">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wiki.winehq.org/ARM64">"ARM64 – The Official Wine Wiki"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM64+%E2%80%93+The+Official+Wine+Wiki&amp;rft_id=https%3A%2F%2Fwiki.winehq.org%2FARM64&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
<li id="cite_note-207"><span class="mw-cite-backlink"><b><a href="#cite_ref-207">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.arm.com/support/arm-security-updates">"ARM Security Updates"</a>. <i>ARM Developer</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+Developer&amp;rft.atitle=ARM+Security+Updates&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fsupport%2Farm-security-updates&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></span>
</li>
</ol></div></div>
<h3><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=67" title="Edit section: Bibliography"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFEvans2019" class="citation audio-visual cs1">Evans, Matt (27 December 2019). <a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=Hf67JYkUCHQ"><i>The Ultimate Acorn Archimedes talk</i></a>. <a rel="nofollow" class="external text" href="https://ghostarchive.org/varchive/youtube/20211211/Hf67JYkUCHQ">Archived</a> from the original on 11 December 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Ultimate+Acorn+Archimedes+talk&amp;rft.date=2019-12-27&amp;rft.aulast=Evans&amp;rft.aufirst=Matt&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DHf67JYkUCHQ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li></ul>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=68" title="Edit section: Further reading"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/ARM_Cortex-M#Further_reading" title="ARM Cortex-M">List of books about ARM Cortex-M</a></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=69" title="Edit section: External links"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1134653256">.mw-parser-output .side-box{margin:4px 0;box-sizing:border-box;border:1px solid #aaa;font-size:88%;line-height:1.25em;background-color:#f9f9f9;display:flow-root}.mw-parser-output .side-box-abovebelow,.mw-parser-output .side-box-text{padding:0.25em 0.9em}.mw-parser-output .side-box-image{padding:2px 0 2px 0.9em;text-align:center}.mw-parser-output .side-box-imageright{padding:2px 0.9em 2px 0;text-align:center}@media(min-width:500px){.mw-parser-output .side-box-flex{display:flex;align-items:center}.mw-parser-output .side-box-text{flex:1}}@media(min-width:720px){.mw-parser-output .side-box{width:238px}.mw-parser-output .side-box-right{clear:right;float:right;margin-left:1em}.mw-parser-output .side-box-left{margin-right:1em}}</style><div class="side-box side-box-right plainlinks sistersitebox"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409">
<div class="side-box-flex">
<div class="side-box-image"><span class="noviewer" typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" decoding="async" width="30" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></span></span></div>
<div class="side-box-text plainlist">Wikimedia Commons has media related to <span style="font-weight: bold; font-style: italic;"><a href="https://commons.wikimedia.org/wiki/Category:ARM_architecture" class="extiw" title="commons:Category:ARM architecture">ARM architecture</a></span>.</div></div>
</div>
<ul><li><span class="official-website"><span class="url"><a rel="nofollow" class="external text" href="https://www.arm.com">Official website</a></span></span> <span class="mw-valign-text-top" typeof="mw:File/Frameless"><a href="https://www.wikidata.org/wiki/Q16980#P856" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></span>, ARM Ltd.</li></ul>
<h3><span class="mw-headline" id="Architecture_manuals">Architecture manuals</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=70" title="Edit section: Architecture manuals"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFARM_Limited1996–2005" class="citation web cs1">ARM Limited (1996–2005). <a rel="nofollow" class="external text" href="https://documentation-service.arm.com/static/5f8dacc8f86e16515cdb865a">"ARM Architecture Reference Manual"</a>. <i>documentation-service.arm.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">16 July</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=documentation-service.arm.com&amp;rft.atitle=ARM+Architecture+Reference+Manual&amp;rft.date=1996%2F2005&amp;rft.au=ARM+Limited&amp;rft_id=https%3A%2F%2Fdocumentation-service.arm.com%2Fstatic%2F5f8dacc8f86e16515cdb865a&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span> - covers ARMv4, ARMv4T, ARMv5T, (ARMv5TExP), ARMv5TE, ARMv5TEJ, and ARMv6</li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFARM_Limited2007–2018" class="citation web cs1">ARM Limited (2007–2018). <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0419/latest">"Armv6-M Architecture Reference Manual"</a>. <i>ARM documentation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">17 July</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+documentation&amp;rft.atitle=Armv6-M+Architecture+Reference+Manual&amp;rft.date=2007%2F2018&amp;rft.au=ARM+Limited&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0419%2Flatest&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFARM_Limited2007–2018" class="citation web cs1">ARM Limited (2007–2018). <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0406/latest">"ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition"</a>. <i>ARM documentation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">17 July</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+documentation&amp;rft.atitle=ARM+Architecture+Reference+Manual+ARMv7-A+and+ARMv7-R+edition&amp;rft.date=2007%2F2018&amp;rft.au=ARM+Limited&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0406%2Flatest&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFARM_Limited2006–2021" class="citation web cs1">ARM Limited (2006–2021). <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0403/latest">"ARMv7-M Architecture Reference Manual"</a>. <i>ARM documentation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 August</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+documentation&amp;rft.atitle=ARMv7-M+Architecture+Reference+Manual&amp;rft.date=2006%2F2021&amp;rft.au=ARM+Limited&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0403%2Flatest&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFARM_Limited2013–2022" class="citation web cs1">ARM Limited (2013–2022). <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0487/latest">"Arm Architecture Reference Manual for A-profile architecture"</a>. <i>ARM documentation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 August</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+documentation&amp;rft.atitle=Arm+Architecture+Reference+Manual+for+A-profile+architecture&amp;rft.date=2013%2F2022&amp;rft.au=ARM+Limited&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0487%2Flatest&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFARM_Limited2016–2020" class="citation web cs1">ARM Limited (2016–2020). <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0568/latest/">"ARM Architecture Reference Manual Supplement - ARMv8, for the ARMv8-R AArch32 architecture profile"</a>. <i>ARM documentation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">17 July</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+documentation&amp;rft.atitle=ARM+Architecture+Reference+Manual+Supplement+-+ARMv8%2C+for+the+ARMv8-R+AArch32+architecture+profile&amp;rft.date=2016%2F2020&amp;rft.au=ARM+Limited&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0568%2Flatest%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFARM_Limited2020–2022" class="citation web cs1">ARM Limited (2020–2022). <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0600/latest/">"Arm Architecture Reference Manual Supplement - Armv8, for Armv8-R AArch64 architecture profile"</a>. <i>ARM documentation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 August</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+documentation&amp;rft.atitle=Arm+Architecture+Reference+Manual+Supplement+-+Armv8%2C+for+Armv8-R+AArch64+architecture+profile&amp;rft.date=2020%2F2022&amp;rft.au=ARM+Limited&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0600%2Flatest%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFARM_Limited2015–2022" class="citation web cs1">ARM Limited (2015–2022). <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0553/latest">"Armv8-M Architecture Reference Manual"</a>. <i>ARM documentation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 August</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+documentation&amp;rft.atitle=Armv8-M+Architecture+Reference+Manual&amp;rft.date=2015%2F2022&amp;rft.au=ARM+Limited&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0553%2Flatest&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFARM_Limited2021" class="citation web cs1">ARM Limited (2021). <a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/ddi0602/latest">"Arm Armv9-A A64 Instruction Set Architecture"</a>. <i>ARM documentation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">17 July</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARM+documentation&amp;rft.atitle=Arm+Armv9-A+A64+Instruction+Set+Architecture&amp;rft.date=2021&amp;rft.au=ARM+Limited&amp;rft_id=https%3A%2F%2Fdeveloper.arm.com%2Fdocumentation%2Fddi0602%2Flatest&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li>
<li><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20131218195900/http://www.futurechips.org/understanding-chips/arm-virtualization-extensions-introduction-part-1.html">"ARM Virtualization Extensions"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.futurechips.org/understanding-chips/arm-virtualization-extensions-introduction-part-1.html">the original</a> on 18 December 2013.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+Virtualization+Extensions&amp;rft_id=http%3A%2F%2Fwww.futurechips.org%2Funderstanding-chips%2Farm-virtualization-extensions-introduction-part-1.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AARM+architecture+family" class="Z3988"></span></li></ul>
<h3><span class="mw-headline" id="Quick-reference_cards">Quick-reference cards</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=71" title="Edit section: Quick-reference cards"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Instructions">Instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=72" title="Edit section: Instructions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li><a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/qrc0006/latest/">Thumb</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200620235725/http://infocenter.arm.com/help/topic/com.arm.doc.qrc0006e/QRC0006_UAL16.pdf">Archived</a> 20 June 2020 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></li>
<li><a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/qrc0001/latest/">ARM and Thumb-2</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200620113032/http://infocenter.arm.com/help/topic/com.arm.doc.qrc0001m/QRC0001_UAL.pdf">Archived</a> 20 June 2020 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></li>
<li><a rel="nofollow" class="external text" href="https://developer.arm.com/documentation/qrc0007/latest/">Vector Floating Point</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200619101951/http://infocenter.arm.com/help/topic/com.arm.doc.qrc0007e/QRC0007_VFP.pdf">Archived</a> 19 June 2020 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></li></ul>
<h4><span class="mw-headline" id="Opcodes">Opcodes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=ARM_architecture_family&amp;action=edit&amp;section=73" title="Edit section: Opcodes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li><a rel="nofollow" class="external text" href="https://re-eject.gbadev.org/files/ThumbRefV2-beta.pdf">Thumb</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220730025833/https://re-eject.gbadev.org/files/ThumbRefV2-beta.pdf">Archived</a> 30 July 2022 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>. Additional archives: <a rel="nofollow" class="external text" href="https://archive.today/20220822110824/https://re-eject.gbadev.org/files/ThumbRefV2-beta.pdf">22 August 2022</a>.</li>
<li><a rel="nofollow" class="external text" href="https://re-eject.gbadev.org/files/armref.pdf">ARM</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220607075242/https://re-eject.gbadev.org/files/armref.pdf">Archived</a> 7 June 2022 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>. Additional archives: <a rel="nofollow" class="external text" href="https://archive.today/20220822111018/https://re-eject.gbadev.org/files/armref.pdf">22 August 2022</a>.</li>
<li><a rel="nofollow" class="external text" href="https://re-eject.gbadev.org/files/GasARMRef.pdf">GNU Assembler Directives</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220430145554/https://re-eject.gbadev.org/files/GasARMRef.pdf">Archived</a> 30 April 2022 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>. Additional archives: <a rel="nofollow" class="external text" href="https://archive.today/20220822105338/https://re-eject.gbadev.org/files/GasARMRef.pdf">22 August 2022</a>.</li></ul>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1061467846">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}</style></div><div role="navigation" class="navbox" aria-labelledby="Application_ARM-based_chips" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1063604349">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Application_ARM-based_chips" title="Template:Application ARM-based chips"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Application_ARM-based_chips" title="Template talk:Application ARM-based chips"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Application_ARM-based_chips" title="Special:EditPage/Template:Application ARM-based chips"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Application_ARM-based_chips" style="font-size:114%;margin:0 4em">Application ARM-based chips</div></th></tr><tr><td class="navbox-abovebelow" colspan="2"><div>
<ul><li><a href="/wiki/Arm_Holdings" title="Arm Holdings">Arm</a></li>
<li><a class="mw-selflink selflink">ARM architecture family</a></li>
<li><a href="/wiki/List_of_ARM_processors" title="List of ARM processors">List of ARM processors</a></li>
<li><a href="/wiki/List_of_products_using_ARM_processors" title="List of products using ARM processors">List of products using ARM processors</a></li>
<li><a href="/wiki/ARM_Cortex-A" title="ARM Cortex-A">ARM Cortex-A</a></li>
<li><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">ARM Cortex-R</a></li>
<li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li>
<li><a href="/wiki/Comparison_of_ARM_processors" title="Comparison of ARM processors">Comparison of ARM processors</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Application<br />processors<br />(32-bit)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">ARMv7-A</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A5" title="ARM Cortex-A5">Cortex-A5</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Actions <a href="/wiki/Actions_Semiconductor" title="Actions Semiconductor">ATM702x</a></li>
<li>Amlogic <a href="/wiki/Amlogic#Products" title="Amlogic">M805/S805, T82<i>x</i></a></li>
<li>Atmel <a href="/wiki/AT91SAM#AT91SAMA5" class="mw-redirect" title="AT91SAM">SAMA5D3</a></li>
<li>InfoTM <a href="/wiki/InfoTM#Products" title="InfoTM">iMAPx820, iMAPx15</a></li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon</a> <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_S4" class="mw-redirect" title="List of Qualcomm Snapdragon processors">S4 Play</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_200" class="mw-redirect" title="List of Qualcomm Snapdragon processors">200</a></li>
<li>RDA RDA8810PL</li>
<li>Telechips <a href="/wiki/Telechips#Products" title="Telechips">TCC892x</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A7" title="ARM Cortex-A7">Cortex-A7</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Allwinner <a href="/wiki/Allwinner_Technology#A_and_H-Series" title="Allwinner Technology">A2x, A3x, A83T, H3, H8</a></li>
<li>NXP <a href="/wiki/I.MX#i.MX_7_series" title="I.MX">i.MX7</a>, <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS10xx</a>, NXP <a href="/wiki/I.MX#i.MX_6_series" title="I.MX">i.MX6UL</a></li>
<li>Broadcom <a href="/wiki/VideoCore" title="VideoCore">VideoCore BCM2836, BCM23550</a></li>
<li>Leadcore <a href="/wiki/Leadcore_Technology#Product_list" title="Leadcore Technology">LC1813, LC1860/C, LC1913, LC1960</a></li>
<li><a href="/wiki/Marvell_Technology,_Inc." class="mw-redirect" title="Marvell Technology, Inc.">Marvell</a> Armada PXA1920, 1500 mini plus</li>
<li>MediaTek MT65xx</li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon</a> <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_200_series" class="mw-redirect" title="List of Qualcomm Snapdragon processors">200</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_400_series" class="mw-redirect" title="List of Qualcomm Snapdragon processors">400</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A8" title="ARM Cortex-A8">Cortex-A8</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Allwinner <a href="/wiki/Allwinner_A1X" title="Allwinner A1X">A1x</a></li>
<li><a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a> <a href="/wiki/Apple_A4" title="Apple A4">A4</a></li>
<li>Freescale <a href="/wiki/I.MX#i.MX_5_series" title="I.MX">i.MX5</a></li>
<li>Rockchip <a href="/wiki/Rockchip#RK291x_series" title="Rockchip">RK291x</a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 3110(S5PC110), S5PV210</a></li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_3" title="OMAP">OMAP 3</a></li>
<li>Texas Instruments <a href="/wiki/Sitara_ARM_Processor" class="mw-redirect" title="Sitara ARM Processor">Sitara AM3xxx</a></li>
<li>Texas Instruments <a href="/wiki/Texas_Instruments_DaVinci" title="Texas Instruments DaVinci">DM38x</a></li>
<li>ZiiLABS <a href="/wiki/ZiiLABS" title="ZiiLABS">ZMS-08</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">Cortex-A9</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Actions <a href="/wiki/Actions_Semiconductor#Products" title="Actions Semiconductor">ATM702<i>x</i>, ATM703<i>x</i></a></li>
<li>Altera Cyclone V, Arria V/10</li>
<li>Amlogic <a href="/wiki/Amlogic#Products" title="Amlogic">AML8726, MX, M6x, M801, M802/S802, S812, T86<i>x</i></a></li>
<li><a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a> <a href="/wiki/Apple_A5" title="Apple A5">A5</a>, <a href="/wiki/Apple_A5X" title="Apple A5X">A5X</a></li>
<li>Broadcom <a href="/wiki/VideoCore" title="VideoCore">VideoCore BCM21xxx, BCM28xxx</a></li>
<li>Freescale <a href="/wiki/I.MX#i.MX_6_series" title="I.MX">i.MX6</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#K3V2" title="HiSilicon">K3V2</a>, <a href="/wiki/HiSilicon#Kirin_910_and_910T" title="HiSilicon">910's</a></li>
<li>InfoTM <a href="/wiki/InfoTM" title="InfoTM">iMAPx912</a></li>
<li>Leadcore <a href="/wiki/Leadcore_Technology#Product_list" title="Leadcore Technology">LC1810, LC1811</a></li>
<li><a href="/wiki/Marvell_Technology,_Inc." class="mw-redirect" title="Marvell Technology, Inc.">Marvell</a> Armada 1500 mini</li>
<li>MediaTek MT65xx</li>
<li>Nvidia <a href="/wiki/Tegra" title="Tegra">Tegra</a>, <a href="/wiki/Tegra_2" class="mw-redirect" title="Tegra 2">2</a>, <a href="/wiki/Tegra_3" class="mw-redirect" title="Tegra 3">3</a>, <a href="/wiki/Tegra_4" class="mw-redirect" title="Tegra 4">4i</a></li>
<li>Nufront <a href="/wiki/Nufront#Products" title="Nufront">NuSmart 2816M, NS115, NS115M</a></li>
<li><a href="/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas</a> EMMA EV2, R-Car H1, RZ/A</li>
<li>Rockchip <a href="/wiki/Rockchip#RK292x_series" title="Rockchip">RK292<i>x</i>, RK30<i>xx</i>, RK31<i>xx</i></a></li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 4 421<i>x</i>, 441<i>x</i></a></li>
<li>ST-Ericsson <a href="/wiki/NovaThor" title="NovaThor">NovaThor</a></li>
<li>Telechips <a href="/wiki/Telechips#Products" title="Telechips">TCC8803</a></li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_4" title="OMAP">OMAP 4</a></li>
<li>Texas Instruments <a href="/wiki/Sitara_ARM_Processor" class="mw-redirect" title="Sitara ARM Processor">Sitara AM4xxx</a></li>
<li>VIA WonderMedia <a href="/wiki/WonderMedia" title="WonderMedia">WM88x0, 89x0</a></li>
<li>Xilinx <a href="/wiki/Xilinx#Zynq" title="Xilinx">Zynq-7000</a></li>
<li>ZiiLABS <a href="/wiki/ZiiLABS" title="ZiiLABS">ZMS-20, ZMS-40</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A15" title="ARM Cortex-A15">Cortex-A15</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Allwinner <a href="/wiki/Allwinner_Technology#A-Series" title="Allwinner Technology">A80</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#K3V3" title="HiSilicon">K3V3</a></li>
<li>MediaTek <a href="/wiki/MediaTek#Standalone_application_and_tablet_processors" title="MediaTek">MT8135/V</a></li>
<li>Nvidia <a href="/wiki/Tegra_4" class="mw-redirect" title="Tegra 4">Tegra 4</a>, <a href="/wiki/Tegra_K1" class="mw-redirect" title="Tegra K1">K1</a></li>
<li><a href="/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas</a> R-Car H2</li>
<li>Samsung <a href="/wiki/Exynos_(system_on_chip)" class="mw-redirect" title="Exynos (system on chip)">Exynos 5 52<i>xx</i>, 54<i>xx</i></a></li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_5" title="OMAP">OMAP 5</a>, DRA7xx, AM57xx</li>
<li>Texas Instruments <a href="/wiki/Sitara_ARM_Processor" class="mw-redirect" title="Sitara ARM Processor">Sitara AM5xxx</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A17" title="ARM Cortex-A17">Cortex-A17</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>MediaTek <a href="/wiki/MediaTek#Hexa-core_and_octa-core" title="MediaTek">MT6595, MT5595</a></li>
<li>MStar <a href="/wiki/MStar_Semiconductor" class="mw-redirect" title="MStar Semiconductor">6A928</a></li>
<li>Rockchip <a href="/wiki/Rockchip#RK32xx_series" title="Rockchip">RK3288</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Others</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/ARM_Cortex-A12" title="ARM Cortex-A12">Cortex-A12</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv7-A<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a> <a href="/wiki/Apple_A6" title="Apple A6">A6</a>, <a href="/wiki/Apple_A6X" title="Apple A6X">A6X</a>, <a href="/wiki/Apple_S1" title="Apple S1">S1</a>, <a href="/wiki/Apple_S1P" class="mw-redirect" title="Apple S1P">S1P</a>, <a href="/wiki/Apple_S2" title="Apple S2">S2</a>, <a href="/wiki/Apple_S3" class="mw-redirect" title="Apple S3">S3</a></li>
<li>Broadcom Brahma-B15</li>
<li><a href="/wiki/Marvell_Technology,_Inc." class="mw-redirect" title="Marvell Technology, Inc.">Marvell</a> P4J</li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon</a> S1, S2, S3, S4 Plus, S4 Pro, 600, 800 (<a href="/wiki/Scorpion_(CPU)" class="mw-redirect" title="Scorpion (CPU)">Scorpion</a>, <a href="/wiki/Krait_(CPU)" class="mw-redirect" title="Krait (CPU)">Krait</a>)</li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8-A</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th id="Others" scope="row" class="navbox-group" style="width:1%">Others</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/ARM_Cortex-A32" class="mw-redirect" title="ARM Cortex-A32">Cortex-A32</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Application<br />processors<br />(64-bit)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8-A</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A35" class="mw-redirect" title="ARM Cortex-A35">Cortex-A35</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>NXP <a href="/wiki/I.MX#i.MX_8_series" title="I.MX">i.MX8X</a></li>
<li>MediaTek <a href="/wiki/List_of_MediaTek_processors" class="mw-redirect" title="List of MediaTek processors">MT6799, MT8516</a></li>
<li>Rockchip <a href="/wiki/List_of_Rockchip_products#RK3308" title="List of Rockchip products">RK3308</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A53" title="ARM Cortex-A53">Cortex-A53</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Actions <a href="/wiki/Actions_Semiconductor#Products" title="Actions Semiconductor">GT7, S900, V700</a></li>
<li>Allwinner <a href="/wiki/Allwinner_Technology#A_and_H-Series" title="Allwinner Technology">A64, H5, H64, R18</a></li>
<li>Altera Stratix 10</li>
<li>Amlogic <a href="/wiki/Amlogic#Media_player_SoCs_(S9_family)" title="Amlogic">S9 Family, T96<i>x</i></a></li>
<li>Broadcom <a href="/wiki/Broadcom_Corporation#Raspberry_Pi" title="Broadcom Corporation">BCM2837</a></li>
<li><a href="/wiki/EZchip_Semiconductor" title="EZchip Semiconductor">EZchip</a> TILE-Mx100</li>
<li>HiSilicon <a href="/wiki/HiSilicon#Kirin_620" title="HiSilicon">Kirin 620</a>, <a href="/wiki/HiSilicon#Kirin_650,_655,_658,_659" title="HiSilicon">650, 655, 658, 659</a>, <a href="/wiki/HiSilicon#Kirin_930_and_935" title="HiSilicon">930, 935</a></li>
<li><a href="/wiki/Marvell_Technology,_Inc." class="mw-redirect" title="Marvell Technology, Inc.">Marvell</a> Armada PXA1928, Mobile PXA1908/PXA1936</li>
<li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Quad-core_2" class="mw-redirect" title="List of MediaTek processors">MT673<i>x</i></a>, <a href="/wiki/List_of_MediaTek_processors#Octa-core" class="mw-redirect" title="List of MediaTek processors">MT675<i>x</i></a>, <a href="/wiki/List_of_MediaTek_processors#Helio_A_Series_(2018–2020)" class="mw-redirect" title="List of MediaTek processors">MT6761V</a>, <a href="/wiki/List_of_MediaTek_processors#Helio_P_Series_(2015–2020)" class="mw-redirect" title="List of MediaTek processors">MT6762</a>/<a href="/wiki/List_of_MediaTek_processors#Helio_A_Series_(2018–2020)" class="mw-redirect" title="List of MediaTek processors">V</a>, <a href="/wiki/List_of_MediaTek_processors#Helio_P_Series_(2015–2020)" class="mw-redirect" title="List of MediaTek processors">MT6763T</a>, <a href="/wiki/List_of_MediaTek_processors#Helio_P_Series_(2015–2020)" class="mw-redirect" title="List of MediaTek processors">MT6765</a>/<a href="/wiki/List_of_MediaTek_processors#Helio_G_Series_(2019–present)" class="mw-redirect" title="List of MediaTek processors">G/H</a>, <a href="/wiki/List_of_MediaTek_processors#Helio_X_Series_(2014–2017)" class="mw-redirect" title="List of MediaTek processors">MT6795</a>, <a href="/wiki/List_of_MediaTek_processors#Standalone_application_and_tablet_processors" class="mw-redirect" title="List of MediaTek processors">MT8161, MT8163, MT8165, MT8732, MT8735, MT8752</a></li>
<li>NXP ARM <a href="/wiki/NXP_ARM_S32" class="mw-redirect" title="NXP ARM S32">S32</a>, <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS1088, LS1043</a>, <a href="/wiki/I.MX#i.MX_8_series" title="I.MX">i.MX8M</a></li>
<li>Qualcomm <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Snapdragon</a> <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Qualcomm_215_(2019)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">215</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_410,_412_and_415_(2014/15)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">410, 412, 415</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_425,_427,_430_and_435_(2015/16)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">425, 427, 430, 435</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_429,_439_and_450_(2017/18)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">429, 439, 450</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_610,_615_and_616_(2014/15)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">610, 615, 616</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_617,_625_and_626_(2015/16)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">617, 625, 626</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_630,_636_and_660_(2017)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">630</a></li>
<li>Renesas RZ/V2M</li>
<li>Rockchip <a href="/wiki/List_of_Rockchip_products#RK3368" title="List of Rockchip products">RK3328, RK3368</a></li>
<li>Samsung <a href="/wiki/Exynos#Past_Exynos_SoCs_(2010-2019)" title="Exynos">Exynos 7570, 7578, 7580, 7870, 7880</a></li>
<li>Texas Instruments <a href="/wiki/Sitara_ARM_Processor" class="mw-redirect" title="Sitara ARM Processor">Sitara AM6xxx</a></li>
<li><a href="/wiki/UNISOC" title="UNISOC">UNISOC</a> <a href="/wiki/List_of_UNISOC_processors#Feature_phone_processors" class="mw-redirect" title="List of UNISOC processors">SC9820E</a>, <a href="/wiki/List_of_UNISOC_processors#4G_smartphone_processors" class="mw-redirect" title="List of UNISOC processors">SC9832E, SC9860/GV</a></li>
<li>Xilinx <a href="/wiki/Xilinx#Zynq" title="Xilinx">ZynqMP</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A57" title="ARM Cortex-A57">Cortex-A57</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>AMD <a href="/wiki/List_of_AMD_Opteron_microprocessors#ARM_Cortex_A57_based_Opterons" class="mw-redirect" title="List of AMD Opteron microprocessors">Opteron A1100-series</a></li>
<li>NXP <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS20xx</a></li>
<li>Nvidia <a href="/wiki/Tegra#Tegra_X1" title="Tegra">Tegra X1</a> and <a href="/wiki/Tegra#Tegra_X2" title="Tegra">Tegra X2</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_808_and_810_(2015)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">Snapdragon 808 and 810</a></li>
<li>Samsung <a href="/wiki/Exynos#Past_Exynos_SoCs_(2010-2019)" title="Exynos">Exynos 7 5433, 7420</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#Hi1610" title="HiSilicon">Kirin Hi1610 and Hi1612</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A72" title="ARM Cortex-A72">Cortex-A72</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Amazon_Web_Services" title="Amazon Web Services">AWS</a> <a href="/wiki/AWS_Graviton#Graviton" title="AWS Graviton">Graviton</a></li>
<li>Broadcom <a href="/wiki/Raspberry_Pi_4" title="Raspberry Pi 4">BCM2711</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#Kirin_950_and_955" title="HiSilicon">Kirin 950, 955</a>, <a href="/wiki/HiSilicon#Kunpeng_916_(formally_Hi1616)" title="HiSilicon">Kunpeng 916</a></li>
<li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Helio_X_Series_(2014–2017)" class="mw-redirect" title="List of MediaTek processors">MT6797/D/T/X</a>, <a href="/wiki/List_of_MediaTek_processors#Standalone_application_and_tablet_processors" class="mw-redirect" title="List of MediaTek processors">MT8173, MT8176, MT8693</a></li>
<li>MStar <a href="/wiki/MStar_Semiconductor" class="mw-redirect" title="MStar Semiconductor">6A938</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_650_(618),_652_(620)_and_653_(2015/16)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">Snapdragon 650, 652, 653</a></li>
<li>Rockchip <a href="/wiki/List_of_Rockchip_products#RK3399" title="List of Rockchip products">RK3399</a></li>
<li>NXP <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS2088</a>, <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS1046A</a>, <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LX2160A</a>, <a href="/wiki/QorIQ#Layerscape" title="QorIQ">QorIQ LS1028A</a>, <a href="/wiki/I.MX#i.MX_8_series" title="I.MX">i.MX8</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A73" title="ARM Cortex-A73">Cortex-A73</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_460_(2020)" title="List of Qualcomm Snapdragon systems on chips">Snapdragon 460</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_630,_636_and_660_(2017)" title="List of Qualcomm Snapdragon systems on chips">636, 660</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_632_and_670_(2018)" title="List of Qualcomm Snapdragon systems on chips">632</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_662,_665,_675_and_678_(2019/20)" title="List of Qualcomm Snapdragon systems on chips">662, 665</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_680_4G,_685_4G,_690_5G_and_695_5G_(2020–23)" title="List of Qualcomm Snapdragon systems on chips">680, 685</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_835_(2017)" title="List of Qualcomm Snapdragon systems on chips">835</a></li>
<li>Samsung <a href="/wiki/Exynos#Past_Exynos_SoCs_(2010-2019)" title="Exynos">Exynos 7872, 7884, 7885, 7904, 9609, 9610, 9611</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#Kirin_710" title="HiSilicon">Kirin 710</a>, <a href="/wiki/HiSilicon#Kirin_960" title="HiSilicon">960</a>, <a href="/wiki/HiSilicon#Kirin_970" title="HiSilicon">970</a></li>
<li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Helio_P_Series_(2015–2020)" class="mw-redirect" title="List of MediaTek processors">MT6771/V</a>, <a href="/wiki/List_of_MediaTek_processors#Helio_X_Series_(2014–2017)" class="mw-redirect" title="List of MediaTek processors">MT6799</a>, <a href="/wiki/List_of_MediaTek_processors#Kompanio_Series" class="mw-redirect" title="List of MediaTek processors">MT8183</a></li>
<li>Amlogic <a href="/wiki/Amlogic#Media_player_SoCs_(S9_family_gen_2)" title="Amlogic">S922X</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Others</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Arm_Cortex-A34" class="mw-redirect" title="Arm Cortex-A34">Cortex-A34</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8-A<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Ampere_Computing" title="Ampere Computing">Ampere</a> eMAG</li>
<li><a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a> <a href="/wiki/Apple_A7" title="Apple A7">A7</a>, <a href="/wiki/Apple_A8" title="Apple A8">A8</a>, <a href="/wiki/Apple_A8X" title="Apple A8X">A8X</a>, <a href="/wiki/Apple_A9" title="Apple A9">A9</a>, <a href="/wiki/Apple_A9X" title="Apple A9X">A9X</a>, <a href="/wiki/Apple_A10" title="Apple A10">A10</a>, <a href="/wiki/Apple_A10X" title="Apple A10X">A10X</a></li>
<li><a href="/wiki/Applied_Micro_Circuits_Corporation" title="Applied Micro Circuits Corporation">Applied Micro</a> <a href="/wiki/X-Gene_(microarchitecture)" class="mw-redirect" title="X-Gene (microarchitecture)">X-Gene</a></li>
<li>Cavium <a href="/wiki/Cavium#ThunderX_SoCs" title="Cavium">ThunderX</a></li>
<li><a href="/wiki/Nvidia" title="Nvidia">Nvidia</a> <a href="/wiki/Tegra#Tegra_K1" title="Tegra">Tegra K1</a> (<a href="/wiki/Project_Denver" title="Project Denver">Denver</a>), <a href="/wiki/Tegra#Tegra_X2" title="Tegra">Tegra X2</a> (<a href="/wiki/Project_Denver" title="Project Denver">Denver2</a>)</li>
<li>Qualcomm <a href="/wiki/Kryo_(microarchitecture)" class="mw-redirect" title="Kryo (microarchitecture)">Kryo</a>, <a href="/wiki/Qualcomm_Falkor" class="mw-redirect" title="Qualcomm Falkor">Falkor</a></li>
<li><a href="/wiki/Exynos" title="Exynos">Samsung Exynos</a> M1 (Mongoose), M2 (Mongoose)</li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8.1-A</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th id="ARMv8.1-Acompatible" scope="row" class="navbox-group" style="width:1%">ARMv8.1-A<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Cavium <a href="/wiki/Cavium#ThunderX2_SoCs" title="Cavium">ThunderX2</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8.2-A</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th id="Cortex-A55" scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A55" title="ARM Cortex-A55">Cortex-A55</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Samsung <a href="/wiki/Exynos#Exynos_800_series" title="Exynos">Exynos 850</a></li>
<li>UNISOC <a href="/wiki/List_of_UNISOC_processors#4G_smartphone_processors" class="mw-redirect" title="List of UNISOC processors">SC9863/A, T603</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A75" title="ARM Cortex-A75">Cortex-A75</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_632_and_670_(2018)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">Snapdragon 670</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_710_and_712_(2018/19)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">710, 712</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_835_and_845_(2017/18)" class="mw-redirect" title="List of Qualcomm Snapdragon processors"> 845</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_835,_850,_7c,_8c,_8cx_and_8cx_Gen_2_5G" class="mw-redirect" title="List of Qualcomm Snapdragon processors">850</a></li>
<li>Samsung <a href="/wiki/Exynos#Past_Exynos_SoCs_(2010-2019)" title="Exynos">Exynos 9820, 9825</a></li>
<li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Helio_G_Series_(2019–present)" class="mw-redirect" title="List of MediaTek processors">MT6769H/T/V/Z</a>, <a href="/wiki/List_of_MediaTek_processors#Helio_P_Series_(2015–2020)" class="mw-redirect" title="List of MediaTek processors">MT6768, MT6779V</a></li>
<li>UNISOC <a href="/wiki/List_of_UNISOC_processors#4G_smartphone_processors" class="mw-redirect" title="List of UNISOC processors">T310, T606, T610, T616, T618, T619, T700, T710</a>, <a href="/wiki/List_of_UNISOC_processors#5G_smartphone_processors" class="mw-redirect" title="List of UNISOC processors">T740</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A76" title="ARM Cortex-A76">Cortex-A76</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Google_Tensor" title="Google Tensor">Google Tensor</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#Kirin_810_and_820" title="HiSilicon">Kirin 810, 820</a>, <a href="/wiki/HiSilicon#Kirin_980_and_Kirin_985_5G/4G" title="HiSilicon">980, 985</a>, <a href="/wiki/HiSilicon#Kirin_990_4G,_Kirin_990_5G_and_Kirin_990E_5G" title="HiSilicon">990</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_480/480+_5G_(2021)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">Snapdragon 480(+)</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_662,_665,_675_and_678_(2019/20)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">675, 678</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_720G/730/730G/732G_(2019/20)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">720G, 730(G), 732G</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_750G_and_765/765G/768G_5G_(2020)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">765(G), 768G</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_855/855+_(2019)_and_860_(2021)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">855(+) and 860</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_835,_850,_7c,_7c_Gen_2,_8c,_8cx_and_8cx_Gen_2_5G" class="mw-redirect" title="List of Qualcomm Snapdragon processors">7c, 7c Gen 2, 8c, 8cx and 8cx Gen 2</a></li>
<li>Microsoft <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Microsoft_SQ1_and_SQ2" class="mw-redirect" title="List of Qualcomm Snapdragon processors">SQ1 and SQ2</a></li>
<li>MediaTek <a href="/wiki/List_of_MediaTek_systems_on_chips#Helio_G_Series_(2019–present)" title="List of MediaTek systems on chips">MT6781, MT6785V, MT6789</a>, <a href="/wiki/List_of_MediaTek_systems_on_chips#Dimensity_700_Series" title="List of MediaTek systems on chips">MT6833V/P, MT6853V/T</a>, <a href="/wiki/List_of_MediaTek_systems_on_chips#Dimensity_800_Series" title="List of MediaTek systems on chips">MT6873, MT6875</a>, <a href="/wiki/List_of_MediaTek_systems_on_chips#Dimensity_6000_Series" title="List of MediaTek systems on chips">Dimensity 6020, 6080, 6100+</a>, <a href="/wiki/List_of_MediaTek_systems_on_chips#Kompanio_Series" title="List of MediaTek systems on chips">MT8192</a></li>
<li>Samsung <a href="/wiki/Exynos#Exynos_900_series" title="Exynos">Exynos 990</a></li>
<li>UNISOC <a href="/wiki/List_of_UNISOC_processors#5G_smartphone_processors" class="mw-redirect" title="List of UNISOC processors">T760, T770</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A77" title="ARM Cortex-A77">Cortex-A77</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Dimensity_1000_Series" class="mw-redirect" title="List of MediaTek processors">Dimensity 1000(+)</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_680_4G,_690_5G_and_695_5G_(2020/21)" class="mw-redirect" title="List of Qualcomm Snapdragon processors"> Snapdragon 690</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_750G_and_765/765G/768G_5G_(2020)" class="mw-redirect" title="List of Qualcomm Snapdragon processors"> 750G</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_865/865+_5G_(2020)_and_870_5G_(2021)" class="mw-redirect" title="List of Qualcomm Snapdragon processors"> 865(+) and 870</a></li>
<li>HiSilicon <a href="/wiki/HiSilicon#Kirin_9000_5G/4G_and_Kirin_9000E" title="HiSilicon">Kirin 9000</a></li>
<li>Samsung <a href="/wiki/Exynos#Exynos_800_series" title="Exynos">Exynos 880</a>, <a href="/wiki/Exynos#Exynos_900_series" title="Exynos">980</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A78" title="ARM Cortex-A78">Cortex-A78</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Google Tensor G2</li>
<li>MediaTek <a href="/wiki/List_of_MediaTek_systems_on_chips#Dimensity_900_Series" title="List of MediaTek systems on chips">MT6877, MT6878</a>, <a href="/wiki/List_of_MediaTek_systems_on_chips#Dimensity_1000_Series" title="List of MediaTek systems on chips">MT6879, MT6891, MT6893</a>, <a href="/wiki/List_of_MediaTek_systems_on_chips#Dimensity_7000_Series" title="List of MediaTek systems on chips">Dimensity 7020, 7030, 7050</a>, <a href="/wiki/List_of_MediaTek_processors#Dimensity_8000_Series" class="mw-redirect" title="List of MediaTek processors">8000, 8020, 8050, 8100, 8200</a>, <a href="/wiki/List_of_MediaTek_processors#Kompanio_Series" class="mw-redirect" title="List of MediaTek processors">Kompanio 900T, 1200, 1380, 1300T</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_4_Gen_1_(2022)" title="List of Qualcomm Snapdragon systems on chips">Snapdragon 4 Gen 1</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_4_Gen_2_(2023)" title="List of Qualcomm Snapdragon systems on chips">4 Gen 2</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_680_4G,_685_5G,_690_5G_and_695_5G_(2020–23)" title="List of Qualcomm Snapdragon systems on chips">695</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_6_Gen_1_(2022)" title="List of Qualcomm Snapdragon systems on chips">6 Gen 1</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_778G/778G+,_780G_and_782G_5G_(2021/22)" title="List of Qualcomm Snapdragon systems on chips">778G(+), 780G, 782G</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_888/888+_5G_(2021)" title="List of Qualcomm Snapdragon systems on chips">888(+)</a></li>
<li>Samsung <a href="/wiki/Exynos#Exynos_1000_series" title="Exynos">Exynos 1080, 1280, 1330, 1380</a>, <a href="/wiki/Exynos#Exynos_2000_series" title="Exynos">2100</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-X1" title="ARM Cortex-X1">Cortex-X1</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Google_Tensor" title="Google Tensor">Google Tensor</a>, Tensor G2</li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_888/888+_5G_(2021)" class="mw-redirect" title="List of Qualcomm Snapdragon processors"> Snapdragon 888(+)</a></li>
<li>Samsung <a href="/wiki/Exynos#Exynos_2000_series" title="Exynos">Exynos 2100</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Neoverse_N1" class="mw-redirect" title="ARM Neoverse N1">Neoverse N1</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Ampere_Computing" title="Ampere Computing">Ampere</a> Altra, Altra Max</li>
<li><a href="/wiki/Amazon_Web_Services" title="Amazon Web Services">AWS</a> <a href="/wiki/AWS_Graviton#Graviton2" title="AWS Graviton">Graviton2</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Others</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Cortex-A65, Cortex-A65AE, Cortex-A76AE, Cortex-A78C, Cortex-X1C, <a href="/wiki/ARM_Neoverse#Neoverse_E1" title="ARM Neoverse">Neoverse E1</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8.2-A<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Apple_A11" title="Apple A11">Apple A11</a></li>
<li><a href="/wiki/Fujitsu_A64FX" title="Fujitsu A64FX">Fujitsu A64FX</a></li>
<li><a href="/wiki/HiSilicon" title="HiSilicon">HiSilicon</a> TaiShan v110</li>
<li><a href="/wiki/Nvidia" title="Nvidia">Nvidia</a> <a href="/wiki/Tegra#Xavier" title="Tegra">Tegra Xavier</a> (<a href="/wiki/Project_Denver" title="Project Denver">Carmel</a>)</li>
<li><a href="/wiki/Exynos" title="Exynos">Samsung Exynos</a> M3 (Meerkat), M4 (Cheetah), M5 (Lion)</li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8.3-A</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th id="ARMv8.3-Acompatible" scope="row" class="navbox-group" style="width:1%">ARMv8.3-A<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Apple_A12" title="Apple A12">Apple A12</a>, <a href="/wiki/Apple_A12X" title="Apple A12X">A12X/A12Z</a>, <a href="/wiki/Apple_S4" class="mw-redirect" title="Apple S4">S4</a>, <a href="/wiki/Apple_S5" class="mw-redirect" title="Apple S5">S5</a></li>
<li><a href="/wiki/Marvell_Technology,_Inc." class="mw-redirect" title="Marvell Technology, Inc.">Marvell</a> ThunderX3</li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8.4-A</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Neoverse#Neoverse_V1" title="ARM Neoverse">Neoverse V1</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Amazon_Web_Services" title="Amazon Web Services">AWS</a> <a href="/wiki/AWS_Graviton#Graviton3" title="AWS Graviton">Graviton3</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8.4-A<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Apple_A13" title="Apple A13">Apple A13</a>, <a href="/wiki/Apple_S6" class="mw-redirect" title="Apple S6">S6</a>, <a href="/wiki/Apple_S7" class="mw-redirect" title="Apple S7">S7</a>, <a href="/wiki/Apple_S8" class="mw-redirect" title="Apple S8">S8</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8.5-A</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Others</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/ARM_Neoverse#Neoverse_N2" title="ARM Neoverse">Neoverse N2</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv8.5-A<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Apple_A14" title="Apple A14">Apple A14</a>, <a href="/wiki/Apple_A15" title="Apple A15">A15</a>, <a href="/wiki/Apple_A16" title="Apple A16">A16</a>, <a href="/wiki/Apple_M1" title="Apple M1">M1</a>, <a href="/wiki/Apple_M2" title="Apple M2">M2</a>, <a href="/wiki/Apple_M3" title="Apple M3">M3</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv9-A</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A510" title="ARM Cortex-A510">Cortex-A510</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Dimensity_7000_Series" class="mw-redirect" title="List of MediaTek processors">Dimensity 7200</a>, <a href="/wiki/List_of_MediaTek_processors#Dimensity_9000_Series" class="mw-redirect" title="List of MediaTek processors">9000/9000+, 9200</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_7_Gen_1_(2022)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">Snapdragon 7 Gen 1</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_7+_Gen_2_(2023)" title="List of Qualcomm Snapdragon systems on chips">7+ Gen 2</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_8/8+_Gen_1_(2022)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">8(+) Gen 1</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_8_Gen_2_(2023)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">8 Gen 2</a></li>
<li>Samsung <a href="/wiki/Exynos#Exynos_2000_series" title="Exynos">Exynos 2200</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A710" title="ARM Cortex-A710">Cortex-A710</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Dimensity_9000_Series" class="mw-redirect" title="List of MediaTek processors">Dimensity 9000/9000+</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_7_Gen_1_(2022)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">Snapdragon 7 Gen 1</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_7+_Gen_2_(2023)" title="List of Qualcomm Snapdragon systems on chips">7+ Gen 2</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_8/8+_Gen_1_(2022)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">8(+) Gen 1</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_8_Gen_2_(2023)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">8 Gen 2</a></li>
<li>Samsung <a href="/wiki/Exynos#Exynos_2000_series" title="Exynos">Exynos 2200</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-A715" title="ARM Cortex-A715">Cortex-A715</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Dimensity_7000_Series" class="mw-redirect" title="List of MediaTek processors">Dimensity 7200</a>, <a href="/wiki/List_of_MediaTek_processors#Dimensity_9000_Series" class="mw-redirect" title="List of MediaTek processors">9200</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_8_Gen_2_(2023)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">Snapdragon 8 Gen 2</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-X2" title="ARM Cortex-X2">Cortex-X2</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Dimensity_9000_Series" class="mw-redirect" title="List of MediaTek processors">Dimensity 9000/9000+</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_systems_on_chips#Snapdragon_7+_Gen_2_(2023)" title="List of Qualcomm Snapdragon systems on chips">Snapdragon 7+ Gen 2</a>, <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_8/8+_Gen_1_(2022)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">8(+) Gen 1</a></li>
<li>Samsung <a href="/wiki/Exynos#Exynos_2000_series" title="Exynos">Exynos 2200</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-X3" title="ARM Cortex-X3">Cortex-X3</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Google Tensor G3</li>
<li>MediaTek <a href="/wiki/List_of_MediaTek_processors#Dimensity_9000_Series" class="mw-redirect" title="List of MediaTek processors">Dimensity 9200/9200+</a></li>
<li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_8_Gen_2_(2023)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">Snapdragon 8 Gen 2</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-X4" title="ARM Cortex-X4">Cortex-X4</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Qualcomm <a href="/wiki/List_of_Qualcomm_Snapdragon_processors#Snapdragon_8_Gen_3_(2024)" class="mw-redirect" title="List of Qualcomm Snapdragon processors">Snapdragon 8 Gen 3</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Neoverse#Neoverse_V2" title="ARM Neoverse">Neoverse V2</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/w/index.php?title=Nvidia_Grace&amp;action=edit&amp;redlink=1" class="new" title="Nvidia Grace (page does not exist)">Nvidia Grace</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Embedded_ARM-based_chips" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Embedded_ARM-based_chips" title="Template:Embedded ARM-based chips"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Embedded_ARM-based_chips" title="Template talk:Embedded ARM-based chips"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Embedded_ARM-based_chips" title="Special:EditPage/Template:Embedded ARM-based chips"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Embedded_ARM-based_chips" style="font-size:114%;margin:0 4em"><a href="/wiki/Embedded_system" title="Embedded system">Embedded</a> ARM-based chips</div></th></tr><tr><td class="navbox-abovebelow" colspan="2"><div>
<ul><li><a href="/wiki/ARM_Holdings" class="mw-redirect" title="ARM Holdings">ARM Holdings</a></li>
<li><a class="mw-selflink selflink">ARM architecture family</a></li>
<li><a href="/wiki/List_of_ARM_cores" class="mw-redirect" title="List of ARM cores">List of ARM cores</a></li>
<li><a href="/wiki/ARM_Cortex-A" title="ARM Cortex-A">ARM Cortex-A</a></li>
<li><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">ARM Cortex-R</a></li>
<li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li>
<li><a href="/wiki/List_of_ARM_Cortex-M_development_tools" title="List of ARM Cortex-M development tools">List of ARM Cortex-M development tools</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Embedded<br /><a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M0" class="mw-redirect" title="ARM Cortex-M0">Cortex-M0</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Cypress <a href="/wiki/Cypress_PSoC" title="Cypress PSoC">PSoC</a> 4000, 4100, 4100M, 4200, 4200DS, 4200L, 4200M</li>
<li>Infineon <a href="/wiki/Infineon_XMC" title="Infineon XMC">XMC1000</a></li>
<li>Nordic nRF51</li>
<li>NXP <a href="/wiki/NXP_LPC" title="NXP LPC">LPC1100, LPC1200</a></li>
<li>nuvoTon NuMicro</li>
<li>Sonix SN32F700</li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> F0</li>
<li>Toshiba TX00</li>
<li>Vorago VA108x0</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M0%2B" class="mw-redirect" title="ARM Cortex-M0+">Cortex-M0+</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Cypress PSoC 4000S, 4100S, 4100S+, 4100PS, 4700S, FM0+</li>
<li>Holtek HT32F52000</li>
<li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> C2, D0, D1, D2, DA, L2, R2, R3</li>
<li>NXP <a href="/wiki/NXP_LPC" title="NXP LPC">LPC800, LPC11E60, LPC11U60</a></li>
<li>NXP (Freescale) Kinetis E, EA, L, M, V1, W0</li>
<li>Raspberry Pi <a href="/wiki/RP2040" title="RP2040">RP2040</a></li>
<li>Renesas Synergy S1</li>
<li>Silicon Labs (Energy Micro) <a href="/wiki/EFM32" title="EFM32">EFM32</a> Zero, Happy</li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> L0</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M1" class="mw-redirect" title="ARM Cortex-M1">Cortex-M1</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Altera FPGAs Cyclone-II, Cyclone-III, Stratix-II, Stratix-III</li>
<li><a href="/wiki/Microsemi" title="Microsemi">Microsemi</a> (<a href="/wiki/Actel" title="Actel">Actel</a>) FPGAs Fusion, IGLOO/e, ProASIC3L, ProASIC3/E</li>
<li>Xilinx FPGAs Spartan-3, Virtex-2-3-4</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M3" class="mw-redirect" title="ARM Cortex-M3">Cortex-M3</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Actel <a href="/wiki/Actel_SmartFusion" title="Actel SmartFusion">SmartFusion, SmartFusion 2</a></li>
<li>Analog Devices ADuCM300</li>
<li>Cypress <a href="/wiki/PSoC" class="mw-redirect" title="PSoC">PSoC</a> 5000, 5000LP, FM3</li>
<li>Fujitsu FM3</li>
<li>Holtek HT32F</li>
<li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> 3A, 3N, 3S, 3U, 3X</li>
<li>NXP <a href="/wiki/NXP_LPC" title="NXP LPC">LPC1300, LPC1700, LPC1800</a></li>
<li>ON Semiconductor Q32M210</li>
<li>Silicon Labs Precision32</li>
<li>Silicon Labs (Energy Micro) <a href="/wiki/EFM32" title="EFM32">EFM32 Tiny, Gecko, Leopard, Giant</a></li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> F1, F2, L1</li>
<li>Texas Instruments F28, LM3, TMS470, <a href="/wiki/OMAP#OMAP_4" title="OMAP">OMAP 4</a></li>
<li>Toshiba TX03</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M4" class="mw-redirect" title="ARM Cortex-M4">Cortex-M4</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> 4L, 4N, 4S</li>
<li>NXP (Freescale) Kinetis K, W2</li>
<li>Renesas RA4W1, RA6M1, RA6M2, RA6M3, RA6T1</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M4" class="mw-redirect" title="ARM Cortex-M4">Cortex-M4F</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Cypress 6200, FM4</li>
<li>Infineon <a href="/wiki/Infineon_XMC4000" class="mw-redirect" title="Infineon XMC4000">XMC4000</a></li>
<li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> 4C, 4E, D5, E5, G5</li>
<li>Microchip CEC1302</li>
<li>Nordic nRF52</li>
<li>NXP <a href="/wiki/NXP_LPC" title="NXP LPC">LPC4000, LPC4300</a></li>
<li>NXP (Freescale) Kinetis K, V3, V4</li>
<li>Renesas Synergy S3, S5, S7</li>
<li>Silicon Labs (Energy Micro) <a href="/wiki/EFM32" title="EFM32">EFM32</a> Wonder</li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> F3, F4, L4, L4+, WB</li>
<li>Texas Instruments LM4F/TM4C, <a href="/wiki/TI_MSP432" title="TI MSP432">MSP432</a></li>
<li>Toshiba TX04</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M7" class="mw-redirect" title="ARM Cortex-M7">Cortex-M7F</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Microchip (Atmel) <a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a> E7, S7, V7</li>
<li>NXP (Freescale) Kinetis KV5x</li>
<li>STMicroelectronics <a href="/wiki/STM32" title="STM32">STM32</a> F7, H7</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M23" class="mw-redirect" title="ARM Cortex-M23">Cortex-M23</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Microchip (Atmel) SAM L10, L11</li>
<li>Renesas RA2E1, RA2L1, RA2E2, RA2A1</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-M33" class="mw-redirect" title="ARM Cortex-M33">Cortex-M33</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Renesas RA4M2, RA4M3, RA4E1, RA6M4, RA6M5, RA6E1, RA6T2</li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Real-time_computing" title="Real-time computing">Real-time</a><br />microcontrollers</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-R4" class="mw-redirect" title="ARM Cortex-R4">Cortex-R4F</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Texas Instruments RM4, TMS570</li>
<li>Renesas RZ/T1</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM_Cortex-R5" class="mw-redirect" title="ARM Cortex-R5">Cortex-R5F</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Scaleo OLEA</li>
<li>Texas Instruments RM57</li>
<li>Xilinx <a href="/wiki/Xilinx#Zynq" title="Xilinx">ZynqMP</a></li>
<li>Renesas RZ/T2M</li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Classic_ARM-based_chips" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Classic_ARM-based_chips" title="Template:Classic ARM-based chips"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Classic_ARM-based_chips" title="Template talk:Classic ARM-based chips"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Classic_ARM-based_chips" title="Special:EditPage/Template:Classic ARM-based chips"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Classic_ARM-based_chips" style="font-size:114%;margin:0 4em">Classic ARM-based chips</div></th></tr><tr><td class="navbox-abovebelow" colspan="2"><div>
<ul><li><a href="/wiki/ARM_Holdings" class="mw-redirect" title="ARM Holdings">ARM Holdings</a></li>
<li><a class="mw-selflink selflink">ARM architecture family</a></li>
<li><a href="/wiki/List_of_ARM_cores" class="mw-redirect" title="List of ARM cores">List of ARM cores</a></li>
<li><a href="/wiki/ARM_Cortex-A" title="ARM Cortex-A">ARM Cortex-A</a></li>
<li><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">ARM Cortex-R</a></li>
<li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li>
<li><a href="/wiki/List_of_ARM_Cortex-M_development_tools" title="List of ARM Cortex-M development tools">List of ARM Cortex-M development tools</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Classic<br />processors</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM7" title="ARM7">ARM7</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Atmel <a href="/wiki/AT91SAM7" class="mw-redirect" title="AT91SAM7">SAM7L, SAM7S, SAM7SE, SAM7X, SAM7XC</a>, <a href="/wiki/AT91CAP7" class="mw-redirect" title="AT91CAP7">AT91CAP7</a>, AT91M, AT91R</li>
<li>Cirrus Logic PS7xxx, EP7xxx</li>
<li>Mediatek MT62xx</li>
<li>NXP <a href="/wiki/NXP_LPC#LPC2000_series" title="NXP LPC">LPC2100, LPC2200, LPC2300, LPC2400</a>, LH7</li>
<li>STMicroelectronics STR7</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM9" title="ARM9">ARM9</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Aspeed AST2400</li>
<li>Atmel <a href="/wiki/AT91SAM9" class="mw-redirect" title="AT91SAM9">SAM9G, SAM9M, SAM9N, SAM9R, SAM9X, SAM9XE, SAM926x</a>, <a href="/wiki/AT91CAP9" class="mw-redirect" title="AT91CAP9">AT91CAP9</a></li>
<li>Cirrus Logic EP9xxx</li>
<li>Freescale  <a href="/wiki/I.MX#i.MX1x_series" title="I.MX">i.MX1x, i.MX2x</a></li>
<li>Nuvoton NUC900</li>
<li>NXP <a href="/wiki/NXP_LPC#LPC2900" title="NXP LPC">LPC2900</a>, <a href="/wiki/NXP_LPC#LPC3000_series" title="NXP LPC">LPC3000</a>, LH7A</li>
<li>Philips <a href="/wiki/Nexperia_(processor)" title="Nexperia (processor)">Nexperia PNX4008</a></li>
<li>Rockchip <a href="/wiki/Rockchip#RK27xx_series" title="Rockchip">RK27xx, RK28xx</a></li>
<li>Samsung <a href="/wiki/List_of_Samsung_system-on-a-chips" class="mw-redirect" title="List of Samsung system-on-a-chips">S3C24xx</a></li>
<li>STMicroelectronics <a href="/wiki/Nomadik" title="Nomadik">Nomadik STn881x</a></li>
<li>STMicroelectronics STR9</li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_1" title="OMAP">OMAP 1</a>, <a href="/wiki/Sitara_ARM_Processor" class="mw-redirect" title="Sitara ARM Processor">AM1x</a>, <a href="/wiki/Texas_Instruments_DaVinci" title="Texas Instruments DaVinci">DaVinci</a></li>
<li>VIA WonderMedia <a href="/wiki/WonderMedia" title="WonderMedia">WM8505/8650</a></li>
<li>ZiiLABS <a href="/wiki/ZiiLABS" title="ZiiLABS">ZMS-05</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/ARM11" title="ARM11">ARM11</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Broadcom <a href="/wiki/BCM2835" class="mw-redirect" title="BCM2835">BCM2835</a></li>
<li>Cavium CNS3xxx</li>
<li>Freescale <a href="/wiki/I.MX#i.MX3x_series" title="I.MX">i.MX3x</a></li>
<li>Infotmic IMAPX210/220</li>
<li><a href="/wiki/Mindspeed_Technologies" title="Mindspeed Technologies">Mindspeed</a> Comcerto 1000</li>
<li>Nvidia <a href="/wiki/Tegra" title="Tegra">Tegra APX, 6xx</a></li>
<li>Qualcomm <a href="/wiki/MSM7000" title="MSM7000">MSM7000</a>, <a href="/wiki/Snapdragon_(system_on_chip)#Snapdragon_S1" class="mw-redirect" title="Snapdragon (system on chip)">Snapdragon S1</a></li>
<li>Samsung <a href="/wiki/List_of_Samsung_system-on-a-chips" class="mw-redirect" title="List of Samsung system-on-a-chips">S3C64xx, S5P64xx</a></li>
<li>ST-NXP Wireless <a href="/wiki/Nomadik" title="Nomadik">Nomadik STn882x</a></li>
<li>Telechips TCC8902</li>
<li>Texas Instruments <a href="/wiki/OMAP#OMAP_2" title="OMAP">OMAP 2</a></li>
<li>VIA WonderMedia <a href="/wiki/WonderMedia" title="WonderMedia">WM87x0</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv2a<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Amber_(processor)" title="Amber (processor)">Amber</a> (open FPGA core)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv4<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Faraday_Technology" title="Faraday Technology">Faraday</a> FA526, FA626</li>
<li>DEC/Intel <a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">ARMv5TE<br />compatible</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Intel/Marvell <a href="/wiki/XScale" title="XScale">XScale</a></li>
<li><a href="/wiki/Marvell_Technology_Group" class="mw-redirect" title="Marvell Technology Group">Marvell</a> Sheeva, Feroceon, Jolteon, Mohawk</li>
<li>Faraday FA606TE, FA616TE, FA626TE, FA726TE</li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Reduced_instruction_set_computer_(RISC)_architectures" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:RISC_architectures" title="Template:RISC architectures"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:RISC_architectures" title="Template talk:RISC architectures"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:RISC_architectures" title="Special:EditPage/Template:RISC architectures"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Reduced_instruction_set_computer_(RISC)_architectures" style="font-size:114%;margin:0 4em"><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">Reduced instruction set computer</a> (RISC) architectures</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Origins</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/IBM_801" title="IBM 801">IBM 801</a></li>
<li><a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a></li>
<li><a href="/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Active</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Analog_Devices" title="Analog Devices">Analog Devices</a> <a href="/wiki/Blackfin" title="Blackfin">Blackfin</a></li>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a class="mw-selflink selflink">ARM</a></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/ESi-RISC" title="ESi-RISC">eSi-RISC</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a>, <a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas</a> <a href="/wiki/M32R" title="M32R">M32R</a>, <a href="/wiki/SuperH" title="SuperH">SuperH</a>, <a href="/wiki/V850" title="V850">V850</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/Sunway_(processor)" title="Sunway (processor)">Sunway</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> <a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a>, <a href="/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Discontinued</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a></li>
<li><a href="/wiki/AMD_Am29000" title="AMD Am29000">AMD Am29000</a></li>
<li><a href="/wiki/Apollo_PRISM" title="Apollo PRISM">Apollo PRISM</a></li>
<li><a href="/wiki/Atmel" title="Atmel">Atmel</a> <a href="/wiki/AVR32" title="AVR32">AVR32</a></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>
<li><a href="/wiki/CompactRISC" title="CompactRISC">CR16</a></li>
<li><a href="/wiki/AT%26T_Hobbit" title="AT&amp;T Hobbit">CRISP</a></li>
<li><a href="/wiki/DEC_PRISM" title="DEC PRISM">DEC PRISM</a></li>
<li><a href="/wiki/Intel_i860" title="Intel i860">Intel i860</a>, <a href="/wiki/Intel_i960" title="Intel i960">i960</a></li>
<li><a href="/wiki/Imagination_META" title="Imagination META">META</a></li>
<li><a href="/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li><a href="/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a>, <a href="/wiki/M%C2%B7CORE" title="M·CORE">M·CORE</a></li>
<li><a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>
<li><a href="/wiki/IBM_POWER_architecture" title="IBM POWER architecture">POWER</a>, <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>, <a href="/wiki/IBM_ROMP" title="IBM ROMP">ROMP</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Microcontrollers" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Microcontrollers" title="Template:Microcontrollers"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Microcontrollers" title="Template talk:Microcontrollers"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Microcontrollers" title="Special:EditPage/Template:Microcontrollers"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Microcontrollers" style="font-size:114%;margin:0 4em"><a href="/wiki/Microcontroller" title="Microcontroller">Microcontrollers</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Main</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Single-board_microcontroller" title="Single-board microcontroller">Single-board microcontroller</a></li>
<li><a href="/wiki/Special_function_register" title="Special function register">Special function register</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Microarchitecture" title="Microarchitecture">Architectures</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Motorola_68000_series" title="Motorola 68000 series">68000</a></li>
<li><a href="/wiki/Intel_8051" class="mw-redirect" title="Intel 8051">8051</a></li>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a class="mw-selflink selflink">ARM</a></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/PIC_microcontrollers" title="PIC microcontrollers">PIC</a></li>
<li><a href="/wiki/RISC" class="mw-redirect" title="RISC">RISC</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word length</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/AMD_Am2900" title="AMD Am2900">Am2900</a></li>
<li><a href="/wiki/COP400" title="COP400">COP400</a></li>
<li>MARC4</li>
<li><a href="/wiki/Rockwell_PPS-4" title="Rockwell PPS-4">PPS-4</a></li>
<li><a href="/wiki/S1C6x" title="S1C6x">S1C6x</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-47</a></li>
<li><a href="/wiki/Texas_Instruments_TMS1000" title="Texas Instruments TMS1000">TMS1000</a></li>
<li><a href="/wiki/%CE%9CCOM-4" class="mw-redirect" title="ΜCOM-4">μCOM-4</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Motorola_6800" title="Motorola 6800">6800</a>
<ul><li><a href="/wiki/Motorola_68HC05" title="Motorola 68HC05">68HC05</a></li>
<li><a href="/wiki/Motorola_68HC08" title="Motorola 68HC08">68HC08</a></li>
<li><a href="/wiki/Motorola_68HC11" title="Motorola 68HC11">68HC11</a></li>
<li><a href="/wiki/Freescale_S08" class="mw-redirect" title="Freescale S08">S08</a></li>
<li><a href="/wiki/Freescale_RS08" title="Freescale RS08">RS08</a></li></ul></li>
<li><a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">6502</a>
<ul><li><a href="/wiki/WDC_65C134" title="WDC 65C134">65C134</a></li>
<li><a href="/wiki/WDC_65C265" title="WDC 65C265">65C265</a></li>
<li><a href="/wiki/Mitsubishi_740" title="Mitsubishi 740">MELPS 740</a></li></ul></li>
<li><a href="/wiki/78K" title="78K">78K</a></li>
<li><a href="/wiki/Intel_MCS-48" title="Intel MCS-48">8048</a></li>
<li><a href="/wiki/Intel_8051" class="mw-redirect" title="Intel 8051">8051</a>
<ul><li><a href="/wiki/XC800_family" title="XC800 family">XC800</a></li></ul></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/COP8" title="COP8">COP8</a></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8</a></li>
<li><a href="/wiki/PIC_microcontroller" class="mw-redirect" title="PIC microcontroller">PIC10/12/16/17/18</a></li>
<li><a href="/wiki/ST6_and_ST7" title="ST6 and ST7">ST6/ST7</a></li>
<li><a href="/wiki/STM8" title="STM8">STM8</a></li>
<li><a href="/wiki/Zilog_Z8" title="Zilog Z8">Z8</a></li>
<li><a href="/wiki/Zilog_Z80" title="Zilog Z80">Z80</a>
<ul><li><a href="/wiki/Zilog_eZ80" title="Zilog eZ80">eZ80</a></li>
<li><a href="/wiki/Rabbit_2000" title="Rabbit 2000">Rabbit 2000</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-870</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Freescale_68HC12" class="mw-redirect" title="Freescale 68HC12">68HC12</a>/<a href="/wiki/Freescale_68HC16" class="mw-redirect" title="Freescale 68HC16">16</a></li>
<li><a href="/wiki/Intel_80186" title="Intel 80186">80186</a></li>
<li><a href="/wiki/C166_family" title="C166 family">C166</a></li>
<li><a href="/wiki/CompactRISC" title="CompactRISC">CR16/C</a></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8S</a></li>
<li><a href="/wiki/TI_MSP430" title="TI MSP430">MSP430</a></li>
<li><a href="/wiki/PIC_microcontroller#PIC24_and_dsPIC" class="mw-redirect" title="PIC microcontroller">PIC24/dsPIC</a></li>
<li><a href="/wiki/R8C" title="R8C">R8C</a></li>
<li><a href="/wiki/RL78" title="RL78">RL78</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="/wiki/Zilog_Z8000" title="Zilog Z8000">Z8000</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/AMD_Am29000" title="AMD Am29000">Am29000</a></li>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/List_of_applications_of_ARM_cores" class="mw-redirect" title="List of applications of ARM cores">ARM</a> <a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">Cortex-M</a>
<ul><li><a href="/wiki/EFM32" title="EFM32">EFM32</a></li>
<li><a href="/wiki/NXP_LPC" title="NXP LPC">LPC</a></li>
<li><a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a></li>
<li><a href="/wiki/STM32" title="STM32">STM32</a></li>
<li><a href="/wiki/Infineon_XMC" title="Infineon XMC">XMC</a></li></ul></li>
<li><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">ARM Cortex-R</a></li>
<li><a href="/wiki/AVR32" title="AVR32">AVR32</a></li>
<li><a href="/wiki/CompactRISC" title="CompactRISC">CRX</a></li>
<li><a href="/wiki/Fujitsu_FR" title="Fujitsu FR">FR</a>
<ul><li><a href="/wiki/FR-V_(microprocessor)" title="FR-V (microprocessor)">FR-V</a></li></ul></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8SX</a></li>
<li><a href="/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="/wiki/MN103" title="MN103">MN103</a></li>
<li><a href="/wiki/Motorola_68000" title="Motorola 68000">68000</a>
<ul><li><a href="/wiki/NXP_ColdFire" title="NXP ColdFire">ColdFire</a></li></ul></li>
<li><a href="/wiki/PIC_microcontroller#PIC32MX" class="mw-redirect" title="PIC microcontroller">PIC32</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>
<ul><li><a href="/wiki/MPC5xx" title="MPC5xx">MPC5xx</a></li></ul></li>
<li><a href="/wiki/Parallax_Propeller" title="Parallax Propeller">Propeller</a></li>
<li><a href="/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="/wiki/Infineon_TriCore" title="Infineon TriCore">TriCore</a></li>
<li><a href="/wiki/V850" title="V850">V850</a></li>
<li><a href="/wiki/RX_microcontroller_family" class="mw-redirect" title="RX microcontroller family">RX</a></li>
<li><a href="/wiki/Zilog_Z80000" title="Zilog Z80000">Z80000</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/ARM_Cortex-R" title="ARM Cortex-R">ARM Cortex-R</a></li>
<li><a href="/wiki/PowerPC#64-bit_PowerPC" title="PowerPC">PowerPC64</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Interfaces</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Programming</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/In-system_programming" title="In-system programming">In-circuit serial programming</a> (ICSP)</li>
<li><a href="/wiki/In-system_programming" title="In-system programming">In-system programming</a> (ISP)</li>
<li><a href="/wiki/AVR_microcontrollers#PDI" title="AVR microcontrollers">Program and Debug Interface</a> (PDI)</li>
<li><a href="/wiki/AVR_microcontrollers#High_voltage_serial" title="AVR microcontrollers">High-voltage serial programming</a> (HVSP)</li>
<li><a href="/wiki/AVR_microcontrollers#High_voltage_parallel" title="AVR microcontrollers">High voltage parallel programming</a> (HVPP)</li>
<li><a href="/wiki/AVR_microcontrollers#Bootloader" title="AVR microcontrollers">Bootloader</a></li>
<li><a href="/wiki/AVR_microcontrollers#ROM" title="AVR microcontrollers">ROM</a></li>
<li><a href="/wiki/AVR_microcontrollers#aWire" title="AVR microcontrollers">aWire</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Debugging</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Nexus_(standard)" title="Nexus (standard)">Nexus (standard)</a></li>
<li><a href="/wiki/JTAG" title="JTAG">Joint Test Action Group</a> (JTAG)
<ul><li><a href="/wiki/DebugWIRE" title="DebugWIRE">debugWIRE</a> (Atmel)</li></ul></li>
<li><a href="/wiki/PIC_microcontroller#In-circuit_debugging" class="mw-redirect" title="PIC microcontroller">In-circuit debugging</a> (ICD)</li>
<li><a href="/wiki/In-circuit_emulation" title="In-circuit emulation">In-circuit emulator</a> (ICE)</li>
<li><a href="/wiki/In-target_probe" title="In-target probe">In-target probe</a> (ITP)</li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Lists</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/List_of_common_microcontrollers" title="List of common microcontrollers">List of common microcontrollers</a></li>
<li>By manufacturer
<ul><li><a href="/wiki/Intel_microprocessor#Microcontrollers" class="mw-redirect" title="Intel microprocessor">Intel</a></li>
<li><a href="/wiki/List_of_Freescale_products#Microcontrollers" class="mw-redirect" title="List of Freescale products">NXP/Freescale</a></li>
<li><a href="/wiki/List_of_common_microcontrollers#Infineon" title="List of common microcontrollers">Infineon</a></li>
<li><a href="/wiki/Renesas_Electronics#Products" title="Renesas Electronics">Renesas Electronics</a></li></ul></li>
<li><a href="/wiki/List_of_Wi-Fi_microcontrollers" title="List of Wi-Fi microcontrollers">List of Wi-Fi microcontrollers</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">See also</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="/wiki/Programmable_logic_controller" title="Programmable logic controller">Programmable logic controller</a></li>
<li><a href="/wiki/List_of_microprocessors" title="List of microprocessors">List of microprocessors</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Processor_technologies" title="Special:EditPage/Template:Processor technologies"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Abstract_machine" title="Abstract machine">Abstract machine</a></li>
<li><a href="/wiki/Stored-program_computer" title="Stored-program computer">Stored-program computer</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Finite-state_machine_with_datapath" class="mw-redirect" title="Finite-state machine with datapath">with datapath</a></li>
<li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="/wiki/Deterministic_finite_automaton" title="Deterministic finite automaton">Deterministic finite automaton</a></li>
<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li>
<li><a href="/wiki/Cellular_automaton" title="Cellular automaton">Cellular automaton</a></li>
<li><a href="/wiki/Quantum_cellular_automaton" title="Quantum cellular automaton">Quantum cellular automaton</a></li></ul></li>
<li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="/wiki/Alternating_Turing_machine" title="Alternating Turing machine">Alternating Turing machine</a></li>
<li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li>
<li><a href="/wiki/Nondeterministic_Turing_machine" title="Nondeterministic Turing machine">Nondeterministic Turing machine</a></li>
<li><a href="/wiki/Probabilistic_Turing_machine" title="Probabilistic Turing machine">Probabilistic Turing machine</a></li>
<li><a href="/wiki/Hypercomputation" title="Hypercomputation">Hypercomputation</a></li>
<li><a href="/wiki/Zeno_machine" title="Zeno machine">Zeno machine</a></li></ul></li>
<li><a href="/wiki/History_of_general-purpose_CPUs#Belt_machine_architecture" title="History of general-purpose CPUs">Belt machine</a></li>
<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="/wiki/Uniform_memory_access" title="Uniform memory access">HUMA</a></li>
<li><a href="/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">Load–store</a></li>
<li><a href="/wiki/Register%E2%80%93memory_architecture" title="Register–memory architecture">Register/memory</a></li></ul></li>
<li><a href="/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">Orthogonal instruction set</a></li>
<li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One-instruction_set_computer" title="One-instruction set computer">OISC</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" class="mw-redirect" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="/wiki/Quantum_computing" title="Quantum computing">Quantum computing</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction<br />sets</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Motorola_68000_series" title="Motorola 68000 series">Motorola 68000 series</a></li>
<li><a href="/wiki/VAX" title="VAX">VAX</a></li>
<li><a href="/wiki/PDP-11_architecture" title="PDP-11 architecture">PDP-11</a></li>
<li><a href="/wiki/X86" title="X86">x86</a></li>
<li><a class="mw-selflink selflink">ARM</a></li>
<li><a href="/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li>Power
<ul><li><a href="/wiki/IBM_POWER_architecture" title="IBM POWER architecture">POWER</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li></ul></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper architecture</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="/wiki/ETRAX_CRIS" title="ETRAX CRIS">ETRAX CRIS</a></li>
<li><a href="/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li>System/3x0
<ul><li><a href="/wiki/IBM_System/360_architecture" title="IBM System/360 architecture">S/360</a></li>
<li><a href="/wiki/IBM_System/370" title="IBM System/370">S/370</a></li>
<li><a href="/wiki/IBM_System/390" title="IBM System/390">S/390</a></li>
<li><a href="/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a></li></ul></li>
<li>Tilera ISA</li>
<li><a href="/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="/wiki/Adapteva#Products" class="mw-redirect" title="Adapteva">Epiphany architecture</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Scoreboarding" title="Scoreboarding">Scoreboarding</a></li>
<li><a href="/wiki/Tomasulo%27s_algorithm" title="Tomasulo&#39;s algorithm">Tomasulo's algorithm</a>
<ul><li><a href="/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
<li><a href="/wiki/Wide-issue" title="Wide-issue">Wide-issue</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li></ul></li>
<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="/wiki/Cooperative_multitasking" title="Cooperative multitasking">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Single_instruction,_single_data" title="Single instruction, single data">SISD</a></li>
<li><a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>
<ul><li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">Array processing (SIMT)</a></li>
<li><a href="/wiki/Flynn%27s_taxonomy#Pipelined_processor" title="Flynn&#39;s taxonomy">Pipelined processing</a></li>
<li><a href="/wiki/Flynn%27s_taxonomy#Associative_processor" title="Flynn&#39;s taxonomy">Associative processing</a></li>
<li><a href="/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="/wiki/Multiple_instruction,_single_data" title="Multiple instruction, single data">MISD</a></li>
<li><a href="/wiki/Multiple_instruction,_multiple_data" title="Multiple instruction, multiple data">MIMD</a>
<ul><li><a href="/wiki/Single_program,_multiple_data" title="Single program, multiple data">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="/wiki/Tile_processor" title="Tile processor">Tile processor</a></li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="/wiki/Field-programmable_object_array" title="Field-programmable object array">FPOA</a></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="/wiki/System_in_a_package" title="System in a package">System in a package</a> (SiP)</li>
<li><a href="/wiki/Package_on_a_package" title="Package on a package">Package on a package</a> (PoP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li>
<li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Multiprocessor_system_on_a_chip" title="Multiprocessor system on a chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="/wiki/Cypress_PSoC" title="Cypress PSoC">Programmable</a> (PSoC)</li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)</li>
<li><a href="/wiki/Image_processor" title="Image processor">Image processor</a></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/Tensor_Processing_Unit" title="Tensor Processing Unit">Tensor Processing Unit</a> (TPU)</li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="/wiki/24-bit_computing" title="24-bit computing">24-bit</a></li>
<li><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="/wiki/Word_(computer_architecture)#Variable-word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Core</a></li>
<li><a href="/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="/wiki/Scratchpad_memory" title="Scratchpad memory">Scratchpad memory</a></li>
<li><a href="/wiki/Data_cache" class="mw-redirect" title="Data cache">Data cache</a></li>
<li><a href="/wiki/Instruction_cache" class="mw-redirect" title="Instruction cache">Instruction cache</a></li>
<li><a href="/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Execution_unit" title="Execution unit">Functional<br />units</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a href="/wiki/Branch_target_predictor" title="Branch target predictor">Branch target predictor</a></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)
<ul><li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a></li></ul></li>
<li><a href="/wiki/Instruction_decoder" class="mw-redirect" title="Instruction decoder">Instruction decoder</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Logic_gate" title="Logic gate">Logic</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="/wiki/Memory_address_register" title="Memory address register">Memory address register</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Control_unit" title="Control unit">Control unit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Hardwired_control_unit" class="mw-redirect" title="Hardwired control unit">Hardwired control unit</a></li>
<li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="/wiki/Microcode#Horizontal_microcode" title="Microcode">Horizontal microcode</a></li>
<li><a href="/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="/wiki/Sum-addressed_decoder" title="Sum-addressed decoder">Sum-addressed decoder</a></li></ul></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="/wiki/Circuit_(computer_science)" title="Circuit (computer science)">Digital</a></li>
<li><a href="/wiki/Analogue_electronics" title="Analogue electronics">Analog</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/ACPI" title="ACPI">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="/wiki/Pin_grid_array" title="Pin grid array">Pin grid array</a></li>
<li><a href="/wiki/Chip_carrier" title="Chip carrier">Chip carrier</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"><style data-mw-deduplicate="TemplateStyles:r1038841319">.mw-parser-output .tooltip-dotted{border-bottom:1px dotted;cursor:help}</style></div><div role="navigation" class="navbox authority-control" aria-label="Navbox" style="padding:3px"><table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Help:Authority_control" title="Help:Authority control">Authority control databases</a>: National <span class="mw-valign-text-top noprint" typeof="mw:File/Frameless"><a href="https://www.wikidata.org/wiki/Q16980#identifiers" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></span></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><span class="uid"><a rel="nofollow" class="external text" href="https://catalogue.bnf.fr/ark:/12148/cb16243194b">France</a></span></li>
<li><span class="uid"><a rel="nofollow" class="external text" href="https://data.bnf.fr/ark:/12148/cb16243194b">BnF data</a></span></li>
<li><span class="uid"><a rel="nofollow" class="external text" href="https://d-nb.info/gnd/4706184-4">Germany</a></span></li>
<li><span class="uid"><a rel="nofollow" class="external text" href="http://uli.nli.org.il/F/?func=find-b&amp;local_base=NLX10&amp;find_code=UID&amp;request=987007412687105171">Israel</a></span></li>
<li><span class="uid"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/sh2015001756">United States</a></span></li>
<li><span class="uid"><span class="rt-commentedText tooltip tooltip-dotted" title="ARM (procesory)"><a rel="nofollow" class="external text" href="https://aleph.nkp.cz/F/?func=find-c&amp;local_base=aut&amp;ccl_term=ica=ph534648&amp;CON_LNG=ENG">Czech Republic</a></span></span></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1433
Cached time: 20231101162715
Cache expiry: 1814400
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 2.167 seconds
Real time usage: 2.449 seconds
Preprocessor visited node count: 17000/1000000
Post‐expand include size: 746778/2097152 bytes
Template argument size: 16506/2097152 bytes
Highest expansion depth: 14/100
Expensive parser function count: 38/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 606193/5000000 bytes
Lua time usage: 1.282/10.000 seconds
Lua memory usage: 11682472/52428800 bytes
Lua Profile:
    MediaWiki\Extension\Scribunto\Engines\LuaSandbox\LuaSandboxCallback::callParserFunction      200 ms       15.9%
    ?                                                                140 ms       11.1%
    MediaWiki\Extension\Scribunto\Engines\LuaSandbox\LuaSandboxCallback::match      100 ms        7.9%
    chunk <Module:Citation/CS1>                                       80 ms        6.3%
    recursiveClone <mwInit.lua:41>                                    80 ms        6.3%
    MediaWiki\Extension\Scribunto\Engines\LuaSandbox\LuaSandboxCallback::getExpandedArgument       60 ms        4.8%
    dataWrapper <mw.lua:672>                                          40 ms        3.2%
    MediaWiki\Extension\Scribunto\Engines\LuaSandbox\LuaSandboxCallback::getContent       40 ms        3.2%
    (for generator)                                                   40 ms        3.2%
    MediaWiki\Extension\Scribunto\Engines\LuaSandbox\LuaSandboxCallback::getEntityStatements       40 ms        3.2%
    [others]                                                         440 ms       34.9%
Number of Wikibase entities loaded: 1/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1956.371      1 -total
 48.11%  941.128      3 Template:Reflist
 33.48%  655.066    154 Template:Cite_web
 10.81%  211.555     27 Template:Navbox
  6.19%  121.058     15 Template:Sfn
  5.83%  114.042      1 Template:Application_ARM-based_chips
  5.38%  105.203    120 Template:Center
  4.37%   85.486     20 Template:Cite_news
  2.76%   54.023      4 Template:Infobox_CPU_architecture
  2.71%   53.110      1 Template:Short_description
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:60558-0!canonical and timestamp 20231101162712 and revision id 1182907703. Rendering was triggered because: page-view
 -->
</div><!--esi <esi:include src="/esitest-fa8a495983347898/content" /> --><noscript><img src="https://login.wikimedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" width="1" height="1" style="border: none; position: absolute;"></noscript>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=ARM_architecture_family&amp;oldid=1182907703">https://en.wikipedia.org/w/index.php?title=ARM_architecture_family&amp;oldid=1182907703</a>"</div></div>
					<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:ARM_architecture" title="Category:ARM architecture">ARM architecture</a></li><li><a href="/wiki/Category:Acorn_Computers" title="Category:Acorn Computers">Acorn Computers</a></li><li><a href="/wiki/Category:Computer-related_introductions_in_1983" title="Category:Computer-related introductions in 1983">Computer-related introductions in 1983</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_matches_Wikidata" title="Category:Short description matches Wikidata">Short description matches Wikidata</a></li><li><a href="/wiki/Category:Use_British_English_from_June_2012" title="Category:Use British English from June 2012">Use British English from June 2012</a></li><li><a href="/wiki/Category:Use_dmy_dates_from_July_2020" title="Category:Use dmy dates from July 2020">Use dmy dates from July 2020</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2022" title="Category:Articles containing potentially dated statements from 2022">Articles containing potentially dated statements from 2022</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_May_2013" title="Category:Articles with unsourced statements from May 2013">Articles with unsourced statements from May 2013</a></li><li><a href="/wiki/Category:All_accuracy_disputes" title="Category:All accuracy disputes">All accuracy disputes</a></li><li><a href="/wiki/Category:Articles_with_disputed_statements_from_December_2019" title="Category:Articles with disputed statements from December 2019">Articles with disputed statements from December 2019</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2011" title="Category:Articles containing potentially dated statements from 2011">Articles containing potentially dated statements from 2011</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_March_2011" title="Category:Articles needing additional references from March 2011">Articles needing additional references from March 2011</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_June_2020" title="Category:Articles with unsourced statements from June 2020">Articles with unsourced statements from June 2020</a></li><li><a href="/wiki/Category:Wikipedia_external_links_cleanup_from_March_2023" title="Category:Wikipedia external links cleanup from March 2023">Wikipedia external links cleanup from March 2023</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_May_2021" title="Category:Wikipedia articles needing clarification from May 2021">Wikipedia articles needing clarification from May 2021</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2023" title="Category:Articles containing potentially dated statements from 2023">Articles containing potentially dated statements from 2023</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_February_2018" title="Category:Articles with unsourced statements from February 2018">Articles with unsourced statements from February 2018</a></li><li><a href="/wiki/Category:Commons_category_link_is_on_Wikidata" title="Category:Commons category link is on Wikidata">Commons category link is on Wikidata</a></li><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:Articles_with_BNF_identifiers" title="Category:Articles with BNF identifiers">Articles with BNF identifiers</a></li><li><a href="/wiki/Category:Articles_with_BNFdata_identifiers" title="Category:Articles with BNFdata identifiers">Articles with BNFdata identifiers</a></li><li><a href="/wiki/Category:Articles_with_GND_identifiers" title="Category:Articles with GND identifiers">Articles with GND identifiers</a></li><li><a href="/wiki/Category:Articles_with_J9U_identifiers" title="Category:Articles with J9U identifiers">Articles with J9U identifiers</a></li><li><a href="/wiki/Category:Articles_with_LCCN_identifiers" title="Category:Articles with LCCN identifiers">Articles with LCCN identifiers</a></li><li><a href="/wiki/Category:Articles_with_NKC_identifiers" title="Category:Articles with NKC identifiers">Articles with NKC identifiers</a></li><li><a href="/wiki/Category:Articles_with_example_code" title="Category:Articles with example code">Articles with example code</a></li></ul></div></div>
				</div>
			</main>
			
		</div>
		<div class="mw-footer-container">
			
<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 1 November 2023, at 03:08<span class="anonymous-show">&#160;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License">Creative Commons Attribution-ShareAlike License 4.0</a><a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Universal_Code_of_Conduct">Code of Conduct</a></li>
	<li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li>
	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=ARM_architecture_family&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy" /></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"></a></li>
</ul>

</footer>

		</div>
	</div> 
</div> 
<div class="vector-settings" id="p-dock-bottom">
	<ul>
		<li>
		
		<button class="cdx-button cdx-button--icon-only vector-limited-width-toggle" id=""><span class="vector-icon mw-ui-icon-fullScreen mw-ui-icon-wikimedia-fullScreen"></span>

<span>Toggle limited content width</span>
</button>
</li>
	</ul>
</div>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw1432","wgBackendResponseTime":150,"wgPageParseReport":{"limitreport":{"cputime":"2.167","walltime":"2.449","ppvisitednodes":{"value":17000,"limit":1000000},"postexpandincludesize":{"value":746778,"limit":2097152},"templateargumentsize":{"value":16506,"limit":2097152},"expansiondepth":{"value":14,"limit":100},"expensivefunctioncount":{"value":38,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":606193,"limit":5000000},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00% 1956.371      1 -total"," 48.11%  941.128      3 Template:Reflist"," 33.48%  655.066    154 Template:Cite_web"," 10.81%  211.555     27 Template:Navbox","  6.19%  121.058     15 Template:Sfn","  5.83%  114.042      1 Template:Application_ARM-based_chips","  5.38%  105.203    120 Template:Center","  4.37%   85.486     20 Template:Cite_news","  2.76%   54.023      4 Template:Infobox_CPU_architecture","  2.71%   53.110      1 Template:Short_description"]},"scribunto":{"limitreport-timeusage":{"value":"1.282","limit":"10.000"},"limitreport-memusage":{"value":11682472,"limit":52428800},"limitreport-logs":"anchor_id_list = table#1 {\n    [\"32-bit\"] = 1,\n    [\"64-bit\"] = 1,\n    [\"AArch32\"] = 1,\n    [\"AArch64\"] = 1,\n    [\"ARM8-A\"] = 1,\n    [\"ARM8-R\"] = 2,\n    [\"ARM9-A\"] = 1,\n    [\"ARM_Helium_technology\"] = 1,\n    [\"ARMv7-A\"] = 1,\n    [\"ARMv8.1-M\"] = 1,\n    [\"Advanced_SIMD_(NEON)\"] = 1,\n    [\"Armv8-A\"] = 1,\n    [\"Armv9-A\"] = 1,\n    [\"CITEREFARM_Limited1996–2005\"] = 1,\n    [\"CITEREFARM_Limited2006–2021\"] = 1,\n    [\"CITEREFARM_Limited2007–2018\"] = 2,\n    [\"CITEREFARM_Limited2013–2022\"] = 1,\n    [\"CITEREFARM_Limited2015–2022\"] = 1,\n    [\"CITEREFARM_Limited2016–2020\"] = 1,\n    [\"CITEREFARM_Limited2020–2022\"] = 1,\n    [\"CITEREFARM_Limited2021\"] = 1,\n    [\"CITEREFAnderson\"] = 1,\n    [\"CITEREFAndrews2005\"] = 1,\n    [\"CITEREFArmasu2018\"] = 1,\n    [\"CITEREFBerenice_Mann2017\"] = 1,\n    [\"CITEREFBrash2010\"] = 1,\n    [\"CITEREFBrown2009\"] = 1,\n    [\"CITEREFBurt2014\"] = 1,\n    [\"CITEREFChisnall2010\"] = 1,\n    [\"CITEREFClover2020\"] = 1,\n    [\"CITEREFCraske2013\"] = 1,\n    [\"CITEREFCutress\"] = 1,\n    [\"CITEREFCutress2020\"] = 1,\n    [\"CITEREFDeMone2000\"] = 1,\n    [\"CITEREFDi_Shen\"] = 1,\n    [\"CITEREFEvans2019\"] = 1,\n    [\"CITEREFFairbairn2012\"] = 1,\n    [\"CITEREFFilippidis2018\"] = 1,\n    [\"CITEREFFitzpatrick2011\"] = 1,\n    [\"CITEREFFrumusanu\"] = 3,\n    [\"CITEREFFrumusanu2020\"] = 1,\n    [\"CITEREFFrumusanu2021\"] = 1,\n    [\"CITEREFFurber2000\"] = 1,\n    [\"CITEREFGartenberg2020\"] = 1,\n    [\"CITEREFGrisenthwaite2011\"] = 1,\n    [\"CITEREFHachman2002\"] = 1,\n    [\"CITEREFHarker2009\"] = 1,\n    [\"CITEREFHarrod2021\"] = 1,\n    [\"CITEREFHassan2016\"] = 1,\n    [\"CITEREFHayes2019\"] = 1,\n    [\"CITEREFHoffenberg\"] = 1,\n    [\"CITEREFJaggar1996\"] = 1,\n    [\"CITEREFJoseph_Yiu\"] = 1,\n    [\"CITEREFKrazit2006\"] = 1,\n    [\"CITEREFLaginimaineb2015\"] = 1,\n    [\"CITEREFLarabel2013\"] = 1,\n    [\"CITEREFLeedy1983\"] = 1,\n    [\"CITEREFLevy\"] = 1,\n    [\"CITEREFLinus_Torvalds2012\"] = 1,\n    [\"CITEREFLtd\"] = 1,\n    [\"CITEREFManners,_David1998\"] = 1,\n    [\"CITEREFMcGregor2019\"] = 1,\n    [\"CITEREFMcGuire-Balanza2010\"] = 1,\n    [\"CITEREFMontanaroWitekAnneBlack1997\"] = 1,\n    [\"CITEREFNathan_Willis2015\"] = 1,\n    [\"CITEREFNolting\"] = 1,\n    [\"CITEREFOsborne\"] = 1,\n    [\"CITEREFParrish2011\"] = 1,\n    [\"CITEREFPeter_Clarke2016\"] = 1,\n    [\"CITEREFPolsson\"] = 1,\n    [\"CITEREFRichard_Murray\"] = 1,\n    [\"CITEREFSantanu_Chattopadhyay2010\"] = 1,\n    [\"CITEREFSarah_Murry2014\"] = 1,\n    [\"CITEREFShimpi2014\"] = 1,\n    [\"CITEREFSmith2011\"] = 1,\n    [\"CITEREFSmith2012\"] = 1,\n    [\"CITEREFSmith2016\"] = 1,\n    [\"CITEREFSpeed2019\"] = 1,\n    [\"CITEREFSweetgall2018\"] = 1,\n    [\"CITEREFTom_R._Halfhill2005\"] = 1,\n    [\"CITEREFTracy_Robinson2014\"] = 1,\n    [\"CITEREFTurley2002\"] = 2,\n    [\"CITEREFWalton2014\"] = 1,\n    [\"CITEREFWeber,_Jonathan1990\"] = 1,\n    [\"CITEREFWilliams\"] = 1,\n    [\"CITEREFWilson1988\"] = 1,\n    [\"CITEREFWong\"] = 1,\n    [\"CITEREFWong2017\"] = 1,\n    [\"CoreSight\"] = 1,\n    [\"LPAE\"] = 1,\n    [\"NEON\"] = 1,\n    [\"THUMB\"] = 1,\n    [\"ThumbEE\"] = 1,\n    [\"TrustZone\"] = 1,\n    [\"TrustZone_for_ARMv8-M\"] = 1,\n    [\"VFP\"] = 1,\n}\ntemplate_list = table#1 {\n    [\"!\"] = 3,\n    [\"Anchor\"] = 17,\n    [\"Application ARM-based chips\"] = 1,\n    [\"As of\"] = 3,\n    [\"Authority control\"] = 1,\n    [\"Cbignore\"] = 3,\n    [\"Center\"] = 120,\n    [\"Citation needed\"] = 3,\n    [\"Cite AV media\"] = 2,\n    [\"Cite book\"] = 7,\n    [\"Cite conference\"] = 1,\n    [\"Cite journal\"] = 3,\n    [\"Cite magazine\"] = 1,\n    [\"Cite mailing list\"] = 1,\n    [\"Cite news\"] = 20,\n    [\"Cite newsgroup\"] = 1,\n    [\"Cite press release\"] = 7,\n    [\"Cite web\"] = 154,\n    [\"Clarify\"] = 3,\n    [\"Classic ARM-based chips\"] = 1,\n    [\"Code\"] = 1,\n    [\"Commons category\"] = 1,\n    [\"Div col\"] = 3,\n    [\"Div col end\"] = 3,\n    [\"Dubious\"] = 1,\n    [\"Efn\"] = 3,\n    [\"Embedded ARM-based chips\"] = 1,\n    [\"External\"] = 1,\n    [\"GitHub\"] = 2,\n    [\"Infobox CPU architecture\"] = 4,\n    [\"Main\"] = 6,\n    [\"Microcontrollers\"] = 1,\n    [\"More citations needed section\"] = 1,\n    [\"Notelist\"] = 1,\n    [\"Nowrap\"] = 31,\n    [\"Official website\"] = 1,\n    [\"Plainlist\"] = 1,\n    [\"Portal\"] = 1,\n    [\"Processor technologies\"] = 1,\n    [\"RISC architectures\"] = 1,\n    [\"Redirect\"] = 1,\n    [\"Reflist\"] = 2,\n    [\"Section link\"] = 1,\n    [\"See also\"] = 4,\n    [\"Sfn\"] = 15,\n    [\"Short description\"] = 1,\n    [\"Start date and age\"] = 2,\n    [\"TBA\"] = 13,\n    [\"Use British English\"] = 1,\n    [\"Use dmy dates\"] = 1,\n    [\"Webarchive\"] = 6,\n}\narticle_whitelist = table#1 {\n}\n","limitreport-profile":[["MediaWiki\\Extension\\Scribunto\\Engines\\LuaSandbox\\LuaSandboxCallback::callParserFunction","200","15.9"],["?","140","11.1"],["MediaWiki\\Extension\\Scribunto\\Engines\\LuaSandbox\\LuaSandboxCallback::match","100","7.9"],["chunk \u003CModule:Citation/CS1\u003E","80","6.3"],["recursiveClone \u003CmwInit.lua:41\u003E","80","6.3"],["MediaWiki\\Extension\\Scribunto\\Engines\\LuaSandbox\\LuaSandboxCallback::getExpandedArgument","60","4.8"],["dataWrapper \u003Cmw.lua:672\u003E","40","3.2"],["MediaWiki\\Extension\\Scribunto\\Engines\\LuaSandbox\\LuaSandboxCallback::getContent","40","3.2"],["(for generator)","40","3.2"],["MediaWiki\\Extension\\Scribunto\\Engines\\LuaSandbox\\LuaSandboxCallback::getEntityStatements","40","3.2"],["[others]","440","34.9"]]},"cachereport":{"origin":"mw1433","timestamp":"20231101162715","ttl":1814400,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"ARM architecture family","url":"https:\/\/en.wikipedia.org\/wiki\/ARM_architecture_family","sameAs":"http:\/\/www.wikidata.org\/entity\/Q16980","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q16980","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2002-07-05T12:42:07Z","dateModified":"2023-11-01T03:08:32Z","headline":"family of RISC-based computer architectures"}</script>
</body>
</html>
