{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583396306528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583396306533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 03:18:26 2020 " "Processing started: Thu Mar 05 03:18:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583396306533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1583396306533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1583396306533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1583396306710 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1583396307134 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1583396307134 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396307134 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396307534 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396307602 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 156 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 156 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1583396307754 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1583396307764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583396308127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308127 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 324 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Design Software" 0 -1 1583396308800 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 324 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Design Software" 0 -1 1583396308800 ""}
{ "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FS_ADDR\[0\] " "Ignored Virtual Pin assignment to \"FS_ADDR\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1583396308916 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[0\] " "No output dependent on input pin \"HSMC_ADC_DA\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[1\] " "No output dependent on input pin \"HSMC_ADC_DA\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[2\] " "No output dependent on input pin \"HSMC_ADC_DA\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[3\] " "No output dependent on input pin \"HSMC_ADC_DA\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[4\] " "No output dependent on input pin \"HSMC_ADC_DA\[4\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[5\] " "No output dependent on input pin \"HSMC_ADC_DA\[5\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[6\] " "No output dependent on input pin \"HSMC_ADC_DA\[6\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[7\] " "No output dependent on input pin \"HSMC_ADC_DA\[7\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[8\] " "No output dependent on input pin \"HSMC_ADC_DA\[8\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[9\] " "No output dependent on input pin \"HSMC_ADC_DA\[9\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[10\] " "No output dependent on input pin \"HSMC_ADC_DA\[10\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[11\] " "No output dependent on input pin \"HSMC_ADC_DA\[11\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[12\] " "No output dependent on input pin \"HSMC_ADC_DA\[12\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[13\] " "No output dependent on input pin \"HSMC_ADC_DA\[13\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_ADC_DA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_OSC_SMA_ADC4 " "No output dependent on input pin \"HSMC_OSC_SMA_ADC4\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_OSC_SMA_ADC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_SMA_DAC4 " "No output dependent on input pin \"HSMC_SMA_DAC4\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583396308991 "|cinnabon_fpga|HSMC_SMA_DAC4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1583396308991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11900 " "Implemented 11900 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583396308992 ""} { "Info" "ICUT_CUT_TM_OPINS" "200 " "Implemented 200 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583396308992 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "115 " "Implemented 115 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583396308992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10226 " "Implemented 10226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583396308992 ""} { "Info" "ICUT_CUT_TM_RAMS" "1279 " "Implemented 1279 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583396308992 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583396308992 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1583396308992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1583396308992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 49 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583396309564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 03:18:29 2020 " "Processing ended: Thu Mar 05 03:18:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583396309564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583396309564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583396309564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1583396309564 ""}
