{"vcs1":{"timestamp_begin":1681062687.072781797, "rt":0.40, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1681062687.544703671, "rt":0.53, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1681062688.134797451, "rt":0.22, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681062686.672078578}
{"VCS_COMP_START_TIME": 1681062686.672078578}
{"VCS_COMP_END_TIME": 1681062688.432858537}
{"VCS_USER_OPTIONS": "+lint=all -sverilog datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337068}}
{"stitch_vcselab": {"peak_mem": 222604}}
