Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sat Oct 19 17:32:05 2024
| Host         : tony running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-16  Warning   Large setup violation           1000        
TIMING-20  Warning   Non-clocked latch               34          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iCPU/fsm_inst/FSM_sequential_o_c_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.505   -13816.722                   2164                 2165        0.202        0.000                      0                 2165       -0.076       -0.608                       8                  1074  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_125mhz            {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125mhz                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      -11.505   -13816.722                   2164                 2165        0.202        0.000                      0                 2165       -0.076       -0.608                       8                  1070  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         2164  Failing Endpoints,  Worst Slack      -11.505ns,  Total Violation   -13816.722ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            8  Failing Endpoints,  Worst Slack       -0.076ns,  Total Violation       -0.608ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.505ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.823ns  (logic 4.066ns (29.415%)  route 9.757ns (70.585%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 0.845 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.373     2.829    iCPU/fsm_inst/douta[3]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.953 r  iCPU/fsm_inst/alu_out_reg[30]_i_52/O
                         net (fo=256, routed)         1.130     4.083    iCPU/regfile_inst/alu_out_reg[7]_i_13_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.207 f  iCPU/regfile_inst/alu_out_reg[3]_i_17/O
                         net (fo=1, routed)           0.932     5.139    iCPU/regfile_inst/alu_out_reg[3]_i_17_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.263 r  iCPU/regfile_inst/alu_out_reg[3]_i_11/O
                         net (fo=1, routed)           0.658     5.921    iCPU/regfile_inst/alu_out_reg[3]_i_11_n_1
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.045 r  iCPU/regfile_inst/alu_out_reg[3]_i_6/O
                         net (fo=13, routed)          0.818     6.863    iCPU/regfile_inst/alu_out_reg[3]_i_6_n_1
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.987 r  iCPU/regfile_inst/alu_out_reg[8]_i_20/O
                         net (fo=1, routed)           0.791     7.778    iCPU/regfile_inst/alu_out_reg[8]_i_20_n_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.902 f  iCPU/regfile_inst/alu_out_reg[8]_i_9/O
                         net (fo=5, routed)           0.694     8.596    iCPU/regfile_inst/alu_out_reg[8]_i_9_n_1
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.720 r  iCPU/regfile_inst/alu_out_reg[15]_i_10/O
                         net (fo=5, routed)           0.333     9.053    iCPU/regfile_inst/alu_out_reg[15]_i_10_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.177 f  iCPU/regfile_inst/alu_out_reg[12]_i_3/O
                         net (fo=2, routed)           0.729     9.906    iCPU/regfile_inst/alu_out_reg[12]_i_3_n_1
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.030 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_28_comp/O
                         net (fo=2, routed)           0.933    10.963    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_28_n_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.087 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_19/O
                         net (fo=2, routed)           0.653    11.740    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_19_n_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.864 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_10/O
                         net (fo=1, routed)           0.284    12.148    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_10_n_1
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.272 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_3_comp/O
                         net (fo=2, routed)           0.429    12.701    iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]_18
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124    12.825 r  iCPU/fsm_inst/FSM_sequential_o_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.825    iCPU/fsm_inst/n_state[1]
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.490     0.845    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/C
                         clock pessimism              0.453     1.298    
                         clock uncertainty           -0.060     1.239    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.081     1.320    iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.320    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                -11.505    

Slack (VIOLATED) :        -11.449ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.804ns  (logic 4.058ns (29.398%)  route 9.746ns (70.602%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 0.845 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.373     2.829    iCPU/fsm_inst/douta[3]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.953 r  iCPU/fsm_inst/alu_out_reg[30]_i_52/O
                         net (fo=256, routed)         1.130     4.083    iCPU/regfile_inst/alu_out_reg[7]_i_13_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.207 f  iCPU/regfile_inst/alu_out_reg[3]_i_17/O
                         net (fo=1, routed)           0.932     5.139    iCPU/regfile_inst/alu_out_reg[3]_i_17_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.263 r  iCPU/regfile_inst/alu_out_reg[3]_i_11/O
                         net (fo=1, routed)           0.658     5.921    iCPU/regfile_inst/alu_out_reg[3]_i_11_n_1
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.045 r  iCPU/regfile_inst/alu_out_reg[3]_i_6/O
                         net (fo=13, routed)          0.818     6.863    iCPU/regfile_inst/alu_out_reg[3]_i_6_n_1
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.124     6.987 r  iCPU/regfile_inst/alu_out_reg[8]_i_20/O
                         net (fo=1, routed)           0.791     7.778    iCPU/regfile_inst/alu_out_reg[8]_i_20_n_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.902 f  iCPU/regfile_inst/alu_out_reg[8]_i_9/O
                         net (fo=5, routed)           0.694     8.596    iCPU/regfile_inst/alu_out_reg[8]_i_9_n_1
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124     8.720 r  iCPU/regfile_inst/alu_out_reg[15]_i_10/O
                         net (fo=5, routed)           0.333     9.053    iCPU/regfile_inst/alu_out_reg[15]_i_10_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.177 f  iCPU/regfile_inst/alu_out_reg[12]_i_3/O
                         net (fo=2, routed)           0.729     9.906    iCPU/regfile_inst/alu_out_reg[12]_i_3_n_1
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.030 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_28_comp/O
                         net (fo=2, routed)           0.933    10.963    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_28_n_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.087 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_19/O
                         net (fo=2, routed)           0.653    11.740    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_19_n_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.864 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_10/O
                         net (fo=1, routed)           0.284    12.148    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_10_n_1
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124    12.272 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_3_comp/O
                         net (fo=2, routed)           0.418    12.690    iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]_18
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.116    12.806 r  iCPU/fsm_inst/FSM_sequential_o_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.806    iCPU/fsm_inst/n_state[0]
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.490     0.845    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/C
                         clock pessimism              0.453     1.298    
                         clock uncertainty           -0.060     1.239    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.118     1.357    iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.357    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                -11.449    

Slack (VIOLATED) :        -10.368ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/alu_out_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.676ns  (logic 3.818ns (30.120%)  route 8.858ns (69.880%))
  Logic Levels:           11  (LUT4=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 0.839 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.373     2.829    iCPU/fsm_inst/douta[3]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.953 r  iCPU/fsm_inst/alu_out_reg[30]_i_52/O
                         net (fo=256, routed)         1.130     4.083    iCPU/regfile_inst/alu_out_reg[7]_i_13_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.207 r  iCPU/regfile_inst/alu_out_reg[3]_i_17/O
                         net (fo=1, routed)           0.932     5.139    iCPU/regfile_inst/alu_out_reg[3]_i_17_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.263 f  iCPU/regfile_inst/alu_out_reg[3]_i_11/O
                         net (fo=1, routed)           0.658     5.921    iCPU/regfile_inst/alu_out_reg[3]_i_11_n_1
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.045 f  iCPU/regfile_inst/alu_out_reg[3]_i_6/O
                         net (fo=13, routed)          0.733     6.778    iCPU/regfile_inst/alu_out_reg[3]_i_6_n_1
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.902 f  iCPU/regfile_inst/alu_out_reg[6]_i_19/O
                         net (fo=2, routed)           0.798     7.700    iCPU/regfile_inst/alu_out_reg[6]_i_19_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.824 r  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     8.489    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.613 r  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.760     9.373    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.497 r  iCPU/regfile_inst/alu_out_reg[23]_i_9_replica_1/O
                         net (fo=3, routed)           0.890    10.387    iCPU/regfile_inst/alu_out_reg[21]_i_6_0_repN_5
    SLICE_X36Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.511 r  iCPU/regfile_inst/alu_out_reg[22]_i_10/O
                         net (fo=1, routed)           0.613    11.124    iCPU/fsm_inst/alu_out_reg_reg[22]_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124    11.248 r  iCPU/fsm_inst/alu_out_reg[22]_i_4/O
                         net (fo=1, routed)           0.306    11.554    iCPU/regfile_inst/alu_out_reg_reg[22]
    SLICE_X36Y30         LUT5 (Prop_lut5_I4_O)        0.124    11.678 r  iCPU/regfile_inst/alu_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    11.678    iCPU/alu_out[22]
    SLICE_X36Y30         FDCE                                         r  iCPU/alu_out_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.484     0.839    iCPU/CLK
    SLICE_X36Y30         FDCE                                         r  iCPU/alu_out_reg_reg[22]/C
                         clock pessimism              0.453     1.292    
                         clock uncertainty           -0.060     1.233    
    SLICE_X36Y30         FDCE (Setup_fdce_C_D)        0.077     1.310    iCPU/alu_out_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          1.310    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                -10.368    

Slack (VIOLATED) :        -10.047ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/alu_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.308ns  (logic 3.818ns (31.019%)  route 8.490ns (68.981%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 0.841 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.373     2.829    iCPU/fsm_inst/douta[3]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.953 r  iCPU/fsm_inst/alu_out_reg[30]_i_52/O
                         net (fo=256, routed)         1.130     4.083    iCPU/regfile_inst/alu_out_reg[7]_i_13_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.207 f  iCPU/regfile_inst/alu_out_reg[3]_i_17/O
                         net (fo=1, routed)           0.932     5.139    iCPU/regfile_inst/alu_out_reg[3]_i_17_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.263 r  iCPU/regfile_inst/alu_out_reg[3]_i_11/O
                         net (fo=1, routed)           0.658     5.921    iCPU/regfile_inst/alu_out_reg[3]_i_11_n_1
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.045 r  iCPU/regfile_inst/alu_out_reg[3]_i_6/O
                         net (fo=13, routed)          0.733     6.778    iCPU/regfile_inst/alu_out_reg[3]_i_6_n_1
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.902 r  iCPU/regfile_inst/alu_out_reg[6]_i_19/O
                         net (fo=2, routed)           0.798     7.700    iCPU/regfile_inst/alu_out_reg[6]_i_19_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.824 f  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     8.489    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.613 f  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.520     9.133    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.257 r  iCPU/regfile_inst/alu_out_reg[30]_i_11/O
                         net (fo=8, routed)           0.593     9.850    iCPU/regfile_inst/alu_out_reg[30]_i_11_n_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.974 r  iCPU/regfile_inst/alu_out_reg[0]_i_13/O
                         net (fo=3, routed)           0.470    10.444    iCPU/regfile_inst/alu_out_reg[0]_i_13_n_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.568 r  iCPU/regfile_inst/alu_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.619    11.187    iCPU/regfile_inst/alu_out_reg[0]_i_4_n_1
    SLICE_X35Y31         LUT5 (Prop_lut5_I4_O)        0.124    11.311 r  iCPU/regfile_inst/alu_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.311    iCPU/alu_out[0]
    SLICE_X35Y31         FDCE                                         r  iCPU/alu_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.486     0.841    iCPU/CLK
    SLICE_X35Y31         FDCE                                         r  iCPU/alu_out_reg_reg[0]/C
                         clock pessimism              0.453     1.294    
                         clock uncertainty           -0.060     1.235    
    SLICE_X35Y31         FDCE (Setup_fdce_C_D)        0.029     1.264    iCPU/alu_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.264    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                -10.047    

Slack (VIOLATED) :        -9.763ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/alu_out_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 3.694ns (30.720%)  route 8.331ns (69.280%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 0.840 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.373     2.829    iCPU/fsm_inst/douta[3]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.953 r  iCPU/fsm_inst/alu_out_reg[30]_i_52/O
                         net (fo=256, routed)         1.130     4.083    iCPU/regfile_inst/alu_out_reg[7]_i_13_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.207 r  iCPU/regfile_inst/alu_out_reg[3]_i_17/O
                         net (fo=1, routed)           0.932     5.139    iCPU/regfile_inst/alu_out_reg[3]_i_17_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.263 f  iCPU/regfile_inst/alu_out_reg[3]_i_11/O
                         net (fo=1, routed)           0.658     5.921    iCPU/regfile_inst/alu_out_reg[3]_i_11_n_1
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.045 f  iCPU/regfile_inst/alu_out_reg[3]_i_6/O
                         net (fo=13, routed)          0.733     6.778    iCPU/regfile_inst/alu_out_reg[3]_i_6_n_1
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.902 f  iCPU/regfile_inst/alu_out_reg[6]_i_19/O
                         net (fo=2, routed)           0.798     7.700    iCPU/regfile_inst/alu_out_reg[6]_i_19_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.824 r  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     8.489    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.613 r  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.760     9.373    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.497 r  iCPU/regfile_inst/alu_out_reg[23]_i_9_replica_1/O
                         net (fo=3, routed)           0.990    10.487    iCPU/regfile_inst/alu_out_reg[21]_i_6_0_repN_5
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.611 r  iCPU/regfile_inst/alu_out_reg[23]_i_3_replica_1/O
                         net (fo=1, routed)           0.292    10.903    iCPU/regfile_inst/alu_out_reg[23]_i_3_n_1_repN_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.027 r  iCPU/regfile_inst/alu_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    11.027    iCPU/alu_out[23]
    SLICE_X37Y31         FDCE                                         r  iCPU/alu_out_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.485     0.840    iCPU/CLK
    SLICE_X37Y31         FDCE                                         r  iCPU/alu_out_reg_reg[23]/C
                         clock pessimism              0.453     1.293    
                         clock uncertainty           -0.060     1.234    
    SLICE_X37Y31         FDCE (Setup_fdce_C_D)        0.031     1.265    iCPU/alu_out_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          1.265    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                 -9.763    

Slack (VIOLATED) :        -9.721ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/alu_out_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.029ns  (logic 3.694ns (30.710%)  route 8.335ns (69.290%))
  Logic Levels:           10  (LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 0.839 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.373     2.829    iCPU/fsm_inst/douta[3]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.953 r  iCPU/fsm_inst/alu_out_reg[30]_i_52/O
                         net (fo=256, routed)         1.130     4.083    iCPU/regfile_inst/alu_out_reg[7]_i_13_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.207 r  iCPU/regfile_inst/alu_out_reg[3]_i_17/O
                         net (fo=1, routed)           0.932     5.139    iCPU/regfile_inst/alu_out_reg[3]_i_17_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.263 f  iCPU/regfile_inst/alu_out_reg[3]_i_11/O
                         net (fo=1, routed)           0.658     5.921    iCPU/regfile_inst/alu_out_reg[3]_i_11_n_1
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.045 f  iCPU/regfile_inst/alu_out_reg[3]_i_6/O
                         net (fo=13, routed)          0.733     6.778    iCPU/regfile_inst/alu_out_reg[3]_i_6_n_1
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.902 f  iCPU/regfile_inst/alu_out_reg[6]_i_19/O
                         net (fo=2, routed)           0.798     7.700    iCPU/regfile_inst/alu_out_reg[6]_i_19_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.824 r  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     8.489    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.613 r  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.760     9.373    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.497 r  iCPU/regfile_inst/alu_out_reg[23]_i_9_replica_1/O
                         net (fo=3, routed)           0.972    10.469    iCPU/fsm_inst/alu_out_reg[21]_i_6_0_repN_5_alias
    SLICE_X37Y31         LUT6 (Prop_lut6_I4_O)        0.124    10.593 r  iCPU/fsm_inst/alu_out_reg[20]_i_4/O
                         net (fo=1, routed)           0.314    10.907    iCPU/regfile_inst/alu_out_reg_reg[20]
    SLICE_X38Y30         LUT5 (Prop_lut5_I4_O)        0.124    11.031 r  iCPU/regfile_inst/alu_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    11.031    iCPU/alu_out[20]
    SLICE_X38Y30         FDCE                                         r  iCPU/alu_out_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.484     0.839    iCPU/CLK
    SLICE_X38Y30         FDCE                                         r  iCPU/alu_out_reg_reg[20]/C
                         clock pessimism              0.453     1.292    
                         clock uncertainty           -0.060     1.233    
    SLICE_X38Y30         FDCE (Setup_fdce_C_D)        0.077     1.310    iCPU/alu_out_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          1.310    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                 -9.721    

Slack (VIOLATED) :        -9.675ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/alu_out_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 3.446ns (28.755%)  route 8.538ns (71.245%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.661ns = ( 0.839 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.403     2.859    iCPU/fsm_inst/douta[3]
    SLICE_X26Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.983 r  iCPU/fsm_inst/alu_out_reg[30]_i_51/O
                         net (fo=256, routed)         1.321     4.304    iCPU/regfile_inst/alu_out_reg[7]_i_13_1
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.428 f  iCPU/regfile_inst/alu_out_reg[30]_i_37/O
                         net (fo=1, routed)           0.985     5.413    iCPU/regfile_inst/alu_out_reg[30]_i_37_n_1
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.537 r  iCPU/regfile_inst/alu_out_reg[30]_i_18/O
                         net (fo=2, routed)           0.899     6.436    iCPU/regfile_inst/alu_out_reg[30]_i_18_n_1
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.560 r  iCPU/regfile_inst/alu_out_reg[30]_i_10/O
                         net (fo=15, routed)          1.313     7.873    iCPU/regfile_inst/alu_out_reg[30]_i_10_n_1
    SLICE_X36Y26         LUT3 (Prop_lut3_I2_O)        0.124     7.997 f  iCPU/regfile_inst/alu_out_reg[14]_i_16/O
                         net (fo=2, routed)           0.697     8.694    iCPU/regfile_inst/alu_out_reg[14]_i_16_n_1
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.818 r  iCPU/regfile_inst/alu_out_reg[10]_i_5/O
                         net (fo=4, routed)           1.044     9.862    iCPU/regfile_inst/alu_out_reg[10]_i_5_n_1
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  iCPU/regfile_inst/alu_out_reg[8]_i_2/O
                         net (fo=1, routed)           0.877    10.862    iCPU/regfile_inst/alu_out_reg[8]_i_2_n_1
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.986 r  iCPU/regfile_inst/alu_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.986    iCPU/alu_out[8]
    SLICE_X32Y30         FDCE                                         r  iCPU/alu_out_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.484     0.839    iCPU/CLK
    SLICE_X32Y30         FDCE                                         r  iCPU/alu_out_reg_reg[8]/C
                         clock pessimism              0.453     1.292    
                         clock uncertainty           -0.060     1.233    
    SLICE_X32Y30         FDCE (Setup_fdce_C_D)        0.079     1.312    iCPU/alu_out_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          1.312    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                 -9.675    

Slack (VIOLATED) :        -9.646ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/alu_out_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.906ns  (logic 3.818ns (32.067%)  route 8.088ns (67.933%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns = ( 0.840 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.373     2.829    iCPU/fsm_inst/douta[3]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.953 r  iCPU/fsm_inst/alu_out_reg[30]_i_52/O
                         net (fo=256, routed)         1.130     4.083    iCPU/regfile_inst/alu_out_reg[7]_i_13_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.207 f  iCPU/regfile_inst/alu_out_reg[3]_i_17/O
                         net (fo=1, routed)           0.932     5.139    iCPU/regfile_inst/alu_out_reg[3]_i_17_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.263 r  iCPU/regfile_inst/alu_out_reg[3]_i_11/O
                         net (fo=1, routed)           0.658     5.921    iCPU/regfile_inst/alu_out_reg[3]_i_11_n_1
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.045 r  iCPU/regfile_inst/alu_out_reg[3]_i_6/O
                         net (fo=13, routed)          0.733     6.778    iCPU/regfile_inst/alu_out_reg[3]_i_6_n_1
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.902 r  iCPU/regfile_inst/alu_out_reg[6]_i_19/O
                         net (fo=2, routed)           0.798     7.700    iCPU/regfile_inst/alu_out_reg[6]_i_19_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.824 f  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     8.489    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.613 f  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.520     9.133    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.257 r  iCPU/regfile_inst/alu_out_reg[30]_i_11/O
                         net (fo=8, routed)           0.482     9.739    iCPU/regfile_inst/alu_out_reg[30]_i_11_n_1
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     9.863 r  iCPU/regfile_inst/alu_out_reg[31]_i_26/O
                         net (fo=3, routed)           0.644    10.506    iCPU/fsm_inst/alu_out_reg_reg[31]_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.630 r  iCPU/fsm_inst/alu_out_reg[31]_i_7/O
                         net (fo=1, routed)           0.154    10.784    iCPU/regfile_inst/alu_out_reg_reg[31]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.908 r  iCPU/regfile_inst/alu_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    10.908    iCPU/alu_out[31]
    SLICE_X39Y31         FDCE                                         r  iCPU/alu_out_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.485     0.840    iCPU/CLK
    SLICE_X39Y31         FDCE                                         r  iCPU/alu_out_reg_reg[31]/C
                         clock pessimism              0.453     1.293    
                         clock uncertainty           -0.060     1.234    
    SLICE_X39Y31         FDCE (Setup_fdce_C_D)        0.029     1.263    iCPU/alu_out_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                 -9.646    

Slack (VIOLATED) :        -9.578ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/alu_out_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 3.570ns (30.144%)  route 8.273ns (69.856%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 0.843 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.403     2.859    iCPU/fsm_inst/douta[3]
    SLICE_X26Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.983 r  iCPU/fsm_inst/alu_out_reg[30]_i_51/O
                         net (fo=256, routed)         1.361     4.344    iCPU/regfile_inst/alu_out_reg[7]_i_13_1
    SLICE_X40Y40         LUT6 (Prop_lut6_I2_O)        0.124     4.468 f  iCPU/regfile_inst/alu_out_reg[17]_i_20/O
                         net (fo=1, routed)           0.729     5.197    iCPU/regfile_inst/alu_out_reg[17]_i_20_n_1
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.321 r  iCPU/regfile_inst/alu_out_reg[17]_i_14/O
                         net (fo=1, routed)           0.574     5.895    iCPU/regfile_inst/alu_out_reg[17]_i_14_n_1
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.124     6.019 r  iCPU/regfile_inst/alu_out_reg[17]_i_6/O
                         net (fo=12, routed)          1.607     7.626    iCPU/regfile_inst/alu_out_reg[17]_i_6_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.750 f  iCPU/regfile_inst/alu_out_reg[30]_i_47/O
                         net (fo=2, routed)           0.580     8.330    iCPU/regfile_inst/alu_out_reg[30]_i_47_n_1
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.124     8.454 f  iCPU/regfile_inst/alu_out_reg[30]_i_29/O
                         net (fo=3, routed)           0.584     9.038    iCPU/regfile_inst/alu_out_reg[30]_i_29_n_1
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.162 f  iCPU/regfile_inst/alu_out_reg[30]_i_15/O
                         net (fo=1, routed)           0.813     9.975    iCPU/regfile_inst/alu_out_reg[30]_i_15_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  iCPU/regfile_inst/alu_out_reg[30]_i_6/O
                         net (fo=1, routed)           0.622    10.721    iCPU/regfile_inst/alu_out_reg[30]_i_6_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.845 r  iCPU/regfile_inst/alu_out_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    10.845    iCPU/alu_out[30]
    SLICE_X37Y33         FDCE                                         r  iCPU/alu_out_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.488     0.843    iCPU/CLK
    SLICE_X37Y33         FDCE                                         r  iCPU/alu_out_reg_reg[30]/C
                         clock pessimism              0.453     1.296    
                         clock uncertainty           -0.060     1.237    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.031     1.268    iCPU/alu_out_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          1.268    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                 -9.578    

Slack (VIOLATED) :        -9.458ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/alu_out_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.723ns  (logic 3.694ns (31.512%)  route 8.029ns (68.488%))
  Logic Levels:           10  (LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 0.842 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=70, routed)          1.373     2.829    iCPU/fsm_inst/douta[3]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124     2.953 r  iCPU/fsm_inst/alu_out_reg[30]_i_52/O
                         net (fo=256, routed)         1.130     4.083    iCPU/regfile_inst/alu_out_reg[7]_i_13_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.207 f  iCPU/regfile_inst/alu_out_reg[3]_i_17/O
                         net (fo=1, routed)           0.932     5.139    iCPU/regfile_inst/alu_out_reg[3]_i_17_n_1
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     5.263 r  iCPU/regfile_inst/alu_out_reg[3]_i_11/O
                         net (fo=1, routed)           0.658     5.921    iCPU/regfile_inst/alu_out_reg[3]_i_11_n_1
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.045 r  iCPU/regfile_inst/alu_out_reg[3]_i_6/O
                         net (fo=13, routed)          0.733     6.778    iCPU/regfile_inst/alu_out_reg[3]_i_6_n_1
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.902 r  iCPU/regfile_inst/alu_out_reg[6]_i_19/O
                         net (fo=2, routed)           0.798     7.700    iCPU/regfile_inst/alu_out_reg[6]_i_19_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.824 f  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     8.489    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.613 f  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.520     9.133    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.257 r  iCPU/regfile_inst/alu_out_reg[30]_i_11/O
                         net (fo=8, routed)           0.467     9.724    iCPU/regfile_inst/alu_out_reg[30]_i_11_n_1
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.848 r  iCPU/regfile_inst/alu_out_reg[28]_i_3/O
                         net (fo=1, routed)           0.753    10.601    iCPU/regfile_inst/alu_out_reg[28]_i_3_n_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.725 r  iCPU/regfile_inst/alu_out_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    10.725    iCPU/alu_out[28]
    SLICE_X39Y32         FDCE                                         r  iCPU/alu_out_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    K17                                               0.000     2.500 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     2.500    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     3.904 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.066    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.748 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.736    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.645 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.487     0.842    iCPU/CLK
    SLICE_X39Y32         FDCE                                         r  iCPU/alu_out_reg_reg[28]/C
                         clock pessimism              0.453     1.295    
                         clock uncertainty           -0.060     1.236    
    SLICE_X39Y32         FDCE (Setup_fdce_C_D)        0.031     1.267    iCPU/alu_out_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          1.267    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                 -9.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 iCPU/alu_out_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/pc_next_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.557    -0.651    iCPU/CLK
    SLICE_X35Y31         FDCE                                         r  iCPU/alu_out_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  iCPU/alu_out_reg_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.389    iCPU/pc_inst/pc_next_reg_reg[31]_0[16]
    SLICE_X35Y30         LUT4 (Prop_lut4_I0_O)        0.045    -0.344 r  iCPU/pc_inst/pc_next_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    iCPU/pc_inst/pc_4[16]
    SLICE_X35Y30         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.820    -0.895    iCPU/pc_inst/CLK
    SLICE_X35Y30         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[16]/C
                         clock pessimism              0.258    -0.638    
    SLICE_X35Y30         FDCE (Hold_fdce_C_D)         0.091    -0.547    iCPU/pc_inst/pc_next_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 iCPU/alu_out_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/pc_next_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.220%)  route 0.157ns (45.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.584    -0.624    iCPU/CLK
    SLICE_X31Y32         FDCE                                         r  iCPU/alu_out_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  iCPU/alu_out_reg_reg[13]/Q
                         net (fo=3, routed)           0.157    -0.326    iCPU/pc_inst/pc_next_reg_reg[31]_0[13]
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.281 r  iCPU/pc_inst/pc_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    iCPU/pc_inst/pc_4[13]
    SLICE_X30Y33         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.851    -0.864    iCPU/pc_inst/CLK
    SLICE_X30Y33         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[13]/C
                         clock pessimism              0.256    -0.609    
    SLICE_X30Y33         FDCE (Hold_fdce_C_D)         0.121    -0.488    iCPU/pc_inst/pc_next_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 iCPU/alu_out_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/pc_next_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.001%)  route 0.218ns (53.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.557    -0.651    iCPU/CLK
    SLICE_X37Y33         FDCE                                         r  iCPU/alu_out_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  iCPU/alu_out_reg_reg[17]/Q
                         net (fo=2, routed)           0.218    -0.291    iCPU/pc_inst/pc_next_reg_reg[31]_0[17]
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.246 r  iCPU/pc_inst/pc_next_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    iCPU/pc_inst/pc_4[17]
    SLICE_X38Y32         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.821    -0.894    iCPU/pc_inst/CLK
    SLICE_X38Y32         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[17]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X38Y32         FDCE (Hold_fdce_C_D)         0.120    -0.518    iCPU/pc_inst/pc_next_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 iCPU/pc_is_alu_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/pc_next_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.227ns (53.277%)  route 0.199ns (46.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.557    -0.651    iCPU/CLK
    SLICE_X39Y33         FDCE                                         r  iCPU/pc_is_alu_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.523 r  iCPU/pc_is_alu_reg_reg/Q
                         net (fo=64, routed)          0.199    -0.324    iCPU/pc_inst/pc_is_alu_reg
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.099    -0.225 r  iCPU/pc_inst/pc_next_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    iCPU/pc_inst/pc_4[18]
    SLICE_X38Y32         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.821    -0.894    iCPU/pc_inst/CLK
    SLICE_X38Y32         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[18]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X38Y32         FDCE (Hold_fdce_C_D)         0.121    -0.517    iCPU/pc_inst/pc_next_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 iCPU/alu_out_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/pc_next_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.577%)  route 0.222ns (54.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.555    -0.653    iCPU/CLK
    SLICE_X33Y29         FDCE                                         r  iCPU/alu_out_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  iCPU/alu_out_reg_reg[15]/Q
                         net (fo=2, routed)           0.222    -0.290    iCPU/pc_inst/pc_next_reg_reg[31]_0[15]
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  iCPU/pc_inst/pc_next_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    iCPU/pc_inst/pc_4[15]
    SLICE_X33Y30         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.820    -0.895    iCPU/pc_inst/CLK
    SLICE_X33Y30         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[15]/C
                         clock pessimism              0.258    -0.638    
    SLICE_X33Y30         FDCE (Hold_fdce_C_D)         0.091    -0.547    iCPU/pc_inst/pc_next_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 iCPU/alu_out_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/pc_next_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.036%)  route 0.235ns (52.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.554    -0.654    iCPU/CLK
    SLICE_X36Y30         FDCE                                         r  iCPU/alu_out_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.490 r  iCPU/alu_out_reg_reg[22]/Q
                         net (fo=2, routed)           0.235    -0.254    iCPU/pc_inst/pc_next_reg_reg[31]_0[22]
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.209 r  iCPU/pc_inst/pc_next_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    iCPU/pc_inst/pc_4[22]
    SLICE_X36Y32         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.821    -0.894    iCPU/pc_inst/CLK
    SLICE_X36Y32         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[22]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.120    -0.518    iCPU/pc_inst/pc_next_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 iCPU/alu_out_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/pc_next_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.800%)  route 0.268ns (56.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.558    -0.650    iCPU/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/alu_out_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.486 r  iCPU/alu_out_reg_reg[29]/Q
                         net (fo=2, routed)           0.268    -0.217    iCPU/pc_inst/pc_next_reg_reg[31]_0[29]
    SLICE_X46Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.172 r  iCPU/pc_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    iCPU/pc_inst/pc_4[29]
    SLICE_X46Y42         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.828    -0.887    iCPU/pc_inst/CLK
    SLICE_X46Y42         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[29]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X46Y42         FDCE (Hold_fdce_C_D)         0.120    -0.493    iCPU/pc_inst/pc_next_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 iCPU/alu_out_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/pc_next_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.197%)  route 0.289ns (60.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.555    -0.653    iCPU/CLK
    SLICE_X39Y31         FDCE                                         r  iCPU/alu_out_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  iCPU/alu_out_reg_reg[31]/Q
                         net (fo=2, routed)           0.289    -0.223    iCPU/pc_inst/pc_next_reg_reg[31]_0[31]
    SLICE_X41Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.178 r  iCPU/pc_inst/pc_next_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.178    iCPU/pc_inst/pc_4[31]
    SLICE_X41Y35         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.824    -0.891    iCPU/pc_inst/CLK
    SLICE_X41Y35         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[31]/C
                         clock pessimism              0.275    -0.617    
    SLICE_X41Y35         FDCE (Hold_fdce_C_D)         0.092    -0.525    iCPU/pc_inst/pc_next_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.208ns (43.252%)  route 0.273ns (56.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.558    -0.650    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.486 f  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/Q
                         net (fo=36, routed)          0.273    -0.213    iCPU/fsm_inst/o_c_state__0[1]
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.044    -0.169 r  iCPU/fsm_inst/FSM_sequential_o_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    iCPU/fsm_inst/n_state[0]
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.824    -0.891    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X38Y36         FDCE (Hold_fdce_C_D)         0.131    -0.519    iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.550%)  route 0.271ns (56.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.558    -0.650    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.486 r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/Q
                         net (fo=36, routed)          0.271    -0.215    iCPU/fsm_inst/o_c_state__0[1]
    SLICE_X38Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  iCPU/fsm_inst/FSM_sequential_o_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    iCPU/fsm_inst/n_state[1]
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.824    -0.891    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X38Y36         FDCE (Hold_fdce_C_D)         0.121    -0.529    iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.500       -0.076     RAMB36_X2Y10     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X2Y10     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.500       -0.076     RAMB36_X2Y7      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X2Y7      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.500       -0.076     RAMB36_X2Y8      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X2Y8      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.500       -0.076     RAMB36_X2Y9      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         2.500       -0.076     RAMB36_X2Y9      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y16   iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X35Y31     iCPU/alu_out_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X35Y31     iCPU/alu_out_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X32Y31     iCPU/alu_out_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X32Y31     iCPU/alu_out_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X32Y27     iCPU/alu_out_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X32Y27     iCPU/alu_out_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X31Y29     iCPU/alu_out_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X31Y29     iCPU/alu_out_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X31Y32     iCPU/alu_out_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X31Y32     iCPU/alu_out_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X35Y31     iCPU/alu_out_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X35Y31     iCPU/alu_out_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X32Y31     iCPU/alu_out_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X32Y31     iCPU/alu_out_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X32Y27     iCPU/alu_out_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X32Y27     iCPU/alu_out_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X31Y29     iCPU/alu_out_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X31Y29     iCPU/alu_out_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X31Y32     iCPU/alu_out_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X31Y32     iCPU/alu_out_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            unknown_inst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.599ns  (logic 4.584ns (39.521%)  route 7.015ns (60.479%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.664    -1.028    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.478    -0.550 r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/Q
                         net (fo=36, routed)          1.949     1.399    iCPU/fsm_inst/o_c_state__0[0]
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.323     1.722 r  iCPU/fsm_inst/unknown_inst_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.066     6.788    unknown_inst_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.783    10.571 r  unknown_inst_OBUF_inst/O
                         net (fo=0)                   0.000    10.571    unknown_inst
    M14                                                               r  unknown_inst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/ctrl_inst/o_alu_a_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.772ns  (logic 2.826ns (41.728%)  route 3.946ns (58.272%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.694    -0.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.456 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=5, routed)           0.931     2.387    iCPU/regfile_inst/douta[1]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.511 f  iCPU/regfile_inst/pc_next_reg[31]_i_5/O
                         net (fo=8, routed)           2.582     5.093    iCPU/ctrl_inst/pc_is_alu_reg_reg
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124     5.217 r  iCPU/ctrl_inst/o_alu_a_reg_i_3/O
                         net (fo=2, routed)           0.434     5.651    iCPU/fsm_inst/pc_is_alu_reg_reg_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.775 r  iCPU/fsm_inst/o_alu_a_reg_i_1/O
                         net (fo=1, routed)           0.000     5.775    iCPU/ctrl_inst/alu_out_reg[0]_i_15
    SLICE_X42Y33         LDCE                                         r  iCPU/ctrl_inst/o_alu_a_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/ctrl_inst/o_alu_b_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 0.773ns (26.546%)  route 2.139ns (73.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.664    -1.028    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.478    -0.550 r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/Q
                         net (fo=36, routed)          2.139     1.589    iCPU/fsm_inst/o_c_state__0[0]
    SLICE_X28Y33         LUT3 (Prop_lut3_I0_O)        0.295     1.884 r  iCPU/fsm_inst/o_alu_b_reg_i_1/O
                         net (fo=1, routed)           0.000     1.884    iCPU/ctrl_inst/alu_out_reg[14]_i_10
    SLICE_X28Y33         LDCE                                         r  iCPU/ctrl_inst/o_alu_b_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111084]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.489ns  (logic 0.518ns (34.797%)  route 0.971ns (65.203%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.667    -1.025    iCPU/pc_inst/CLK
    SLICE_X42Y41         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.507 r  iCPU/pc_inst/pc_next_reg_reg[27]/Q
                         net (fo=1, routed)           0.971     0.463    iCPU/pc_inst/pc_next_reg[27]
    SLICE_X39Y41         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111086]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.479ns  (logic 0.456ns (30.829%)  route 1.023ns (69.171%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.670    -1.022    iCPU/pc_inst/CLK
    SLICE_X37Y47         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.566 r  iCPU/pc_inst/pc_next_reg_reg[25]/Q
                         net (fo=1, routed)           1.023     0.457    iCPU/pc_inst/pc_next_reg[25]
    SLICE_X46Y43         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111086]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111088]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.462ns  (logic 0.456ns (31.187%)  route 1.006ns (68.813%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.670    -1.022    iCPU/pc_inst/CLK
    SLICE_X37Y47         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.566 r  iCPU/pc_inst/pc_next_reg_reg[23]/Q
                         net (fo=1, routed)           1.006     0.440    iCPU/pc_inst/pc_next_reg[23]
    SLICE_X36Y42         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111088]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111083]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.461ns  (logic 0.518ns (35.458%)  route 0.943ns (64.542%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.666    -1.026    iCPU/pc_inst/CLK
    SLICE_X42Y39         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518    -0.508 r  iCPU/pc_inst/pc_next_reg_reg[28]/Q
                         net (fo=1, routed)           0.943     0.435    iCPU/pc_inst/pc_next_reg[28]
    SLICE_X43Y37         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111083]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111101]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.319ns  (logic 0.518ns (39.278%)  route 0.801ns (60.722%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.738    -0.954    iCPU/pc_inst/CLK
    SLICE_X30Y32         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.436 r  iCPU/pc_inst/pc_next_reg_reg[10]/Q
                         net (fo=1, routed)           0.801     0.365    iCPU/pc_inst/pc_next_reg[10]
    SLICE_X30Y34         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111101]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111081]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.307ns  (logic 0.456ns (34.892%)  route 0.851ns (65.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.670    -1.022    iCPU/pc_inst/CLK
    SLICE_X37Y47         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.566 r  iCPU/pc_inst/pc_next_reg_reg[30]/Q
                         net (fo=1, routed)           0.851     0.285    iCPU/pc_inst/pc_next_reg[30]
    SLICE_X36Y42         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111081]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111102]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.268ns  (logic 0.518ns (40.864%)  route 0.750ns (59.136%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.657    -1.035    iCPU/pc_inst/CLK
    SLICE_X34Y30         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518    -0.517 r  iCPU/pc_inst/pc_next_reg_reg[9]/Q
                         net (fo=1, routed)           0.750     0.232    iCPU/pc_inst/pc_next_reg[9]
    SLICE_X34Y31         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111102]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111096]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.484    -1.661    iCPU/pc_inst/CLK
    SLICE_X33Y30         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.294 r  iCPU/pc_inst/pc_next_reg_reg[15]/Q
                         net (fo=1, routed)           0.278    -1.015    iCPU/pc_inst/pc_next_reg[15]
    SLICE_X33Y31         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111096]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111087]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.647ns  (logic 0.367ns (56.728%)  route 0.280ns (43.272%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.490    -1.655    iCPU/pc_inst/CLK
    SLICE_X41Y35         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.367    -1.288 r  iCPU/pc_inst/pc_next_reg_reg[24]/Q
                         net (fo=1, routed)           0.280    -1.008    iCPU/pc_inst/pc_next_reg[24]
    SLICE_X40Y35         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111087]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111091]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.487    -1.658    iCPU/pc_inst/CLK
    SLICE_X38Y32         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.385    -1.273 r  iCPU/pc_inst/pc_next_reg_reg[20]/Q
                         net (fo=1, routed)           0.279    -0.993    iCPU/pc_inst/pc_next_reg[20]
    SLICE_X38Y33         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111091]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111085]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.705ns  (logic 0.418ns (59.270%)  route 0.287ns (40.730%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.494    -1.651    iCPU/pc_inst/CLK
    SLICE_X42Y41         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.418    -1.233 r  iCPU/pc_inst/pc_next_reg_reg[26]/Q
                         net (fo=1, routed)           0.287    -0.945    iCPU/pc_inst/pc_next_reg[26]
    SLICE_X39Y41         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111085]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111104]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.560    -1.585    iCPU/pc_inst/CLK
    SLICE_X31Y30         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.218 r  iCPU/pc_inst/pc_next_reg_reg[7]/Q
                         net (fo=1, routed)           0.277    -0.940    iCPU/pc_inst/pc_next_reg[7]
    SLICE_X31Y31         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111104]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111106]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.560    -1.585    iCPU/pc_inst/CLK
    SLICE_X31Y30         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.218 r  iCPU/pc_inst/pc_next_reg_reg[5]/Q
                         net (fo=1, routed)           0.277    -0.940    iCPU/pc_inst/pc_next_reg[5]
    SLICE_X31Y31         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111109]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.650ns  (logic 0.367ns (56.440%)  route 0.283ns (43.560%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.560    -1.585    iCPU/pc_inst/CLK
    SLICE_X29Y29         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.367    -1.218 r  iCPU/pc_inst/pc_next_reg_reg[2]/Q
                         net (fo=1, routed)           0.283    -0.934    iCPU/pc_inst/pc_next_reg[2]
    SLICE_X31Y28         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111109]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111080]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.766ns  (logic 0.367ns (47.903%)  route 0.399ns (52.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.490    -1.655    iCPU/pc_inst/CLK
    SLICE_X41Y35         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.367    -1.288 r  iCPU/pc_inst/pc_next_reg_reg[31]/Q
                         net (fo=1, routed)           0.399    -0.888    iCPU/pc_inst/pc_next_reg[31]
    SLICE_X43Y37         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111093]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.812ns  (logic 0.418ns (51.485%)  route 0.394ns (48.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.487    -1.658    iCPU/pc_inst/CLK
    SLICE_X38Y32         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.418    -1.240 r  iCPU/pc_inst/pc_next_reg_reg[18]/Q
                         net (fo=1, routed)           0.394    -0.846    iCPU/pc_inst/pc_next_reg[18]
    SLICE_X38Y33         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111093]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_inst/pc_next_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            iCPU/pc_inst/o_pc[-1111111092]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.829ns  (logic 0.418ns (50.428%)  route 0.411ns (49.572%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.494    -1.651    iCPU/pc_inst/CLK
    SLICE_X42Y41         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.418    -1.233 r  iCPU/pc_inst/pc_next_reg_reg[19]/Q
                         net (fo=1, routed)           0.411    -0.822    iCPU/pc_inst/pc_next_reg[19]
    SLICE_X39Y41         LDCE                                         r  iCPU/pc_inst/o_pc[-1111111092]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk_125mhz (IN)
                         net (fo=0)                   0.000     4.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    iPLL/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.308 f  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1174 Endpoints
Min Delay          1174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.526ns  (logic 1.799ns (15.608%)  route 9.727ns (84.392%))
  Logic Levels:           11  (LDCE=1 LUT3=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 r  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.654     7.981    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.105 f  iCPU/regfile_inst/alu_out_reg[16]_i_3/O
                         net (fo=3, routed)           0.779     8.884    iCPU/regfile_inst/alu_out_reg[16]_i_3_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_31/O
                         net (fo=1, routed)           0.656     9.664    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_31_n_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.788 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_19/O
                         net (fo=2, routed)           0.653    10.441    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_19_n_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.565 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_10/O
                         net (fo=1, routed)           0.284    10.849    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_10_n_1
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124    10.973 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_3_comp/O
                         net (fo=2, routed)           0.429    11.402    iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]_18
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.526 r  iCPU/fsm_inst/FSM_sequential_o_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.526    iCPU/fsm_inst/n_state[1]
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.490    -1.655    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[1]/C

Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.507ns  (logic 1.791ns (15.564%)  route 9.716ns (84.436%))
  Logic Levels:           11  (LDCE=1 LUT3=1 LUT4=2 LUT6=7)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 r  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.654     7.981    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.105 f  iCPU/regfile_inst/alu_out_reg[16]_i_3/O
                         net (fo=3, routed)           0.779     8.884    iCPU/regfile_inst/alu_out_reg[16]_i_3_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.008 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_31/O
                         net (fo=1, routed)           0.656     9.664    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_31_n_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.788 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_19/O
                         net (fo=2, routed)           0.653    10.441    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_19_n_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.565 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_10/O
                         net (fo=1, routed)           0.284    10.849    iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_10_n_1
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124    10.973 f  iCPU/regfile_inst/FSM_sequential_o_c_state[1]_i_3_comp/O
                         net (fo=2, routed)           0.418    11.391    iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]_18
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.116    11.507 r  iCPU/fsm_inst/FSM_sequential_o_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.507    iCPU/fsm_inst/n_state[0]
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.490    -1.655    iCPU/fsm_inst/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/fsm_inst/FSM_sequential_o_c_state_reg[0]/C

Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/alu_out_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.392ns  (logic 1.551ns (14.925%)  route 8.841ns (85.075%))
  Logic Levels:           9  (LDCE=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 r  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.760     8.087    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.211 r  iCPU/regfile_inst/alu_out_reg[23]_i_9_replica_1/O
                         net (fo=3, routed)           0.890     9.102    iCPU/regfile_inst/alu_out_reg[21]_i_6_0_repN_5
    SLICE_X36Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.226 r  iCPU/regfile_inst/alu_out_reg[22]_i_10/O
                         net (fo=1, routed)           0.613     9.838    iCPU/fsm_inst/alu_out_reg_reg[22]_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.962 r  iCPU/fsm_inst/alu_out_reg[22]_i_4/O
                         net (fo=1, routed)           0.306    10.268    iCPU/regfile_inst/alu_out_reg_reg[22]
    SLICE_X36Y30         LUT5 (Prop_lut5_I4_O)        0.124    10.392 r  iCPU/regfile_inst/alu_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    10.392    iCPU/alu_out[22]
    SLICE_X36Y30         FDCE                                         r  iCPU/alu_out_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.484    -1.661    iCPU/CLK
    SLICE_X36Y30         FDCE                                         r  iCPU/alu_out_reg_reg[22]/C

Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/alu_out_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.025ns  (logic 1.551ns (15.472%)  route 8.474ns (84.528%))
  Logic Levels:           9  (LDCE=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 f  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 f  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 f  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.520     7.847    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  iCPU/regfile_inst/alu_out_reg[30]_i_11/O
                         net (fo=8, routed)           0.593     8.564    iCPU/regfile_inst/alu_out_reg[30]_i_11_n_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I3_O)        0.124     8.688 r  iCPU/regfile_inst/alu_out_reg[0]_i_13/O
                         net (fo=3, routed)           0.470     9.158    iCPU/regfile_inst/alu_out_reg[0]_i_13_n_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.124     9.282 r  iCPU/regfile_inst/alu_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.619     9.901    iCPU/regfile_inst/alu_out_reg[0]_i_4_n_1
    SLICE_X35Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.025 r  iCPU/regfile_inst/alu_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.025    iCPU/alu_out[0]
    SLICE_X35Y31         FDCE                                         r  iCPU/alu_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.486    -1.659    iCPU/CLK
    SLICE_X35Y31         FDCE                                         r  iCPU/alu_out_reg_reg[0]/C

Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/alu_out_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.745ns  (logic 1.427ns (14.643%)  route 8.318ns (85.357%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 r  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.760     8.087    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.211 r  iCPU/regfile_inst/alu_out_reg[23]_i_9_replica_1/O
                         net (fo=3, routed)           0.972     9.184    iCPU/fsm_inst/alu_out_reg[21]_i_6_0_repN_5_alias
    SLICE_X37Y31         LUT6 (Prop_lut6_I4_O)        0.124     9.308 r  iCPU/fsm_inst/alu_out_reg[20]_i_4/O
                         net (fo=1, routed)           0.314     9.621    iCPU/regfile_inst/alu_out_reg_reg[20]
    SLICE_X38Y30         LUT5 (Prop_lut5_I4_O)        0.124     9.745 r  iCPU/regfile_inst/alu_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     9.745    iCPU/alu_out[20]
    SLICE_X38Y30         FDCE                                         r  iCPU/alu_out_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.484    -1.661    iCPU/CLK
    SLICE_X38Y30         FDCE                                         r  iCPU/alu_out_reg_reg[20]/C

Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/alu_out_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.427ns (14.649%)  route 8.314ns (85.351%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 r  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.760     8.087    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.211 r  iCPU/regfile_inst/alu_out_reg[23]_i_9_replica_1/O
                         net (fo=3, routed)           0.990     9.201    iCPU/regfile_inst/alu_out_reg[21]_i_6_0_repN_5
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.325 r  iCPU/regfile_inst/alu_out_reg[23]_i_3_replica_1/O
                         net (fo=1, routed)           0.292     9.617    iCPU/regfile_inst/alu_out_reg[23]_i_3_n_1_repN_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.741 r  iCPU/regfile_inst/alu_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     9.741    iCPU/alu_out[23]
    SLICE_X37Y31         FDCE                                         r  iCPU/alu_out_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.485    -1.660    iCPU/CLK
    SLICE_X37Y31         FDCE                                         r  iCPU/alu_out_reg_reg[23]/C

Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/alu_out_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.623ns  (logic 1.551ns (16.118%)  route 8.072ns (83.882%))
  Logic Levels:           9  (LDCE=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 f  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 f  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 f  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.520     7.847    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  iCPU/regfile_inst/alu_out_reg[30]_i_11/O
                         net (fo=8, routed)           0.482     8.453    iCPU/regfile_inst/alu_out_reg[30]_i_11_n_1
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.577 r  iCPU/regfile_inst/alu_out_reg[31]_i_26/O
                         net (fo=3, routed)           0.644     9.220    iCPU/fsm_inst/alu_out_reg_reg[31]_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     9.344 r  iCPU/fsm_inst/alu_out_reg[31]_i_7/O
                         net (fo=1, routed)           0.154     9.499    iCPU/regfile_inst/alu_out_reg_reg[31]
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  iCPU/regfile_inst/alu_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     9.623    iCPU/alu_out[31]
    SLICE_X39Y31         FDCE                                         r  iCPU/alu_out_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.485    -1.660    iCPU/CLK
    SLICE_X39Y31         FDCE                                         r  iCPU/alu_out_reg_reg[31]/C

Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/alu_out_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.439ns  (logic 1.427ns (15.118%)  route 8.012ns (84.882%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 f  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 f  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 f  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.520     7.847    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  iCPU/regfile_inst/alu_out_reg[30]_i_11/O
                         net (fo=8, routed)           0.467     8.439    iCPU/regfile_inst/alu_out_reg[30]_i_11_n_1
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     8.563 r  iCPU/regfile_inst/alu_out_reg[28]_i_3/O
                         net (fo=1, routed)           0.753     9.315    iCPU/regfile_inst/alu_out_reg[28]_i_3_n_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.124     9.439 r  iCPU/regfile_inst/alu_out_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     9.439    iCPU/alu_out[28]
    SLICE_X39Y32         FDCE                                         r  iCPU/alu_out_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.487    -1.658    iCPU/CLK
    SLICE_X39Y32         FDCE                                         r  iCPU/alu_out_reg_reg[28]/C

Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/alu_out_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.393ns  (logic 1.303ns (13.871%)  route 8.090ns (86.129%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 r  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 r  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          1.058     8.385    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.509 r  iCPU/regfile_inst/alu_out_reg[30]_i_4_comp/O
                         net (fo=2, routed)           0.760     9.269    iCPU/regfile_inst/alu_out_reg[30]_i_4_n_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.393 r  iCPU/regfile_inst/alu_out_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     9.393    iCPU/alu_out[30]
    SLICE_X37Y33         FDCE                                         r  iCPU/alu_out_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.488    -1.657    iCPU/CLK
    SLICE_X37Y33         FDCE                                         r  iCPU/alu_out_reg_reg[30]/C

Slack:                    inf
  Source:                 iCPU/ctrl_inst/o_alu_b_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/alu_out_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.297ns  (logic 1.427ns (15.348%)  route 7.870ns (84.652%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=6)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         LDCE                         0.000     0.000 r  iCPU/ctrl_inst/o_alu_b_reg/G
    SLICE_X28Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iCPU/ctrl_inst/o_alu_b_reg/Q
                         net (fo=73, routed)          4.061     4.620    iCPU/regfile_inst/alu_b_is_imm
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.744 r  iCPU/regfile_inst/alu_out_reg[7]_i_7/O
                         net (fo=5, routed)           0.714     5.458    iCPU/regfile_inst/alu_out_reg[7]_i_7_n_1
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.124     5.582 f  iCPU/regfile_inst/alu_out_reg[8]_i_17/O
                         net (fo=2, routed)           0.832     6.414    iCPU/regfile_inst/alu_out_reg[8]_i_17_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.538 f  iCPU/regfile_inst/alu_out_reg[21]_i_15/O
                         net (fo=1, routed)           0.665     7.203    iCPU/regfile_inst/alu_out_reg[21]_i_15_n_1
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.327 f  iCPU/regfile_inst/alu_out_reg[21]_i_6/O
                         net (fo=14, routed)          0.520     7.847    iCPU/regfile_inst/alu_out_reg[21]_i_6_n_1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.971 r  iCPU/regfile_inst/alu_out_reg[30]_i_11/O
                         net (fo=8, routed)           0.466     8.438    iCPU/regfile_inst/alu_out_reg[30]_i_11_n_1
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.562 r  iCPU/regfile_inst/alu_out_reg[29]_i_3/O
                         net (fo=3, routed)           0.612     9.173    iCPU/regfile_inst/alu_out_reg[29]_i_3_n_1
    SLICE_X38Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.297 r  iCPU/regfile_inst/alu_out_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     9.297    iCPU/alu_out[29]
    SLICE_X38Y36         FDCE                                         r  iCPU/alu_out_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        1.490    -1.655    iCPU/CLK
    SLICE_X38Y36         FDCE                                         r  iCPU/alu_out_reg_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111111]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_inst/pc_next_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.223ns (77.890%)  route 0.063ns (22.110%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111111]/G
    SLICE_X30Y34         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_inst/o_pc[-1111111111]/Q
                         net (fo=3, routed)           0.063     0.241    iCPU/pc_inst/Q[0]
    SLICE_X31Y34         LUT4 (Prop_lut4_I3_O)        0.045     0.286 r  iCPU/pc_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.286    iCPU/pc_inst/pc_4[0]
    SLICE_X31Y34         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.852    -0.863    iCPU/pc_inst/CLK
    SLICE_X31Y34         FDCE                                         r  iCPU/pc_inst/pc_next_reg_reg[0]/C

Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111108]/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.158ns (30.251%)  route 0.364ns (69.749%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111108]/G
    SLICE_X31Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_inst/o_pc[-1111111108]/Q
                         net (fo=6, routed)           0.364     0.522    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.870    -0.845    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111102]/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.178ns (33.964%)  route 0.346ns (66.036%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111102]/G
    SLICE_X34Y31         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_inst/o_pc[-1111111102]/Q
                         net (fo=6, routed)           0.346     0.524    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.870    -0.845    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111105]/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.158ns (27.343%)  route 0.420ns (72.657%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111105]/G
    SLICE_X28Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_inst/o_pc[-1111111105]/Q
                         net (fo=7, routed)           0.420     0.578    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.870    -0.845    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111101]/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.178ns (30.065%)  route 0.414ns (69.935%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111101]/G
    SLICE_X30Y34         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_inst/o_pc[-1111111101]/Q
                         net (fo=6, routed)           0.414     0.592    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.870    -0.845    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111104]/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.158ns (25.517%)  route 0.461ns (74.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111104]/G
    SLICE_X31Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_inst/o_pc[-1111111104]/Q
                         net (fo=6, routed)           0.461     0.619    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.870    -0.845    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111103]/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.158ns (25.438%)  route 0.463ns (74.562%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111103]/G
    SLICE_X31Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_inst/o_pc[-1111111103]/Q
                         net (fo=6, routed)           0.463     0.621    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.870    -0.845    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111108]/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.158ns (25.147%)  route 0.470ns (74.853%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111108]/G
    SLICE_X31Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_inst/o_pc[-1111111108]/Q
                         net (fo=6, routed)           0.470     0.628    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.872    -0.843    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111102]/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.178ns (28.250%)  route 0.452ns (71.750%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111102]/G
    SLICE_X34Y31         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_inst/o_pc[-1111111102]/Q
                         net (fo=6, routed)           0.452     0.630    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y8          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.872    -0.843    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 iCPU/pc_inst/o_pc[-1111111106]/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.158ns (25.069%)  route 0.472ns (74.931%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         LDCE                         0.000     0.000 r  iCPU/pc_inst/o_pc[-1111111106]/G
    SLICE_X31Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_inst/o_pc[-1111111106]/Q
                         net (fo=6, routed)           0.472     0.630    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    iPLL/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  iPLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    iPLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    iPLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  iPLL/inst/clkout1_buf/O
                         net (fo=1068, routed)        0.870    -0.845    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK





