# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
# Name: Rahul V
# Registration no:23006860
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Procedure
## Program:
![Screenshot (15)](https://github.com/23006860/Experiment--02-Implementation-of-combinational-logic-/assets/139841752/5559e363-c858-4bdc-948b-8ac2cf11ecaa)

## RTL realization
![Screenshot (9)](https://github.com/23006860/Experiment--02-Implementation-of-combinational-logic-/assets/139841752/ddc362d3-7840-4c4b-8af2-6e06b3c5196f)

## Output:
![Screenshot 2023-07-20 093600](https://github.com/23006860/Experiment--02-Implementation-of-combinational-logic-/assets/139841752/a9163aec-8fbf-40a5-9ef8-85a02454dfab)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
