

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain'
================================================================
* Date:           Sun Nov  3 14:21:37 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.413 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1058|     1058|  5.290 us|  5.290 us|  1057|  1057|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |     1056|     1056|        34|         33|          1|    32|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     98|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    237|    -|
|Register         |        -|    -|      49|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      49|    335|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_75_p2                       |         +|   0|  0|  14|           6|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001          |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_69_p2                 |      icmp|   0|  0|  14|           6|           7|
    |ap_block_state10_pp0_stage9_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  98|          47|          44|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  151|         34|    1|         34|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |    9|          2|    6|         12|
    |conv1_input_TDATA_blk_n      |    9|          2|    1|          2|
    |i_fu_42                      |    9|          2|    6|         12|
    |layer17_out_blk_n            |    9|          2|    1|          2|
    |layer17_out_din_local        |   14|          3|   48|        144|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  237|         53|   67|        214|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  33|   0|   33|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_reg_96                   |   6|   0|    6|          0|
    |i_fu_42                      |   6|   0|    6|          0|
    |icmp_ln59_reg_92             |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  49|   0|   49|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain|  return value|
|layer17_out_din             |  out|   48|     ap_fifo|                                                                   layer17_out|       pointer|
|layer17_out_num_data_valid  |   in|   12|     ap_fifo|                                                                   layer17_out|       pointer|
|layer17_out_fifo_cap        |   in|   12|     ap_fifo|                                                                   layer17_out|       pointer|
|layer17_out_full_n          |   in|    1|     ap_fifo|                                                                   layer17_out|       pointer|
|layer17_out_write           |  out|    1|     ap_fifo|                                                                   layer17_out|       pointer|
|conv1_input_TVALID          |   in|    1|        axis|                                                                   conv1_input|       pointer|
|conv1_input_TDATA           |   in|   48|        axis|                                                                   conv1_input|       pointer|
|conv1_input_TREADY          |  out|    1|        axis|                                                                   conv1_input|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

