
UART2_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000658  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08000764  08000764  00010764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800076c  0800076c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800076c  0800076c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800076c  0800076c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800076c  0800076c  0001076c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000770  08000770  00010770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08000774  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  2000000c  08000780  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000070  08000780  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005e71  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000eca  00000000  00000000  00025ea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000528  00000000  00000000  00026d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004e0  00000000  00000000  00027298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014f29  00000000  00000000  00027778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005ce1  00000000  00000000  0003c6a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007dcbe  00000000  00000000  00042382  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c0040  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001410  00000000  00000000  000c0090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800074c 	.word	0x0800074c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800074c 	.word	0x0800074c

0800014c <main>:
void UART2_Init(void);
void Error_handler(void);

UART_HandleTypeDef huart2;

int main(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0

	HAL_Init();
 8000150:	f000 f89e 	bl	8000290 <HAL_Init>
	SystemClockConfig();
 8000154:	f000 f805 	bl	8000162 <SystemClockConfig>
	UART2_Init(); // high level peripheral initialization
 8000158:	f000 f80a 	bl	8000170 <UART2_Init>

	return 0;
 800015c:	2300      	movs	r3, #0
}
 800015e:	4618      	mov	r0, r3
 8000160:	bd80      	pop	{r7, pc}

08000162 <SystemClockConfig>:

void SystemClockConfig(void){
 8000162:	b480      	push	{r7}
 8000164:	af00      	add	r7, sp, #0


}
 8000166:	bf00      	nop
 8000168:	46bd      	mov	sp, r7
 800016a:	bc80      	pop	{r7}
 800016c:	4770      	bx	lr
	...

08000170 <UART2_Init>:


void UART2_Init(void){
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000174:	4b0f      	ldr	r3, [pc, #60]	; (80001b4 <UART2_Init+0x44>)
 8000176:	4a10      	ldr	r2, [pc, #64]	; (80001b8 <UART2_Init+0x48>)
 8000178:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800017a:	4b0e      	ldr	r3, [pc, #56]	; (80001b4 <UART2_Init+0x44>)
 800017c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000180:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000182:	4b0c      	ldr	r3, [pc, #48]	; (80001b4 <UART2_Init+0x44>)
 8000184:	2200      	movs	r2, #0
 8000186:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000188:	4b0a      	ldr	r3, [pc, #40]	; (80001b4 <UART2_Init+0x44>)
 800018a:	2200      	movs	r2, #0
 800018c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800018e:	4b09      	ldr	r3, [pc, #36]	; (80001b4 <UART2_Init+0x44>)
 8000190:	2200      	movs	r2, #0
 8000192:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000194:	4b07      	ldr	r3, [pc, #28]	; (80001b4 <UART2_Init+0x44>)
 8000196:	2200      	movs	r2, #0
 8000198:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800019a:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <UART2_Init+0x44>)
 800019c:	220c      	movs	r2, #12
 800019e:	615a      	str	r2, [r3, #20]
	if( HAL_UART_Init(&huart2) != HAL_OK ){
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <UART2_Init+0x44>)
 80001a2:	f000 f9d1 	bl	8000548 <HAL_UART_Init>
 80001a6:	4603      	mov	r3, r0
 80001a8:	2b00      	cmp	r3, #0
 80001aa:	d001      	beq.n	80001b0 <UART2_Init+0x40>
		// There is a problem
		Error_handler();
 80001ac:	f000 f806 	bl	80001bc <Error_handler>
	}

}
 80001b0:	bf00      	nop
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	20000028 	.word	0x20000028
 80001b8:	40004400 	.word	0x40004400

080001bc <Error_handler>:

void Error_handler(void){
 80001bc:	b480      	push	{r7}
 80001be:	af00      	add	r7, sp, #0

	while(1);
 80001c0:	e7fe      	b.n	80001c0 <Error_handler+0x4>
	...

080001c4 <HAL_MspInit>:
 */

#include "stm32f1xx_hal.h"

void HAL_MspInit(void)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	af00      	add	r7, sp, #0
  // Here we will do low level processor specific initis

	// 1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); // this is actually no required because this config is by default
 80001c8:	2003      	movs	r0, #3
 80001ca:	f000 f957 	bl	800047c <HAL_NVIC_SetPriorityGrouping>

	// 2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; // enable usage fault, memory fault and bus fault system exeptions
 80001ce:	4b0d      	ldr	r3, [pc, #52]	; (8000204 <HAL_MspInit+0x40>)
 80001d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80001d2:	4a0c      	ldr	r2, [pc, #48]	; (8000204 <HAL_MspInit+0x40>)
 80001d4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80001d8:	6253      	str	r3, [r2, #36]	; 0x24

	// 3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0x00, 0x00);
 80001da:	2200      	movs	r2, #0
 80001dc:	2100      	movs	r1, #0
 80001de:	f06f 000b 	mvn.w	r0, #11
 80001e2:	f000 f956 	bl	8000492 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0x00, 0x00);
 80001e6:	2200      	movs	r2, #0
 80001e8:	2100      	movs	r1, #0
 80001ea:	f06f 000a 	mvn.w	r0, #10
 80001ee:	f000 f950 	bl	8000492 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0x00, 0x00);
 80001f2:	2200      	movs	r2, #0
 80001f4:	2100      	movs	r1, #0
 80001f6:	f06f 0009 	mvn.w	r0, #9
 80001fa:	f000 f94a 	bl	8000492 <HAL_NVIC_SetPriority>

}
 80001fe:	bf00      	nop
 8000200:	bd80      	pop	{r7, pc}
 8000202:	bf00      	nop
 8000204:	e000ed00 	.word	0xe000ed00

08000208 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 8000208:	b480      	push	{r7}
 800020a:	b085      	sub	sp, #20
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]

	// here we are going to do the low level inits. of the USART2 peripheral

	// 1. enable the clock for the USART2 peripheral
	__HAL_RCC_USART2_CLK_ENABLE();
 8000210:	4b08      	ldr	r3, [pc, #32]	; (8000234 <HAL_UART_MspInit+0x2c>)
 8000212:	69db      	ldr	r3, [r3, #28]
 8000214:	4a07      	ldr	r2, [pc, #28]	; (8000234 <HAL_UART_MspInit+0x2c>)
 8000216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800021a:	61d3      	str	r3, [r2, #28]
 800021c:	4b05      	ldr	r3, [pc, #20]	; (8000234 <HAL_UART_MspInit+0x2c>)
 800021e:	69db      	ldr	r3, [r3, #28]
 8000220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000224:	60fb      	str	r3, [r7, #12]
 8000226:	68fb      	ldr	r3, [r7, #12]

	// 2. Do the pin muxing configurations
	// 3. Enable the IRQ and set up the priority (NVIC settings)
}
 8000228:	bf00      	nop
 800022a:	3714      	adds	r7, #20
 800022c:	46bd      	mov	sp, r7
 800022e:	bc80      	pop	{r7}
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	40021000 	.word	0x40021000

08000238 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800023c:	bf00      	nop
 800023e:	46bd      	mov	sp, r7
 8000240:	bc80      	pop	{r7}
 8000242:	4770      	bx	lr

08000244 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000244:	f7ff fff8 	bl	8000238 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000248:	480b      	ldr	r0, [pc, #44]	; (8000278 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800024a:	490c      	ldr	r1, [pc, #48]	; (800027c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800024c:	4a0c      	ldr	r2, [pc, #48]	; (8000280 <LoopFillZerobss+0x16>)
  movs r3, #0
 800024e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000250:	e002      	b.n	8000258 <LoopCopyDataInit>

08000252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000256:	3304      	adds	r3, #4

08000258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800025a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800025c:	d3f9      	bcc.n	8000252 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800025e:	4a09      	ldr	r2, [pc, #36]	; (8000284 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000260:	4c09      	ldr	r4, [pc, #36]	; (8000288 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000264:	e001      	b.n	800026a <LoopFillZerobss>

08000266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000268:	3204      	adds	r2, #4

0800026a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800026a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800026c:	d3fb      	bcc.n	8000266 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800026e:	f000 fa49 	bl	8000704 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000272:	f7ff ff6b 	bl	800014c <main>
  bx lr
 8000276:	4770      	bx	lr
  ldr r0, =_sdata
 8000278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800027c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000280:	08000774 	.word	0x08000774
  ldr r2, =_sbss
 8000284:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000288:	20000070 	.word	0x20000070

0800028c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800028c:	e7fe      	b.n	800028c <ADC1_2_IRQHandler>
	...

08000290 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000294:	4b08      	ldr	r3, [pc, #32]	; (80002b8 <HAL_Init+0x28>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a07      	ldr	r2, [pc, #28]	; (80002b8 <HAL_Init+0x28>)
 800029a:	f043 0310 	orr.w	r3, r3, #16
 800029e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002a0:	2003      	movs	r0, #3
 80002a2:	f000 f8eb 	bl	800047c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002a6:	200f      	movs	r0, #15
 80002a8:	f000 f808 	bl	80002bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80002ac:	f7ff ff8a 	bl	80001c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80002b0:	2300      	movs	r3, #0
}
 80002b2:	4618      	mov	r0, r3
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40022000 	.word	0x40022000

080002bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80002c4:	4b12      	ldr	r3, [pc, #72]	; (8000310 <HAL_InitTick+0x54>)
 80002c6:	681a      	ldr	r2, [r3, #0]
 80002c8:	4b12      	ldr	r3, [pc, #72]	; (8000314 <HAL_InitTick+0x58>)
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	4619      	mov	r1, r3
 80002ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80002d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80002da:	4618      	mov	r0, r3
 80002dc:	f000 f8f5 	bl	80004ca <HAL_SYSTICK_Config>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80002e6:	2301      	movs	r3, #1
 80002e8:	e00e      	b.n	8000308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	2b0f      	cmp	r3, #15
 80002ee:	d80a      	bhi.n	8000306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80002f0:	2200      	movs	r2, #0
 80002f2:	6879      	ldr	r1, [r7, #4]
 80002f4:	f04f 30ff 	mov.w	r0, #4294967295
 80002f8:	f000 f8cb 	bl	8000492 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80002fc:	4a06      	ldr	r2, [pc, #24]	; (8000318 <HAL_InitTick+0x5c>)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000302:	2300      	movs	r3, #0
 8000304:	e000      	b.n	8000308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000306:	2301      	movs	r3, #1
}
 8000308:	4618      	mov	r0, r3
 800030a:	3708      	adds	r7, #8
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	20000000 	.word	0x20000000
 8000314:	20000008 	.word	0x20000008
 8000318:	20000004 	.word	0x20000004

0800031c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800031c:	b480      	push	{r7}
 800031e:	b085      	sub	sp, #20
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	f003 0307 	and.w	r3, r3, #7
 800032a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800032c:	4b0c      	ldr	r3, [pc, #48]	; (8000360 <__NVIC_SetPriorityGrouping+0x44>)
 800032e:	68db      	ldr	r3, [r3, #12]
 8000330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000332:	68ba      	ldr	r2, [r7, #8]
 8000334:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000338:	4013      	ands	r3, r2
 800033a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000340:	68bb      	ldr	r3, [r7, #8]
 8000342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000344:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000348:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800034c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800034e:	4a04      	ldr	r2, [pc, #16]	; (8000360 <__NVIC_SetPriorityGrouping+0x44>)
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	60d3      	str	r3, [r2, #12]
}
 8000354:	bf00      	nop
 8000356:	3714      	adds	r7, #20
 8000358:	46bd      	mov	sp, r7
 800035a:	bc80      	pop	{r7}
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	e000ed00 	.word	0xe000ed00

08000364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000368:	4b04      	ldr	r3, [pc, #16]	; (800037c <__NVIC_GetPriorityGrouping+0x18>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	0a1b      	lsrs	r3, r3, #8
 800036e:	f003 0307 	and.w	r3, r3, #7
}
 8000372:	4618      	mov	r0, r3
 8000374:	46bd      	mov	sp, r7
 8000376:	bc80      	pop	{r7}
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	e000ed00 	.word	0xe000ed00

08000380 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	4603      	mov	r3, r0
 8000388:	6039      	str	r1, [r7, #0]
 800038a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800038c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000390:	2b00      	cmp	r3, #0
 8000392:	db0a      	blt.n	80003aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	b2da      	uxtb	r2, r3
 8000398:	490c      	ldr	r1, [pc, #48]	; (80003cc <__NVIC_SetPriority+0x4c>)
 800039a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800039e:	0112      	lsls	r2, r2, #4
 80003a0:	b2d2      	uxtb	r2, r2
 80003a2:	440b      	add	r3, r1
 80003a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003a8:	e00a      	b.n	80003c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	b2da      	uxtb	r2, r3
 80003ae:	4908      	ldr	r1, [pc, #32]	; (80003d0 <__NVIC_SetPriority+0x50>)
 80003b0:	79fb      	ldrb	r3, [r7, #7]
 80003b2:	f003 030f 	and.w	r3, r3, #15
 80003b6:	3b04      	subs	r3, #4
 80003b8:	0112      	lsls	r2, r2, #4
 80003ba:	b2d2      	uxtb	r2, r2
 80003bc:	440b      	add	r3, r1
 80003be:	761a      	strb	r2, [r3, #24]
}
 80003c0:	bf00      	nop
 80003c2:	370c      	adds	r7, #12
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bc80      	pop	{r7}
 80003c8:	4770      	bx	lr
 80003ca:	bf00      	nop
 80003cc:	e000e100 	.word	0xe000e100
 80003d0:	e000ed00 	.word	0xe000ed00

080003d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003d4:	b480      	push	{r7}
 80003d6:	b089      	sub	sp, #36	; 0x24
 80003d8:	af00      	add	r7, sp, #0
 80003da:	60f8      	str	r0, [r7, #12]
 80003dc:	60b9      	str	r1, [r7, #8]
 80003de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	f003 0307 	and.w	r3, r3, #7
 80003e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003e8:	69fb      	ldr	r3, [r7, #28]
 80003ea:	f1c3 0307 	rsb	r3, r3, #7
 80003ee:	2b04      	cmp	r3, #4
 80003f0:	bf28      	it	cs
 80003f2:	2304      	movcs	r3, #4
 80003f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003f6:	69fb      	ldr	r3, [r7, #28]
 80003f8:	3304      	adds	r3, #4
 80003fa:	2b06      	cmp	r3, #6
 80003fc:	d902      	bls.n	8000404 <NVIC_EncodePriority+0x30>
 80003fe:	69fb      	ldr	r3, [r7, #28]
 8000400:	3b03      	subs	r3, #3
 8000402:	e000      	b.n	8000406 <NVIC_EncodePriority+0x32>
 8000404:	2300      	movs	r3, #0
 8000406:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000408:	f04f 32ff 	mov.w	r2, #4294967295
 800040c:	69bb      	ldr	r3, [r7, #24]
 800040e:	fa02 f303 	lsl.w	r3, r2, r3
 8000412:	43da      	mvns	r2, r3
 8000414:	68bb      	ldr	r3, [r7, #8]
 8000416:	401a      	ands	r2, r3
 8000418:	697b      	ldr	r3, [r7, #20]
 800041a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800041c:	f04f 31ff 	mov.w	r1, #4294967295
 8000420:	697b      	ldr	r3, [r7, #20]
 8000422:	fa01 f303 	lsl.w	r3, r1, r3
 8000426:	43d9      	mvns	r1, r3
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800042c:	4313      	orrs	r3, r2
         );
}
 800042e:	4618      	mov	r0, r3
 8000430:	3724      	adds	r7, #36	; 0x24
 8000432:	46bd      	mov	sp, r7
 8000434:	bc80      	pop	{r7}
 8000436:	4770      	bx	lr

08000438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	3b01      	subs	r3, #1
 8000444:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000448:	d301      	bcc.n	800044e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800044a:	2301      	movs	r3, #1
 800044c:	e00f      	b.n	800046e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800044e:	4a0a      	ldr	r2, [pc, #40]	; (8000478 <SysTick_Config+0x40>)
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	3b01      	subs	r3, #1
 8000454:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000456:	210f      	movs	r1, #15
 8000458:	f04f 30ff 	mov.w	r0, #4294967295
 800045c:	f7ff ff90 	bl	8000380 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000460:	4b05      	ldr	r3, [pc, #20]	; (8000478 <SysTick_Config+0x40>)
 8000462:	2200      	movs	r2, #0
 8000464:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000466:	4b04      	ldr	r3, [pc, #16]	; (8000478 <SysTick_Config+0x40>)
 8000468:	2207      	movs	r2, #7
 800046a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800046c:	2300      	movs	r3, #0
}
 800046e:	4618      	mov	r0, r3
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	e000e010 	.word	0xe000e010

0800047c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000484:	6878      	ldr	r0, [r7, #4]
 8000486:	f7ff ff49 	bl	800031c <__NVIC_SetPriorityGrouping>
}
 800048a:	bf00      	nop
 800048c:	3708      	adds	r7, #8
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}

08000492 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000492:	b580      	push	{r7, lr}
 8000494:	b086      	sub	sp, #24
 8000496:	af00      	add	r7, sp, #0
 8000498:	4603      	mov	r3, r0
 800049a:	60b9      	str	r1, [r7, #8]
 800049c:	607a      	str	r2, [r7, #4]
 800049e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80004a0:	2300      	movs	r3, #0
 80004a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80004a4:	f7ff ff5e 	bl	8000364 <__NVIC_GetPriorityGrouping>
 80004a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	68b9      	ldr	r1, [r7, #8]
 80004ae:	6978      	ldr	r0, [r7, #20]
 80004b0:	f7ff ff90 	bl	80003d4 <NVIC_EncodePriority>
 80004b4:	4602      	mov	r2, r0
 80004b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004ba:	4611      	mov	r1, r2
 80004bc:	4618      	mov	r0, r3
 80004be:	f7ff ff5f 	bl	8000380 <__NVIC_SetPriority>
}
 80004c2:	bf00      	nop
 80004c4:	3718      	adds	r7, #24
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}

080004ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004ca:	b580      	push	{r7, lr}
 80004cc:	b082      	sub	sp, #8
 80004ce:	af00      	add	r7, sp, #0
 80004d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004d2:	6878      	ldr	r0, [r7, #4]
 80004d4:	f7ff ffb0 	bl	8000438 <SysTick_Config>
 80004d8:	4603      	mov	r3, r0
}
 80004da:	4618      	mov	r0, r3
 80004dc:	3708      	adds	r7, #8
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
	...

080004e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80004e8:	4b02      	ldr	r3, [pc, #8]	; (80004f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80004ea:	681b      	ldr	r3, [r3, #0]
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bc80      	pop	{r7}
 80004f2:	4770      	bx	lr
 80004f4:	20000000 	.word	0x20000000

080004f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80004fc:	f7ff fff2 	bl	80004e4 <HAL_RCC_GetHCLKFreq>
 8000500:	4602      	mov	r2, r0
 8000502:	4b05      	ldr	r3, [pc, #20]	; (8000518 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000504:	685b      	ldr	r3, [r3, #4]
 8000506:	0a1b      	lsrs	r3, r3, #8
 8000508:	f003 0307 	and.w	r3, r3, #7
 800050c:	4903      	ldr	r1, [pc, #12]	; (800051c <HAL_RCC_GetPCLK1Freq+0x24>)
 800050e:	5ccb      	ldrb	r3, [r1, r3]
 8000510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000514:	4618      	mov	r0, r3
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40021000 	.word	0x40021000
 800051c:	08000764 	.word	0x08000764

08000520 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000524:	f7ff ffde 	bl	80004e4 <HAL_RCC_GetHCLKFreq>
 8000528:	4602      	mov	r2, r0
 800052a:	4b05      	ldr	r3, [pc, #20]	; (8000540 <HAL_RCC_GetPCLK2Freq+0x20>)
 800052c:	685b      	ldr	r3, [r3, #4]
 800052e:	0adb      	lsrs	r3, r3, #11
 8000530:	f003 0307 	and.w	r3, r3, #7
 8000534:	4903      	ldr	r1, [pc, #12]	; (8000544 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000536:	5ccb      	ldrb	r3, [r1, r3]
 8000538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800053c:	4618      	mov	r0, r3
 800053e:	bd80      	pop	{r7, pc}
 8000540:	40021000 	.word	0x40021000
 8000544:	08000764 	.word	0x08000764

08000548 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d101      	bne.n	800055a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
 8000558:	e042      	b.n	80005e0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000560:	b2db      	uxtb	r3, r3
 8000562:	2b00      	cmp	r3, #0
 8000564:	d106      	bne.n	8000574 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2200      	movs	r2, #0
 800056a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800056e:	6878      	ldr	r0, [r7, #4]
 8000570:	f7ff fe4a 	bl	8000208 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	2224      	movs	r2, #36	; 0x24
 8000578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	68da      	ldr	r2, [r3, #12]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800058a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f000 f82b 	bl	80005e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	691a      	ldr	r2, [r3, #16]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80005a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	695a      	ldr	r2, [r3, #20]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80005b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	68da      	ldr	r2, [r3, #12]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80005c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2200      	movs	r2, #0
 80005c6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2220      	movs	r2, #32
 80005cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2220      	movs	r2, #32
 80005d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2200      	movs	r2, #0
 80005dc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80005de:	2300      	movs	r3, #0
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	691b      	ldr	r3, [r3, #16]
 80005f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	68da      	ldr	r2, [r3, #12]
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	430a      	orrs	r2, r1
 8000604:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	689a      	ldr	r2, [r3, #8]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	691b      	ldr	r3, [r3, #16]
 800060e:	431a      	orrs	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	695b      	ldr	r3, [r3, #20]
 8000614:	4313      	orrs	r3, r2
 8000616:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	68db      	ldr	r3, [r3, #12]
 800061e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000622:	f023 030c 	bic.w	r3, r3, #12
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	6812      	ldr	r2, [r2, #0]
 800062a:	68b9      	ldr	r1, [r7, #8]
 800062c:	430b      	orrs	r3, r1
 800062e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	699a      	ldr	r2, [r3, #24]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	430a      	orrs	r2, r1
 8000644:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a2c      	ldr	r2, [pc, #176]	; (80006fc <UART_SetConfig+0x114>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d103      	bne.n	8000658 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8000650:	f7ff ff66 	bl	8000520 <HAL_RCC_GetPCLK2Freq>
 8000654:	60f8      	str	r0, [r7, #12]
 8000656:	e002      	b.n	800065e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8000658:	f7ff ff4e 	bl	80004f8 <HAL_RCC_GetPCLK1Freq>
 800065c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800065e:	68fa      	ldr	r2, [r7, #12]
 8000660:	4613      	mov	r3, r2
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	4413      	add	r3, r2
 8000666:	009a      	lsls	r2, r3, #2
 8000668:	441a      	add	r2, r3
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	fbb2 f3f3 	udiv	r3, r2, r3
 8000674:	4a22      	ldr	r2, [pc, #136]	; (8000700 <UART_SetConfig+0x118>)
 8000676:	fba2 2303 	umull	r2, r3, r2, r3
 800067a:	095b      	lsrs	r3, r3, #5
 800067c:	0119      	lsls	r1, r3, #4
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	4613      	mov	r3, r2
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	4413      	add	r3, r2
 8000686:	009a      	lsls	r2, r3, #2
 8000688:	441a      	add	r2, r3
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	685b      	ldr	r3, [r3, #4]
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	fbb2 f2f3 	udiv	r2, r2, r3
 8000694:	4b1a      	ldr	r3, [pc, #104]	; (8000700 <UART_SetConfig+0x118>)
 8000696:	fba3 0302 	umull	r0, r3, r3, r2
 800069a:	095b      	lsrs	r3, r3, #5
 800069c:	2064      	movs	r0, #100	; 0x64
 800069e:	fb00 f303 	mul.w	r3, r0, r3
 80006a2:	1ad3      	subs	r3, r2, r3
 80006a4:	011b      	lsls	r3, r3, #4
 80006a6:	3332      	adds	r3, #50	; 0x32
 80006a8:	4a15      	ldr	r2, [pc, #84]	; (8000700 <UART_SetConfig+0x118>)
 80006aa:	fba2 2303 	umull	r2, r3, r2, r3
 80006ae:	095b      	lsrs	r3, r3, #5
 80006b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80006b4:	4419      	add	r1, r3
 80006b6:	68fa      	ldr	r2, [r7, #12]
 80006b8:	4613      	mov	r3, r2
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	4413      	add	r3, r2
 80006be:	009a      	lsls	r2, r3, #2
 80006c0:	441a      	add	r2, r3
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	685b      	ldr	r3, [r3, #4]
 80006c6:	009b      	lsls	r3, r3, #2
 80006c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <UART_SetConfig+0x118>)
 80006ce:	fba3 0302 	umull	r0, r3, r3, r2
 80006d2:	095b      	lsrs	r3, r3, #5
 80006d4:	2064      	movs	r0, #100	; 0x64
 80006d6:	fb00 f303 	mul.w	r3, r0, r3
 80006da:	1ad3      	subs	r3, r2, r3
 80006dc:	011b      	lsls	r3, r3, #4
 80006de:	3332      	adds	r3, #50	; 0x32
 80006e0:	4a07      	ldr	r2, [pc, #28]	; (8000700 <UART_SetConfig+0x118>)
 80006e2:	fba2 2303 	umull	r2, r3, r2, r3
 80006e6:	095b      	lsrs	r3, r3, #5
 80006e8:	f003 020f 	and.w	r2, r3, #15
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	440a      	add	r2, r1
 80006f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80006f4:	bf00      	nop
 80006f6:	3710      	adds	r7, #16
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40013800 	.word	0x40013800
 8000700:	51eb851f 	.word	0x51eb851f

08000704 <__libc_init_array>:
 8000704:	b570      	push	{r4, r5, r6, lr}
 8000706:	2600      	movs	r6, #0
 8000708:	4d0c      	ldr	r5, [pc, #48]	; (800073c <__libc_init_array+0x38>)
 800070a:	4c0d      	ldr	r4, [pc, #52]	; (8000740 <__libc_init_array+0x3c>)
 800070c:	1b64      	subs	r4, r4, r5
 800070e:	10a4      	asrs	r4, r4, #2
 8000710:	42a6      	cmp	r6, r4
 8000712:	d109      	bne.n	8000728 <__libc_init_array+0x24>
 8000714:	f000 f81a 	bl	800074c <_init>
 8000718:	2600      	movs	r6, #0
 800071a:	4d0a      	ldr	r5, [pc, #40]	; (8000744 <__libc_init_array+0x40>)
 800071c:	4c0a      	ldr	r4, [pc, #40]	; (8000748 <__libc_init_array+0x44>)
 800071e:	1b64      	subs	r4, r4, r5
 8000720:	10a4      	asrs	r4, r4, #2
 8000722:	42a6      	cmp	r6, r4
 8000724:	d105      	bne.n	8000732 <__libc_init_array+0x2e>
 8000726:	bd70      	pop	{r4, r5, r6, pc}
 8000728:	f855 3b04 	ldr.w	r3, [r5], #4
 800072c:	4798      	blx	r3
 800072e:	3601      	adds	r6, #1
 8000730:	e7ee      	b.n	8000710 <__libc_init_array+0xc>
 8000732:	f855 3b04 	ldr.w	r3, [r5], #4
 8000736:	4798      	blx	r3
 8000738:	3601      	adds	r6, #1
 800073a:	e7f2      	b.n	8000722 <__libc_init_array+0x1e>
 800073c:	0800076c 	.word	0x0800076c
 8000740:	0800076c 	.word	0x0800076c
 8000744:	0800076c 	.word	0x0800076c
 8000748:	08000770 	.word	0x08000770

0800074c <_init>:
 800074c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800074e:	bf00      	nop
 8000750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000752:	bc08      	pop	{r3}
 8000754:	469e      	mov	lr, r3
 8000756:	4770      	bx	lr

08000758 <_fini>:
 8000758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800075a:	bf00      	nop
 800075c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800075e:	bc08      	pop	{r3}
 8000760:	469e      	mov	lr, r3
 8000762:	4770      	bx	lr
