
 PARAMETER VERSION = 2.1.0


# PS7
 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB_pin = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK_pin = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB_pin = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
# SI570 clock synthesizer
 PORT video_clk_p = video_clk, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 148500000
 PORT video_clk_n = video_clk, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 148500000
# ADV7511 HDMI transmitter
 PORT hdmi_clk = v_axi4s_vid_out_0_video_clk, DIR = O
 PORT hdmi_data = v_axi4s_vid_out_0_video_data, DIR = O, VEC = [15:0]
 PORT hdmi_hsync = v_axi4s_vid_out_0_video_hsync, DIR = O
 PORT hdmi_vsync = v_axi4s_vid_out_0_video_vsync, DIR = O
 PORT hdmi_de = v_axi4s_vid_out_0_video_de, DIR = O
 PORT hdmi_int = hdmi_int, DIR = I, SIGIS = INTERRUPT


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 1
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 1
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 1
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 76923080
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 100000000
 PARAMETER C_FCLK_CLK3_FREQ = 100000000
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_USE_M_AXI_GP1 = 1
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_gp0
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_hp0
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = clk_75mhz
 PORT FCLK_CLK1 = clk_150mhz
 PORT FCLK_RESET0_N = fclk_rst_0_n
 PORT M_AXI_GP0_ACLK = clk_75mhz
 PORT S_AXI_HP0_ACLK = clk_150mhz
 PORT IRQ_F2P = axi_vdma_0_mm2s_introut & hdmi_int
 PORT M_AXI_GP1_ACLK = clk_75mhz
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_gp0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = clk_75mhz
 PORT INTERCONNECT_ARESETN = fclk_rst_0_n
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_hp0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = clk_150mhz
 PORT INTERCONNECT_ARESETN = fclk_rst_0_n
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_USE_FSYNC = 0
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 32
 PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_MASTERS = processing_system7_0.M_AXI_GP0
 PARAMETER C_MM2S_GENLOCK_MODE = 1
 PARAMETER C_NUM_FSTORES = 1
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000FFFF
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_AW_REGISTER = 0
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_AR_REGISTER = 0
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_W_REGISTER = 0
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_R_REGISTER = 0
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_B_REGISTER = 0
 PARAMETER C_INTERCONNECT_M_AXI_MM2S_WRITE_FIFO_DEPTH = 0
 PARAMETER C_MM2S_LINEBUFFER_DEPTH = 4096
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_gp0
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_hp0
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT m_axis_mm2s_aclk = clk_150mhz
 PORT s_axi_lite_aclk = clk_75mhz
 PORT m_axi_mm2s_aclk = clk_150mhz
 PORT mm2s_introut = axi_vdma_0_mm2s_introut
END

# BEGIN v_osd
# PARAMETER INSTANCE = v_osd_0
# PARAMETER HW_VER = 5.01.a
# PARAMETER C_S_AXIS_VIDEO_FORMAT = 6
# PARAMETER C_NUM_LAYERS = 1
# PARAMETER C_SCREEN_WIDTH = 1920
# PARAMETER C_BASEADDR = 0xb4200000
# PARAMETER C_HIGHADDR = 0xb420ffff
# PARAMETER C_INTERCONNECT_S_AXI_MASTERS = processing_system7_0.M_AXI_GP0
# BUS_INTERFACE S_AXI = axi_interconnect_gp0
# PORT s_axi_aclk = clk_75mhz
# END
BEGIN axis_vremapper
 PARAMETER INSTANCE = axis_vremapper_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_M_COMPONENTS = 3
 PARAMETER C_NUM_S_COMPONENTS = 4
 PARAMETER C_M1_COMPONENT_MAP = 1
 PARAMETER C_M2_COMPONENT_MAP = 3
 PARAMETER C_M0_COMPONENT_MAP = 2
 BUS_INTERFACE M_AXIS = axis_vremapper_0_M_AXIS
 BUS_INTERFACE S_AXIS = axi_vdma_0_M_AXIS_MM2S
 PORT aclk = clk_150mhz
END

BEGIN v_rgb2ycrcb
 PARAMETER INSTANCE = v_rgb2ycrcb_0
 PARAMETER HW_VER = 6.01.a
 PARAMETER C_BASEADDR = 0x40030000
 PARAMETER C_HIGHADDR = 0x4003FFFF
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = processing_system7_0.M_AXI_GP0
 PARAMETER Input_Range = 2
 PARAMETER Standard_Sel = 6
 BUS_INTERFACE S_AXI = axi_interconnect_gp0
 BUS_INTERFACE M_AXIS_VIDEO = v_rgb2ycrcb_0_M_AXIS_VIDEO
 BUS_INTERFACE S_AXIS_VIDEO = axis_vremapper_0_M_AXIS
 PORT s_axi_aclk = clk_75mhz
 PORT s_axi_aclken = net_vcc
 PORT aclk = clk_150mhz
 PORT aclken = net_vcc
 PORT aresetn = fclk_rst_0_n
END

BEGIN v_cresample
 PARAMETER INSTANCE = v_cresample_0
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002FFFF
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 1
 PARAMETER C_M_AXIS_VIDEO_FORMAT = 0
 PARAMETER C_CONVERT_TYPE = 2
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = processing_system7_0.M_AXI_GP0
 BUS_INTERFACE S_AXI = axi_interconnect_gp0
 BUS_INTERFACE M_AXIS_VIDEO = v_cresample_0_M_AXIS_VIDEO
 BUS_INTERFACE S_AXIS_VIDEO = v_rgb2ycrcb_0_M_AXIS_VIDEO
 PORT s_axi_aclk = clk_75mhz
 PORT s_axi_aclken = net_vcc
 PORT aclk = clk_150mhz
 PORT aclken = net_vcc
 PORT aresetn = fclk_rst_0_n
END

BEGIN v_axi4s_vid_out
 PARAMETER INSTANCE = v_axi4s_vid_out_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 0
 PARAMETER VTG_MASTER_SLAVE = 1
 PARAMETER RAM_ADDR_BITS = 10
 BUS_INTERFACE VTIMING_IN = v_tc_0_VTIMING_OUT
 BUS_INTERFACE S_AXIS_VIDEO = v_cresample_0_M_AXIS_VIDEO
 PORT aclk = clk_150mhz
 PORT aclken = net_vcc
 PORT aresetn = fclk_rst_0_n
 PORT rst = net_gnd
 PORT video_vsync = v_axi4s_vid_out_0_video_vsync
 PORT video_hsync = v_axi4s_vid_out_0_video_hsync
 PORT video_de = v_axi4s_vid_out_0_video_de
 PORT video_data = v_axi4s_vid_out_0_video_data
 PORT video_clk = v_axi4s_vid_out_0_video_clk
 PORT video_out_clk = video_clk
 PORT vtg_ce = v_axi4s_vid_out_0_vtg_ce
 PORT locked = v_axi4s_vid_out_0_locked
 PORT wr_error = v_axi4s_vid_out_0_wr_error
 PORT empty = v_axi4s_vid_out_0_empty
END

BEGIN v_tc
 PARAMETER INSTANCE = v_tc_0
 PARAMETER HW_VER = 5.01.a
 PARAMETER C_GEN_VBLANK_EN = 1
 PARAMETER C_GEN_HBLANK_EN = 1
 PARAMETER C_BASEADDR = 0x40010000
 PARAMETER C_HIGHADDR = 0x4001FFFF
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = processing_system7_0.M_AXI_GP0
 BUS_INTERFACE S_AXI = axi_interconnect_gp0
 BUS_INTERFACE VTIMING_OUT = v_tc_0_VTIMING_OUT
 PORT s_axi_aclk = clk_75mhz
 PORT s_axi_aclken = net_vcc
 PORT clk = video_clk
 PORT clken = net_vcc
 PORT gen_clken = v_axi4s_vid_out_0_vtg_ce
 PORT resetn = net_vcc
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 3
 PORT control0 = chipscope_icon_0_control0
 PORT control1 = chipscope_icon_0_control1
 PORT control2 = chipscope_icon_0_control2
END

BEGIN chipscope_axi_monitor
 PARAMETER INSTANCE = chipscope_axi_monitor_0
 PARAMETER HW_VER = 3.05.a
 PARAMETER C_USE_INTERFACE = 1
 PARAMETER C_NUM_DATA_SAMPLES = 8192
 BUS_INTERFACE MON_AXI_S = v_rgb2ycrcb_0_M_AXIS_VIDEO
 PORT CHIPSCOPE_ICON_CONTROL = chipscope_icon_0_control0
 PORT mon_axi_aclk = clk_150mhz
 PORT mon_axi_aresetn = fclk_rst_0_n
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_NUM_DATA_SAMPLES = 131072
 PARAMETER C_ENABLE_TRIGGER_OUT = 0
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 22
 PARAMETER C_TRIG0_UNIT_MATCH_TYPE = basic with edges
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_icon_0_control1
 PORT clk = video_clk
 PORT trig0 = v_axi4s_vid_out_0_video_data & v_axi4s_vid_out_0_video_de & v_axi4s_vid_out_0_video_vsync & v_axi4s_vid_out_0_video_hsync & v_axi4s_vid_out_0_locked & v_axi4s_vid_out_0_wr_error & v_axi4s_vid_out_0_empty
END

BEGIN chipscope_axi_monitor
 PARAMETER INSTANCE = chipscope_axi_monitor_1
 PARAMETER HW_VER = 3.05.a
 PARAMETER C_USE_INTERFACE = 1
 PARAMETER C_NUM_DATA_SAMPLES = 8192
 BUS_INTERFACE MON_AXI_S = v_cresample_0_M_AXIS_VIDEO
 PORT CHIPSCOPE_ICON_CONTROL = chipscope_icon_0_control2
 PORT mon_axi_aclk = clk_150mhz
 PORT mon_axi_aresetn = fclk_rst_0_n
END

