// Seed: 1634098179
module module_0 (
    output uwire id_0,
    output wor   id_1
);
  assign module_2.id_30 = 0;
  logic id_3;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input supply0 id_5
);
  logic id_7 = -1;
  wire  id_8;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_31 = 32'd35
) (
    output wire id_0,
    output tri1 id_1,
    input tri1 id_2,
    output tri id_3,
    input wire id_4,
    input tri id_5,
    output tri id_6
    , id_41,
    output tri0 id_7,
    output tri0 id_8,
    output wor id_9,
    output uwire id_10,
    output tri id_11,
    input wire id_12,
    input tri0 id_13,
    input supply0 id_14,
    output tri id_15,
    input tri0 id_16,
    input tri1 id_17,
    output supply1 id_18,
    input supply0 id_19,
    output wand id_20,
    input uwire id_21,
    output supply1 id_22,
    input supply1 id_23,
    input wor id_24,
    output tri0 id_25,
    input wor id_26,
    input wor id_27,
    input tri id_28,
    input tri id_29,
    input supply1 id_30,
    output supply0 _id_31,
    output tri id_32,
    input wand id_33,
    input tri0 id_34,
    output tri0 id_35,
    output supply0 id_36[id_31 : 1],
    output uwire id_37,
    output supply0 id_38,
    output tri id_39
);
  assign id_37 = 1;
  module_0 modCall_1 (
      id_35,
      id_15
  );
endmodule
