# RISC-V
Design some simple RISV-V cores via verilog and vivado.    
复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》   Projects     
## Assignment 1:  Implement a simple RISC Core   
* [Assignment description](./HW1/CAHW1_2020.pdf)   
* [Report](./HW1/20210860017_汪春雨_HW1.pdf)   

## Assignment 2:  Implement a matrix multiplier on a RISC Core   
* [Assignment description]()   
* [Report]()   
