#--------------------------------------------------------------------------
#
#  Unpublished work. Copyright 2022 Siemens
#
#  This material contains trade secrets or otherwise confidential 
#  information owned by Siemens Industry Software Inc. or its affiliates 
#  (collectively, SISW), or its licensors. Access to and use of this 
#  information is strictly limited as set forth in the Customer's 
#  applicable agreements with SISW.
#
#--------------------------------------------------------------------------
#  File created by: Tessent Shell
#          Version: 2022.4
#       Created on: Mon Apr 28 10:58:59 IST 2025
#--------------------------------------------------------------------------

set synthesis_dictionary {
  designs_dictionary {
    memlibc_memory_bist_assembly_rtl_tessent_mbist_bap {
      output_files {
        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap.vg {
          module_name_list {
            memlibc_memory_bist_assembly_rtl_tessent_mbist_bap memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_tdr
            memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_sib* memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_ctl_sib*
          }
        }
      }
      size_only_prefix_list tessent_persistent_cell_
    }
    memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_assembly {
      dont_touch_list {}
      sdc {
        file_name memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_assembly.sdc
        proc_list {tessent_set_default_variables tessent_create_functional_clocks tessent_constrain_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_assembly_non_modal}
      }
      size_only_prefix_list tessent_persistent_cell_
      output_files {
        memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1.vg {
          module_name_list {
            memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1 memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1_STATUS
          }
        }
        memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller.vg {
          module_name_list {memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_ctl_comp memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_pointer_cntrl memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_add_format memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_add_gen memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_fsm memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_signal_gen memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_repeat_loop_cntrl memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_data_gen}
        }
      }
    }
  }
  design_source_dictionary {
    read1 {
      format verilog_2001
      files {
        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap.v memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_assembly.v
        memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller.v memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_interface_m1.v
      }
      work_library work
    }
  }
}
