// Seed: 3608371756
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout tri id_1;
  assign id_1 = -1;
  wire id_3, id_4;
  parameter id_5 = -1;
  wire id_6;
  wire id_7, id_8[-1 : (  ~  -1  )  !=  -1];
endmodule
module module_1 #(
    parameter id_2 = 32'd39,
    parameter id_4 = 32'd58
) (
    id_1,
    _id_2,
    id_3,
    _id_4[id_4 : 1]
);
  inout logic [7:0] _id_4;
  input wire id_3;
  inout wire _id_2;
  output uwire id_1;
  assign id_1 = 1;
  wire [id_2 : 1] id_5, id_6;
  wire id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_8
  );
  assign id_4 = id_4;
endmodule
