# UART IP Core â€“ Verilog

## ðŸ“– Overview
A reusable **UART (Universal Asynchronous Receiver/Transmitter)** IP core written in **Verilog** and verified using **QuestaSim**.

## âš¡ Features
- Standard **N-8-1** format (No parity, 8 data bits, 1 stop bit)  
- Configurable baud rates (300â€“38400 bps)  
- Modular design: Baud Rate Generator, Receiver, Transmitter  
- Synthesizable for FPGA/ASIC  

## ðŸ“‚ Project Structure
```
src/ â†’ Verilog source files
â”‚ â”œâ”€â”€ brg.v # Baud Rate Generator
â”‚ â”œâ”€â”€transmitter.v # Transmitter
â”‚ â”œâ”€â”€ receiver.v # Receiver

tb/ â†’ Testbenches & QuestaSim scripts
â”‚ â””â”€â”€receiver_tb.v
â”‚ â””â”€â”€rtransmitter_tb.v


## â–¶ï¸ Simulation (QuestaSim)

### Compile sources
```tcl
vlib work
vlog src/*.v
vlog tb/*.v

```
## â–¶ï¸ Run testbenches (QuestaSim)
  >Receiver Testbench
  ```tcl
    vsim work.receiver_tb
    run -all
```

  >Transmitter Testbench
  ```tcl
    vsim work.transmitter_tb
    run -all
  ```

âš™ï¸ Requirements
  >QuestaSim / ModelSim
  >Verilog simulator
  >(Optional) FPGA board for synthesis
ðŸ“œ License

This project is licensed under the MIT License.staSim / ModelSim

Verilog simulator

(Optional) FPGA board for synthesis
