#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].cout[0] (adder)                              0.026     7.016
$mul~368-add1-28[1].cin[0] (adder)                               0.000     7.016
$mul~368-add1-28[1].cout[0] (adder)                              0.026     7.042
$mul~368-add1-29[1].cin[0] (adder)                               0.000     7.042
$mul~368-add1-29[1].cout[0] (adder)                              0.026     7.067
$mul~368-add1-30[1].cin[0] (adder)                               0.000     7.067
$mul~368-add1-30[1].cout[0] (adder)                              0.026     7.093
$mul~368-add1-31[1].cin[0] (adder)                               0.000     7.093
$mul~368-add1-31[1].cout[0] (adder)                              0.026     7.118
$mul~368-add1-32[1].cin[0] (adder)                               0.000     7.118
$mul~368-add1-32[1].cout[0] (adder)                              0.026     7.144
$mul~368-add1-33[1].cin[0] (adder)                               0.000     7.144
$mul~368-add1-33[1].cout[0] (adder)                              0.026     7.169
$mul~368-add1-34[1].cin[0] (adder)                               0.000     7.169
$mul~368-add1-34[1].cout[0] (adder)                              0.026     7.195
$mul~368-add1-35[1].cin[0] (adder)                               0.000     7.195
$mul~368-add1-35[1].sumout[0] (adder)                            0.035     7.230
n6823.in[1] (.names)                                             0.660     7.891
n6823.out[0] (.names)                                            0.153     8.044
$dffe~367^Q~61.D[0] (.latch)                                     0.019     8.063
data arrival time                                                          8.063

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~61.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.063
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 2
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].cout[0] (adder)                              0.026     7.016
$mul~368-add1-28[1].cin[0] (adder)                               0.000     7.016
$mul~368-add1-28[1].cout[0] (adder)                              0.026     7.042
$mul~368-add1-29[1].cin[0] (adder)                               0.000     7.042
$mul~368-add1-29[1].cout[0] (adder)                              0.026     7.067
$mul~368-add1-30[1].cin[0] (adder)                               0.000     7.067
$mul~368-add1-30[1].cout[0] (adder)                              0.026     7.093
$mul~368-add1-31[1].cin[0] (adder)                               0.000     7.093
$mul~368-add1-31[1].cout[0] (adder)                              0.026     7.118
$mul~368-add1-32[1].cin[0] (adder)                               0.000     7.118
$mul~368-add1-32[1].cout[0] (adder)                              0.026     7.144
$mul~368-add1-33[1].cin[0] (adder)                               0.000     7.144
$mul~368-add1-33[1].cout[0] (adder)                              0.026     7.169
$mul~368-add1-34[1].cin[0] (adder)                               0.000     7.169
$mul~368-add1-34[1].sumout[0] (adder)                            0.035     7.205
n6818.in[1] (.names)                                             0.660     7.865
n6818.out[0] (.names)                                            0.153     8.018
$dffe~367^Q~60.D[0] (.latch)                                     0.019     8.037
data arrival time                                                          8.037

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~60.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.037
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.014


#Path 3
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].cout[0] (adder)                              0.026     7.016
$mul~368-add1-28[1].cin[0] (adder)                               0.000     7.016
$mul~368-add1-28[1].cout[0] (adder)                              0.026     7.042
$mul~368-add1-29[1].cin[0] (adder)                               0.000     7.042
$mul~368-add1-29[1].cout[0] (adder)                              0.026     7.067
$mul~368-add1-30[1].cin[0] (adder)                               0.000     7.067
$mul~368-add1-30[1].cout[0] (adder)                              0.026     7.093
$mul~368-add1-31[1].cin[0] (adder)                               0.000     7.093
$mul~368-add1-31[1].cout[0] (adder)                              0.026     7.118
$mul~368-add1-32[1].cin[0] (adder)                               0.000     7.118
$mul~368-add1-32[1].cout[0] (adder)                              0.026     7.144
$mul~368-add1-33[1].cin[0] (adder)                               0.000     7.144
$mul~368-add1-33[1].sumout[0] (adder)                            0.035     7.179
n6813.in[1] (.names)                                             0.660     7.840
n6813.out[0] (.names)                                            0.153     7.993
$dffe~367^Q~59.D[0] (.latch)                                     0.019     8.012
data arrival time                                                          8.012

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~59.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -8.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.988


#Path 4
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~49.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].cout[0] (adder)                              0.026     5.803
$mul~368-add0-22[1].cin[0] (adder)                               0.000     5.803
$mul~368-add0-22[1].cout[0] (adder)                              0.026     5.829
$mul~368-add0-23[1].cin[0] (adder)                               0.000     5.829
$mul~368-add0-23[1].sumout[0] (adder)                            0.035     5.864
$mul~368-add1-23[1].a[0] (adder)                                 1.000     6.864
$mul~368-add1-23[1].sumout[0] (adder)                            0.069     6.933
n6763.in[1] (.names)                                             0.868     7.801
n6763.out[0] (.names)                                            0.153     7.955
$dffe~367^Q~49.D[0] (.latch)                                     0.019     7.974
data arrival time                                                          7.974

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~49.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.950


#Path 5
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].cout[0] (adder)                              0.026     5.803
$mul~368-add0-22[1].cin[0] (adder)                               0.000     5.803
$mul~368-add0-22[1].cout[0] (adder)                              0.026     5.829
$mul~368-add0-23[1].cin[0] (adder)                               0.000     5.829
$mul~368-add0-23[1].cout[0] (adder)                              0.026     5.855
$mul~368-add0-24[1].cin[0] (adder)                               0.000     5.855
$mul~368-add0-24[1].cout[0] (adder)                              0.026     5.880
$mul~368-add0-25[1].cin[0] (adder)                               0.000     5.880
$mul~368-add0-25[1].cout[0] (adder)                              0.026     5.906
$mul~368-add0-26[1].cin[0] (adder)                               0.000     5.906
$mul~368-add0-26[1].cout[0] (adder)                              0.026     5.931
$mul~368-add0-27[1].cin[0] (adder)                               0.000     5.931
$mul~368-add0-27[1].cout[0] (adder)                              0.026     5.957
$mul~368-add0-28[1].cin[0] (adder)                               0.000     5.957
$mul~368-add0-28[1].cout[0] (adder)                              0.026     5.982
$mul~368-add0-29[1].cin[0] (adder)                               0.000     5.982
$mul~368-add0-29[1].cout[0] (adder)                              0.026     6.008
$mul~368-add0-30[1].cin[0] (adder)                               0.000     6.008
$mul~368-add0-30[1].cout[0] (adder)                              0.026     6.033
$mul~368-add0-31[1].cin[0] (adder)                               0.000     6.033
$mul~368-add0-31[1].sumout[0] (adder)                            0.035     6.069
$mul~368-add1-31[1].a[0] (adder)                                 1.000     7.069
$mul~368-add1-31[1].sumout[0] (adder)                            0.069     7.138
n6803.in[1] (.names)                                             0.660     7.798
n6803.out[0] (.names)                                            0.153     7.951
$dffe~367^Q~57.D[0] (.latch)                                     0.019     7.970
data arrival time                                                          7.970

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~57.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.970
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.947


#Path 6
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~48.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].cout[0] (adder)                              0.026     5.803
$mul~368-add0-22[1].cin[0] (adder)                               0.000     5.803
$mul~368-add0-22[1].sumout[0] (adder)                            0.035     5.839
$mul~368-add1-22[1].a[0] (adder)                                 1.000     6.839
$mul~368-add1-22[1].sumout[0] (adder)                            0.069     6.908
n6758.in[1] (.names)                                             0.868     7.776
n6758.out[0] (.names)                                            0.153     7.929
$dffe~367^Q~48.D[0] (.latch)                                     0.019     7.948
data arrival time                                                          7.948

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~48.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.948
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.925


#Path 7
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].cout[0] (adder)                              0.026     7.016
$mul~368-add1-28[1].cin[0] (adder)                               0.000     7.016
$mul~368-add1-28[1].cout[0] (adder)                              0.026     7.042
$mul~368-add1-29[1].cin[0] (adder)                               0.000     7.042
$mul~368-add1-29[1].cout[0] (adder)                              0.026     7.067
$mul~368-add1-30[1].cin[0] (adder)                               0.000     7.067
$mul~368-add1-30[1].sumout[0] (adder)                            0.035     7.103
n6798.in[1] (.names)                                             0.660     7.763
n6798.out[0] (.names)                                            0.153     7.916
$dffe~367^Q~56.D[0] (.latch)                                     0.019     7.935
data arrival time                                                          7.935

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~56.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.912


#Path 8
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].cout[0] (adder)                              0.026     7.016
$mul~368-add1-28[1].cin[0] (adder)                               0.000     7.016
$mul~368-add1-28[1].cout[0] (adder)                              0.026     7.042
$mul~368-add1-29[1].cin[0] (adder)                               0.000     7.042
$mul~368-add1-29[1].sumout[0] (adder)                            0.035     7.077
n6793.in[1] (.names)                                             0.660     7.737
n6793.out[0] (.names)                                            0.153     7.891
$dffe~367^Q~55.D[0] (.latch)                                     0.019     7.910
data arrival time                                                          7.910

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~55.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.886


#Path 9
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].sumout[0] (adder)                            0.035     7.026
n6783.in[1] (.names)                                             0.660     7.686
n6783.out[0] (.names)                                            0.153     7.840
$dffe~367^Q~53.D[0] (.latch)                                     0.019     7.858
data arrival time                                                          7.858

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~53.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.835


#Path 10
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].sumout[0] (adder)                            0.035     7.000
n6778.in[1] (.names)                                             0.660     7.661
n6778.out[0] (.names)                                            0.153     7.814
$dffe~367^Q~52.D[0] (.latch)                                     0.019     7.833
data arrival time                                                          7.833

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~52.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.809


#Path 11
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].cout[0] (adder)                              0.026     7.016
$mul~368-add1-28[1].cin[0] (adder)                               0.000     7.016
$mul~368-add1-28[1].cout[0] (adder)                              0.026     7.042
$mul~368-add1-29[1].cin[0] (adder)                               0.000     7.042
$mul~368-add1-29[1].cout[0] (adder)                              0.026     7.067
$mul~368-add1-30[1].cin[0] (adder)                               0.000     7.067
$mul~368-add1-30[1].cout[0] (adder)                              0.026     7.093
$mul~368-add1-31[1].cin[0] (adder)                               0.000     7.093
$mul~368-add1-31[1].cout[0] (adder)                              0.026     7.118
$mul~368-add1-32[1].cin[0] (adder)                               0.000     7.118
$mul~368-add1-32[1].sumout[0] (adder)                            0.035     7.154
n6808.in[1] (.names)                                             0.452     7.606
n6808.out[0] (.names)                                            0.153     7.759
$dffe~367^Q~58.D[0] (.latch)                                     0.019     7.778
data arrival time                                                          7.778

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~58.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.778
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.755


#Path 12
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].cout[0] (adder)                              0.026     7.016
$mul~368-add1-28[1].cin[0] (adder)                               0.000     7.016
$mul~368-add1-28[1].sumout[0] (adder)                            0.035     7.051
n6788.in[1] (.names)                                             0.452     7.504
n6788.out[0] (.names)                                            0.153     7.657
$dffe~367^Q~54.D[0] (.latch)                                     0.019     7.676
data arrival time                                                          7.676

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~54.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.676
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.653


#Path 13
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~43.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].cout[0] (adder)                               0.026     6.377
$mul~368-add1-10[1].cin[0] (adder)                               0.000     6.377
$mul~368-add1-10[1].cout[0] (adder)                              0.026     6.403
$mul~368-add1-11[1].cin[0] (adder)                               0.000     6.403
$mul~368-add1-11[1].cout[0] (adder)                              0.026     6.428
$mul~368-add1-12[1].cin[0] (adder)                               0.000     6.428
$mul~368-add1-12[1].cout[0] (adder)                              0.026     6.454
$mul~368-add1-13[1].cin[0] (adder)                               0.000     6.454
$mul~368-add1-13[1].cout[0] (adder)                              0.026     6.479
$mul~368-add1-14[1].cin[0] (adder)                               0.000     6.479
$mul~368-add1-14[1].cout[0] (adder)                              0.026     6.505
$mul~368-add1-15[1].cin[0] (adder)                               0.000     6.505
$mul~368-add1-15[1].cout[0] (adder)                              0.026     6.531
$mul~368-add1-16[1].cin[0] (adder)                               0.000     6.531
$mul~368-add1-16[1].cout[0] (adder)                              0.026     6.556
$mul~368-add1-17[1].cin[0] (adder)                               0.000     6.556
$mul~368-add1-17[1].sumout[0] (adder)                            0.035     6.592
n6733.in[1] (.names)                                             0.868     7.460
n6733.out[0] (.names)                                            0.153     7.613
$dffe~367^Q~43.D[0] (.latch)                                     0.019     7.632
data arrival time                                                          7.632

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~43.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.632
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.609


#Path 14
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~51.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].sumout[0] (adder)                            0.035     6.975
n6773.in[1] (.names)                                             0.452     7.427
n6773.out[0] (.names)                                            0.153     7.581
$dffe~367^Q~51.D[0] (.latch)                                     0.019     7.599
data arrival time                                                          7.599

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~51.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.599
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.576


#Path 15
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~50.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].sumout[0] (adder)                            0.035     6.949
n6768.in[1] (.names)                                             0.452     7.402
n6768.out[0] (.names)                                            0.153     7.555
$dffe~367^Q~50.D[0] (.latch)                                     0.019     7.574
data arrival time                                                          7.574

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~50.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.574
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.550


#Path 16
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].cout[0] (adder)                              0.026     7.016
$mul~368-add1-28[1].cin[0] (adder)                               0.000     7.016
$mul~368-add1-28[1].cout[0] (adder)                              0.026     7.042
$mul~368-add1-29[1].cin[0] (adder)                               0.000     7.042
$mul~368-add1-29[1].cout[0] (adder)                              0.026     7.067
$mul~368-add1-30[1].cin[0] (adder)                               0.000     7.067
$mul~368-add1-30[1].cout[0] (adder)                              0.026     7.093
$mul~368-add1-31[1].cin[0] (adder)                               0.000     7.093
$mul~368-add1-31[1].cout[0] (adder)                              0.026     7.118
$mul~368-add1-32[1].cin[0] (adder)                               0.000     7.118
$mul~368-add1-32[1].cout[0] (adder)                              0.026     7.144
$mul~368-add1-33[1].cin[0] (adder)                               0.000     7.144
$mul~368-add1-33[1].cout[0] (adder)                              0.026     7.169
$mul~368-add1-34[1].cin[0] (adder)                               0.000     7.169
$mul~368-add1-34[1].cout[0] (adder)                              0.026     7.195
$mul~368-add1-35[1].cin[0] (adder)                               0.000     7.195
$mul~368-add1-35[1].cout[0] (adder)                              0.026     7.220
$mul~368-add1-36[1].cin[0] (adder)                               0.000     7.220
$mul~368-add1-36[1].cout[0] (adder)                              0.026     7.246
$mul~368-add1-37[1].cin[0] (adder)                               0.000     7.246
$mul~368-add1-37[1].sumout[0] (adder)                            0.035     7.282
n6833.in[1] (.names)                                             0.115     7.396
n6833.out[0] (.names)                                            0.153     7.549
$dffe~367^Q~63.D[0] (.latch)                                     0.019     7.568
data arrival time                                                          7.568

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~63.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.545


#Path 17
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].cout[0] (adder)                              0.049     6.863
$mul~368-add1-22[1].cin[0] (adder)                               0.000     6.863
$mul~368-add1-22[1].cout[0] (adder)                              0.026     6.888
$mul~368-add1-23[1].cin[0] (adder)                               0.000     6.888
$mul~368-add1-23[1].cout[0] (adder)                              0.026     6.914
$mul~368-add1-24[1].cin[0] (adder)                               0.000     6.914
$mul~368-add1-24[1].cout[0] (adder)                              0.026     6.939
$mul~368-add1-25[1].cin[0] (adder)                               0.000     6.939
$mul~368-add1-25[1].cout[0] (adder)                              0.026     6.965
$mul~368-add1-26[1].cin[0] (adder)                               0.000     6.965
$mul~368-add1-26[1].cout[0] (adder)                              0.026     6.990
$mul~368-add1-27[1].cin[0] (adder)                               0.000     6.990
$mul~368-add1-27[1].cout[0] (adder)                              0.026     7.016
$mul~368-add1-28[1].cin[0] (adder)                               0.000     7.016
$mul~368-add1-28[1].cout[0] (adder)                              0.026     7.042
$mul~368-add1-29[1].cin[0] (adder)                               0.000     7.042
$mul~368-add1-29[1].cout[0] (adder)                              0.026     7.067
$mul~368-add1-30[1].cin[0] (adder)                               0.000     7.067
$mul~368-add1-30[1].cout[0] (adder)                              0.026     7.093
$mul~368-add1-31[1].cin[0] (adder)                               0.000     7.093
$mul~368-add1-31[1].cout[0] (adder)                              0.026     7.118
$mul~368-add1-32[1].cin[0] (adder)                               0.000     7.118
$mul~368-add1-32[1].cout[0] (adder)                              0.026     7.144
$mul~368-add1-33[1].cin[0] (adder)                               0.000     7.144
$mul~368-add1-33[1].cout[0] (adder)                              0.026     7.169
$mul~368-add1-34[1].cin[0] (adder)                               0.000     7.169
$mul~368-add1-34[1].cout[0] (adder)                              0.026     7.195
$mul~368-add1-35[1].cin[0] (adder)                               0.000     7.195
$mul~368-add1-35[1].cout[0] (adder)                              0.026     7.220
$mul~368-add1-36[1].cin[0] (adder)                               0.000     7.220
$mul~368-add1-36[1].sumout[0] (adder)                            0.035     7.256
n6828.in[1] (.names)                                             0.115     7.371
n6828.out[0] (.names)                                            0.153     7.524
$dffe~367^Q~62.D[0] (.latch)                                     0.019     7.543
data arrival time                                                          7.543

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~62.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.519


#Path 18
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~47.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[13] (multiply)                                 2.140     3.973
$mul~368-add0-14[1].a[0] (adder)                                 1.584     5.557
$mul~368-add0-14[1].cout[0] (adder)                              0.049     5.606
$mul~368-add0-15[1].cin[0] (adder)                               0.000     5.606
$mul~368-add0-15[1].cout[0] (adder)                              0.026     5.632
$mul~368-add0-16[1].cin[0] (adder)                               0.000     5.632
$mul~368-add0-16[1].cout[0] (adder)                              0.026     5.657
$mul~368-add0-17[1].cin[0] (adder)                               0.000     5.657
$mul~368-add0-17[1].cout[0] (adder)                              0.026     5.683
$mul~368-add0-18[1].cin[0] (adder)                               0.000     5.683
$mul~368-add0-18[1].cout[0] (adder)                              0.026     5.708
$mul~368-add0-19[1].cin[0] (adder)                               0.000     5.708
$mul~368-add0-19[1].cout[0] (adder)                              0.026     5.734
$mul~368-add0-20[1].cin[0] (adder)                               0.018     5.752
$mul~368-add0-20[1].cout[0] (adder)                              0.026     5.778
$mul~368-add0-21[1].cin[0] (adder)                               0.000     5.778
$mul~368-add0-21[1].sumout[0] (adder)                            0.035     5.813
$mul~368-add1-21[1].a[0] (adder)                                 1.000     6.813
$mul~368-add1-21[1].sumout[0] (adder)                            0.069     6.882
n6753.in[1] (.names)                                             0.452     7.335
n6753.out[0] (.names)                                            0.153     7.488
$dffe~367^Q~47.D[0] (.latch)                                     0.019     7.507
data arrival time                                                          7.507

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~47.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.483


#Path 19
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~45.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].cout[0] (adder)                               0.026     6.377
$mul~368-add1-10[1].cin[0] (adder)                               0.000     6.377
$mul~368-add1-10[1].cout[0] (adder)                              0.026     6.403
$mul~368-add1-11[1].cin[0] (adder)                               0.000     6.403
$mul~368-add1-11[1].cout[0] (adder)                              0.026     6.428
$mul~368-add1-12[1].cin[0] (adder)                               0.000     6.428
$mul~368-add1-12[1].cout[0] (adder)                              0.026     6.454
$mul~368-add1-13[1].cin[0] (adder)                               0.000     6.454
$mul~368-add1-13[1].cout[0] (adder)                              0.026     6.479
$mul~368-add1-14[1].cin[0] (adder)                               0.000     6.479
$mul~368-add1-14[1].cout[0] (adder)                              0.026     6.505
$mul~368-add1-15[1].cin[0] (adder)                               0.000     6.505
$mul~368-add1-15[1].cout[0] (adder)                              0.026     6.531
$mul~368-add1-16[1].cin[0] (adder)                               0.000     6.531
$mul~368-add1-16[1].cout[0] (adder)                              0.026     6.556
$mul~368-add1-17[1].cin[0] (adder)                               0.000     6.556
$mul~368-add1-17[1].cout[0] (adder)                              0.026     6.582
$mul~368-add1-18[1].cin[0] (adder)                               0.000     6.582
$mul~368-add1-18[1].cout[0] (adder)                              0.026     6.607
$mul~368-add1-19[1].cin[0] (adder)                               0.000     6.607
$mul~368-add1-19[1].sumout[0] (adder)                            0.035     6.643
n6743.in[1] (.names)                                             0.660     7.303
n6743.out[0] (.names)                                            0.153     7.456
$dffe~367^Q~45.D[0] (.latch)                                     0.019     7.475
data arrival time                                                          7.475

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~45.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.452


#Path 20
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~44.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].cout[0] (adder)                               0.026     6.377
$mul~368-add1-10[1].cin[0] (adder)                               0.000     6.377
$mul~368-add1-10[1].cout[0] (adder)                              0.026     6.403
$mul~368-add1-11[1].cin[0] (adder)                               0.000     6.403
$mul~368-add1-11[1].cout[0] (adder)                              0.026     6.428
$mul~368-add1-12[1].cin[0] (adder)                               0.000     6.428
$mul~368-add1-12[1].cout[0] (adder)                              0.026     6.454
$mul~368-add1-13[1].cin[0] (adder)                               0.000     6.454
$mul~368-add1-13[1].cout[0] (adder)                              0.026     6.479
$mul~368-add1-14[1].cin[0] (adder)                               0.000     6.479
$mul~368-add1-14[1].cout[0] (adder)                              0.026     6.505
$mul~368-add1-15[1].cin[0] (adder)                               0.000     6.505
$mul~368-add1-15[1].cout[0] (adder)                              0.026     6.531
$mul~368-add1-16[1].cin[0] (adder)                               0.000     6.531
$mul~368-add1-16[1].cout[0] (adder)                              0.026     6.556
$mul~368-add1-17[1].cin[0] (adder)                               0.000     6.556
$mul~368-add1-17[1].cout[0] (adder)                              0.026     6.582
$mul~368-add1-18[1].cin[0] (adder)                               0.000     6.582
$mul~368-add1-18[1].sumout[0] (adder)                            0.035     6.617
n6738.in[1] (.names)                                             0.660     7.278
n6738.out[0] (.names)                                            0.153     7.431
$dffe~367^Q~44.D[0] (.latch)                                     0.019     7.450
data arrival time                                                          7.450

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~44.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.450
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.426


#Path 21
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~41.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].cout[0] (adder)                               0.026     6.377
$mul~368-add1-10[1].cin[0] (adder)                               0.000     6.377
$mul~368-add1-10[1].cout[0] (adder)                              0.026     6.403
$mul~368-add1-11[1].cin[0] (adder)                               0.000     6.403
$mul~368-add1-11[1].cout[0] (adder)                              0.026     6.428
$mul~368-add1-12[1].cin[0] (adder)                               0.000     6.428
$mul~368-add1-12[1].cout[0] (adder)                              0.026     6.454
$mul~368-add1-13[1].cin[0] (adder)                               0.000     6.454
$mul~368-add1-13[1].cout[0] (adder)                              0.026     6.479
$mul~368-add1-14[1].cin[0] (adder)                               0.000     6.479
$mul~368-add1-14[1].cout[0] (adder)                              0.026     6.505
$mul~368-add1-15[1].cin[0] (adder)                               0.000     6.505
$mul~368-add1-15[1].sumout[0] (adder)                            0.035     6.541
n6723.in[1] (.names)                                             0.660     7.201
n6723.out[0] (.names)                                            0.153     7.354
$dffe~367^Q~41.D[0] (.latch)                                     0.019     7.373
data arrival time                                                          7.373

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~41.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.373
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.350


#Path 22
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~40.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].cout[0] (adder)                               0.026     6.377
$mul~368-add1-10[1].cin[0] (adder)                               0.000     6.377
$mul~368-add1-10[1].cout[0] (adder)                              0.026     6.403
$mul~368-add1-11[1].cin[0] (adder)                               0.000     6.403
$mul~368-add1-11[1].cout[0] (adder)                              0.026     6.428
$mul~368-add1-12[1].cin[0] (adder)                               0.000     6.428
$mul~368-add1-12[1].cout[0] (adder)                              0.026     6.454
$mul~368-add1-13[1].cin[0] (adder)                               0.000     6.454
$mul~368-add1-13[1].cout[0] (adder)                              0.026     6.479
$mul~368-add1-14[1].cin[0] (adder)                               0.000     6.479
$mul~368-add1-14[1].sumout[0] (adder)                            0.035     6.515
n6718.in[1] (.names)                                             0.660     7.175
n6718.out[0] (.names)                                            0.153     7.329
$dffe~367^Q~40.D[0] (.latch)                                     0.019     7.348
data arrival time                                                          7.348

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~40.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.324


#Path 23
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~46.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].cout[0] (adder)                               0.026     6.377
$mul~368-add1-10[1].cin[0] (adder)                               0.000     6.377
$mul~368-add1-10[1].cout[0] (adder)                              0.026     6.403
$mul~368-add1-11[1].cin[0] (adder)                               0.000     6.403
$mul~368-add1-11[1].cout[0] (adder)                              0.026     6.428
$mul~368-add1-12[1].cin[0] (adder)                               0.000     6.428
$mul~368-add1-12[1].cout[0] (adder)                              0.026     6.454
$mul~368-add1-13[1].cin[0] (adder)                               0.000     6.454
$mul~368-add1-13[1].cout[0] (adder)                              0.026     6.479
$mul~368-add1-14[1].cin[0] (adder)                               0.000     6.479
$mul~368-add1-14[1].cout[0] (adder)                              0.026     6.505
$mul~368-add1-15[1].cin[0] (adder)                               0.000     6.505
$mul~368-add1-15[1].cout[0] (adder)                              0.026     6.531
$mul~368-add1-16[1].cin[0] (adder)                               0.000     6.531
$mul~368-add1-16[1].cout[0] (adder)                              0.026     6.556
$mul~368-add1-17[1].cin[0] (adder)                               0.000     6.556
$mul~368-add1-17[1].cout[0] (adder)                              0.026     6.582
$mul~368-add1-18[1].cin[0] (adder)                               0.000     6.582
$mul~368-add1-18[1].cout[0] (adder)                              0.026     6.607
$mul~368-add1-19[1].cin[0] (adder)                               0.000     6.607
$mul~368-add1-19[1].cout[0] (adder)                              0.026     6.633
$mul~368-add1-20[1].cin[0] (adder)                               0.018     6.651
$mul~368-add1-20[1].sumout[0] (adder)                            0.035     6.687
n6748.in[1] (.names)                                             0.452     7.139
n6748.out[0] (.names)                                            0.153     7.293
$dffe~367^Q~46.D[0] (.latch)                                     0.019     7.311
data arrival time                                                          7.311

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~46.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.288


#Path 24
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~35.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].sumout[0] (adder)                             0.035     6.387
n6693.in[1] (.names)                                             0.660     7.048
n6693.out[0] (.names)                                            0.153     7.201
$dffe~367^Q~35.D[0] (.latch)                                     0.019     7.220
data arrival time                                                          7.220

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~35.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.220
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.196


#Path 25
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~34.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].sumout[0] (adder)                             0.035     6.362
n6688.in[1] (.names)                                             0.660     7.022
n6688.out[0] (.names)                                            0.153     7.175
$dffe~367^Q~34.D[0] (.latch)                                     0.019     7.194
data arrival time                                                          7.194

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~34.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.194
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.171


#Path 26
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~42.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].cout[0] (adder)                               0.026     6.377
$mul~368-add1-10[1].cin[0] (adder)                               0.000     6.377
$mul~368-add1-10[1].cout[0] (adder)                              0.026     6.403
$mul~368-add1-11[1].cin[0] (adder)                               0.000     6.403
$mul~368-add1-11[1].cout[0] (adder)                              0.026     6.428
$mul~368-add1-12[1].cin[0] (adder)                               0.000     6.428
$mul~368-add1-12[1].cout[0] (adder)                              0.026     6.454
$mul~368-add1-13[1].cin[0] (adder)                               0.000     6.454
$mul~368-add1-13[1].cout[0] (adder)                              0.026     6.479
$mul~368-add1-14[1].cin[0] (adder)                               0.000     6.479
$mul~368-add1-14[1].cout[0] (adder)                              0.026     6.505
$mul~368-add1-15[1].cin[0] (adder)                               0.000     6.505
$mul~368-add1-15[1].cout[0] (adder)                              0.026     6.531
$mul~368-add1-16[1].cin[0] (adder)                               0.000     6.531
$mul~368-add1-16[1].sumout[0] (adder)                            0.035     6.566
n6728.in[1] (.names)                                             0.452     7.019
n6728.out[0] (.names)                                            0.153     7.172
$dffe~367^Q~42.D[0] (.latch)                                     0.019     7.191
data arrival time                                                          7.191

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~42.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.191
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.167


#Path 27
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~33.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].sumout[0] (adder)                             0.035     6.336
n6683.in[1] (.names)                                             0.660     6.996
n6683.out[0] (.names)                                            0.153     7.150
$dffe~367^Q~33.D[0] (.latch)                                     0.019     7.169
data arrival time                                                          7.169

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~33.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.169
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.145


#Path 28
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~32.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].sumout[0] (adder)                             0.069     6.320
n6678.in[1] (.names)                                             0.660     6.980
n6678.out[0] (.names)                                            0.153     7.134
$dffe~367^Q~32.D[0] (.latch)                                     0.019     7.153
data arrival time                                                          7.153

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~32.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.153
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.129


#Path 29
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~39.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].cout[0] (adder)                               0.026     6.377
$mul~368-add1-10[1].cin[0] (adder)                               0.000     6.377
$mul~368-add1-10[1].cout[0] (adder)                              0.026     6.403
$mul~368-add1-11[1].cin[0] (adder)                               0.000     6.403
$mul~368-add1-11[1].cout[0] (adder)                              0.026     6.428
$mul~368-add1-12[1].cin[0] (adder)                               0.000     6.428
$mul~368-add1-12[1].cout[0] (adder)                              0.026     6.454
$mul~368-add1-13[1].cin[0] (adder)                               0.000     6.454
$mul~368-add1-13[1].sumout[0] (adder)                            0.035     6.489
n6713.in[1] (.names)                                             0.452     6.942
n6713.out[0] (.names)                                            0.153     7.095
$dffe~367^Q~39.D[0] (.latch)                                     0.019     7.114
data arrival time                                                          7.114

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~39.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.114
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.091


#Path 30
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~38.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].sumout[0] (adder)                             0.035     5.251
$mul~368-add1-6[1].a[0] (adder)                                  1.000     6.251
$mul~368-add1-6[1].cout[0] (adder)                               0.049     6.301
$mul~368-add1-7[1].cin[0] (adder)                                0.000     6.301
$mul~368-add1-7[1].cout[0] (adder)                               0.026     6.326
$mul~368-add1-8[1].cin[0] (adder)                                0.000     6.326
$mul~368-add1-8[1].cout[0] (adder)                               0.026     6.352
$mul~368-add1-9[1].cin[0] (adder)                                0.000     6.352
$mul~368-add1-9[1].cout[0] (adder)                               0.026     6.377
$mul~368-add1-10[1].cin[0] (adder)                               0.000     6.377
$mul~368-add1-10[1].cout[0] (adder)                              0.026     6.403
$mul~368-add1-11[1].cin[0] (adder)                               0.000     6.403
$mul~368-add1-11[1].cout[0] (adder)                              0.026     6.428
$mul~368-add1-12[1].cin[0] (adder)                               0.000     6.428
$mul~368-add1-12[1].sumout[0] (adder)                            0.035     6.464
n6708.in[1] (.names)                                             0.452     6.916
n6708.out[0] (.names)                                            0.153     7.070
$dffe~367^Q~38.D[0] (.latch)                                     0.019     7.089
data arrival time                                                          7.089

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~38.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.089
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.065


#Path 31
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~37.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].cout[0] (adder)                               0.026     5.241
$mul~368-add0-7[1].cin[0] (adder)                                0.000     5.241
$mul~368-add0-7[1].cout[0] (adder)                               0.026     5.267
$mul~368-add0-8[1].cin[0] (adder)                                0.000     5.267
$mul~368-add0-8[1].cout[0] (adder)                               0.026     5.292
$mul~368-add0-9[1].cin[0] (adder)                                0.000     5.292
$mul~368-add0-9[1].cout[0] (adder)                               0.026     5.318
$mul~368-add0-10[1].cin[0] (adder)                               0.000     5.318
$mul~368-add0-10[1].cout[0] (adder)                              0.026     5.344
$mul~368-add0-11[1].cin[0] (adder)                               0.000     5.344
$mul~368-add0-11[1].sumout[0] (adder)                            0.035     5.379
$mul~368-add1-11[1].a[0] (adder)                                 1.000     6.379
$mul~368-add1-11[1].sumout[0] (adder)                            0.069     6.448
n6703.in[1] (.names)                                             0.452     6.900
n6703.out[0] (.names)                                            0.153     7.054
$dffe~367^Q~37.D[0] (.latch)                                     0.019     7.072
data arrival time                                                          7.072

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~37.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.049


#Path 32
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~36.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].cout[0] (adder)                               0.049     5.190
$mul~368-add0-5[1].cin[0] (adder)                                0.000     5.190
$mul~368-add0-5[1].cout[0] (adder)                               0.026     5.216
$mul~368-add0-6[1].cin[0] (adder)                                0.000     5.216
$mul~368-add0-6[1].cout[0] (adder)                               0.026     5.241
$mul~368-add0-7[1].cin[0] (adder)                                0.000     5.241
$mul~368-add0-7[1].cout[0] (adder)                               0.026     5.267
$mul~368-add0-8[1].cin[0] (adder)                                0.000     5.267
$mul~368-add0-8[1].cout[0] (adder)                               0.026     5.292
$mul~368-add0-9[1].cin[0] (adder)                                0.000     5.292
$mul~368-add0-9[1].cout[0] (adder)                               0.026     5.318
$mul~368-add0-10[1].cin[0] (adder)                               0.000     5.318
$mul~368-add0-10[1].sumout[0] (adder)                            0.035     5.354
$mul~368-add1-10[1].a[0] (adder)                                 1.000     6.353
$mul~368-add1-10[1].sumout[0] (adder)                            0.069     6.422
n6698.in[1] (.names)                                             0.452     6.875
n6698.out[0] (.names)                                            0.153     7.028
$dffe~367^Q~36.D[0] (.latch)                                     0.019     7.047
data arrival time                                                          7.047

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~36.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -7.047
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.023


#Path 33
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].sumout[0] (adder)                             0.069     5.210
$mul~368-add1-4[1].a[0] (adder)                                  0.792     6.002
$mul~368-add1-4[1].cout[0] (adder)                               0.049     6.051
$mul~368-add1-5[1].cin[0] (adder)                                0.000     6.051
$mul~368-add1-5[1].sumout[0] (adder)                             0.035     6.087
n6673.in[1] (.names)                                             0.452     6.539
n6673.out[0] (.names)                                            0.153     6.692
$dffe~367^Q~31.D[0] (.latch)                                     0.019     6.711
data arrival time                                                          6.711

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~31.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.688


#Path 34
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[3] (multiply)                                  2.140     3.973
$mul~368-add0-4[1].a[0] (adder)                                  1.168     5.141
$mul~368-add0-4[1].sumout[0] (adder)                             0.069     5.210
$mul~368-add1-4[1].a[0] (adder)                                  0.792     6.002
$mul~368-add1-4[1].sumout[0] (adder)                             0.069     6.070
n6668.in[1] (.names)                                             0.452     6.523
n6668.out[0] (.names)                                            0.153     6.676
$dffe~367^Q~30.D[0] (.latch)                                     0.019     6.695
data arrival time                                                          6.695

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~30.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.695
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.672


#Path 35
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[0] (multiply)                                  2.140     3.973
$mul~368-add0-1[1].a[0] (adder)                                  0.544     4.517
$mul~368-add0-1[1].sumout[0] (adder)                             0.069     4.586
$mul~368-add1-1[1].a[0] (adder)                                  0.584     5.170
$mul~368-add1-1[1].sumout[0] (adder)                             0.069     5.239
n6653.in[1] (.names)                                             1.076     6.315
n6653.out[0] (.names)                                            0.153     6.468
$dffe~367^Q~27.D[0] (.latch)                                     0.019     6.487
data arrival time                                                          6.487

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~27.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.487
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.464


#Path 36
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0229.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026     5.251
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  0.000     5.251
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026     5.277
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  0.000     5.277
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026     5.302
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  0.000     5.302
$sub~357^MIN~10-25[1].sumout[0] (adder)                                                                                               0.035     5.338
li0229.in[0] (.names)                                                                                                                 0.868     6.206
li0229.out[0] (.names)                                                                                                                0.153     6.359
lo0229.D[0] (.latch)                                                                                                                  0.019     6.378
data arrival time                                                                                                                               6.378

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0229.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -6.378
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -3.355


#Path 37
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0228.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026     5.251
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  0.000     5.251
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026     5.277
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  0.000     5.277
$sub~357^MIN~10-24[1].sumout[0] (adder)                                                                                               0.035     5.312
li0228.in[0] (.names)                                                                                                                 0.868     6.180
li0228.out[0] (.names)                                                                                                                0.153     6.334
lo0228.D[0] (.latch)                                                                                                                  0.019     6.352
data arrival time                                                                                                                               6.352

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0228.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -6.352
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -3.329


#Path 38
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[0] (multiply)                                  2.140     3.973
$mul~368-add0-1[1].a[0] (adder)                                  0.544     4.517
$mul~368-add0-1[1].cout[0] (adder)                               0.049     4.567
$mul~368-add0-2[1].cin[0] (adder)                                0.000     4.567
$mul~368-add0-2[1].cout[0] (adder)                               0.026     4.592
$mul~368-add0-3[1].cin[0] (adder)                                0.000     4.592
$mul~368-add0-3[1].sumout[0] (adder)                             0.035     4.628
$mul~368-add1-3[1].a[0] (adder)                                  1.000     5.628
$mul~368-add1-3[1].sumout[0] (adder)                             0.069     5.696
n6663.in[1] (.names)                                             0.452     6.149
n6663.out[0] (.names)                                            0.153     6.302
$dffe~367^Q~29.D[0] (.latch)                                     0.019     6.321
data arrival time                                                          6.321

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~29.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.297


#Path 39
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0222.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].sumout[0] (adder)                                                                                               0.035     5.140
li0222.in[0] (.names)                                                                                                                 0.868     6.008
li0222.out[0] (.names)                                                                                                                0.153     6.162
lo0222.D[0] (.latch)                                                                                                                  0.019     6.181
data arrival time                                                                                                                               6.181

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0222.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -6.181
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -3.157


#Path 40
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0227.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026     5.251
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  0.000     5.251
$sub~357^MIN~10-23[1].sumout[0] (adder)                                                                                               0.035     5.286
li0227.in[0] (.names)                                                                                                                 0.660     5.947
li0227.out[0] (.names)                                                                                                                0.153     6.100
lo0227.D[0] (.latch)                                                                                                                  0.019     6.119
data arrival time                                                                                                                               6.119

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0227.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -6.119
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -3.096


#Path 41
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0226.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].sumout[0] (adder)                                                                                               0.035     5.261
li0226.in[0] (.names)                                                                                                                 0.660     5.921
li0226.out[0] (.names)                                                                                                                0.153     6.075
lo0226.D[0] (.latch)                                                                                                                  0.019     6.093
data arrival time                                                                                                                               6.093

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0226.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -6.093
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -3.070


#Path 42
Startpoint: lo0755.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0755.clk[0] (.latch)                                           0.042     0.042
lo0755.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-2[0].b[6] (multiply)                                    1.730     1.833
$mul~368-2[0].out[0] (multiply)                                  2.140     3.973
$mul~368-add0-1[1].a[0] (adder)                                  0.544     4.517
$mul~368-add0-1[1].cout[0] (adder)                               0.049     4.567
$mul~368-add0-2[1].cin[0] (adder)                                0.000     4.567
$mul~368-add0-2[1].sumout[0] (adder)                             0.035     4.602
$mul~368-add1-2[1].a[0] (adder)                                  0.792     5.394
$mul~368-add1-2[1].sumout[0] (adder)                             0.069     5.463
n6658.in[1] (.names)                                             0.452     5.915
n6658.out[0] (.names)                                            0.153     6.069
$dffe~367^Q~28.D[0] (.latch)                                     0.019     6.088
data arrival time                                                          6.088

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~28.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -6.088
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.064


#Path 43
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0225.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].sumout[0] (adder)                                                                                               0.035     5.235
li0225.in[0] (.names)                                                                                                                 0.660     5.896
li0225.out[0] (.names)                                                                                                                0.153     6.049
lo0225.D[0] (.latch)                                                                                                                  0.019     6.068
data arrival time                                                                                                                               6.068

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0225.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -6.068
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -3.044


#Path 44
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0224.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].sumout[0] (adder)                                                                                               0.035     5.210
li0224.in[0] (.names)                                                                                                                 0.660     5.870
li0224.out[0] (.names)                                                                                                                0.153     6.023
lo0224.D[0] (.latch)                                                                                                                  0.019     6.042
data arrival time                                                                                                                               6.042

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0224.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -6.042
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -3.019


#Path 45
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0213.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].sumout[0] (adder)                                                                                                 0.035     3.749
$sub~357^MIN~10-5[1].a[0] (adder)                                                                                                     1.000     4.749
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.049     4.798
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   0.000     4.798
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026     4.824
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   0.000     4.824
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026     4.849
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   0.000     4.849
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026     4.875
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   0.000     4.875
$sub~357^MIN~10-9[1].sumout[0] (adder)                                                                                                0.035     4.910
li0213.in[0] (.names)                                                                                                                 0.868     5.778
li0213.out[0] (.names)                                                                                                                0.153     5.932
lo0213.D[0] (.latch)                                                                                                                  0.019     5.951
data arrival time                                                                                                                               5.951

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0213.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.951
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.927


#Path 46
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0217.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].sumout[0] (adder)                                                                                               0.035     5.012
li0217.in[0] (.names)                                                                                                                 0.660     5.673
li0217.out[0] (.names)                                                                                                                0.153     5.826
lo0217.D[0] (.latch)                                                                                                                  0.019     5.845
data arrival time                                                                                                                               5.845

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0217.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.845
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.821


#Path 47
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0216.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].sumout[0] (adder)                                                                                               0.069     4.996
li0216.in[0] (.names)                                                                                                                 0.660     5.657
li0216.out[0] (.names)                                                                                                                0.153     5.810
lo0216.D[0] (.latch)                                                                                                                  0.019     5.829
data arrival time                                                                                                                               5.829

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0216.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.829
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.805


#Path 48
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0236.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].cout[0] (adder)                                                                                                  0.026     3.918
$add~69^ADD~11-13[1].cin[0] (adder)                                                                                                   0.000     3.918
$add~69^ADD~11-13[1].cout[0] (adder)                                                                                                  0.026     3.943
$add~69^ADD~11-14[1].cin[0] (adder)                                                                                                   0.000     3.943
$add~69^ADD~11-14[1].cout[0] (adder)                                                                                                  0.026     3.969
$add~69^ADD~11-15[1].cin[0] (adder)                                                                                                   0.000     3.969
$add~69^ADD~11-15[1].cout[0] (adder)                                                                                                  0.026     3.994
$add~69^ADD~11-16[1].cin[0] (adder)                                                                                                   0.000     3.994
$add~69^ADD~11-16[1].cout[0] (adder)                                                                                                  0.026     4.020
$add~69^ADD~11-17[1].cin[0] (adder)                                                                                                   0.000     4.020
$add~69^ADD~11-17[1].cout[0] (adder)                                                                                                  0.026     4.046
$add~69^ADD~11-18[1].cin[0] (adder)                                                                                                   0.000     4.046
$add~69^ADD~11-18[1].cout[0] (adder)                                                                                                  0.026     4.071
$add~69^ADD~11-19[1].cin[0] (adder)                                                                                                   0.000     4.071
$add~69^ADD~11-19[1].cout[0] (adder)                                                                                                  0.026     4.097
$add~69^ADD~11-20[1].cin[0] (adder)                                                                                                   0.018     4.115
$add~69^ADD~11-20[1].cout[0] (adder)                                                                                                  0.026     4.141
$add~69^ADD~11-21[1].cin[0] (adder)                                                                                                   0.000     4.141
$add~69^ADD~11-21[1].cout[0] (adder)                                                                                                  0.026     4.166
$add~69^ADD~11-22[1].cin[0] (adder)                                                                                                   0.000     4.166
$add~69^ADD~11-22[1].cout[0] (adder)                                                                                                  0.026     4.192
$add~69^ADD~11-23[1].cin[0] (adder)                                                                                                   0.000     4.192
$add~69^ADD~11-23[1].cout[0] (adder)                                                                                                  0.026     4.217
$add~69^ADD~11-24[1].cin[0] (adder)                                                                                                   0.000     4.217
$add~69^ADD~11-24[1].cout[0] (adder)                                                                                                  0.026     4.243
$add~69^ADD~11-25[1].cin[0] (adder)                                                                                                   0.000     4.243
$add~69^ADD~11-25[1].cout[0] (adder)                                                                                                  0.026     4.268
$add~69^ADD~11-26[1].cin[0] (adder)                                                                                                   0.000     4.268
$add~69^ADD~11-26[1].cout[0] (adder)                                                                                                  0.026     4.294
$add~69^ADD~11-27[1].cin[0] (adder)                                                                                                   0.000     4.294
$add~69^ADD~11-27[1].cout[0] (adder)                                                                                                  0.026     4.320
$add~69^ADD~11-28[1].cin[0] (adder)                                                                                                   0.000     4.320
$add~69^ADD~11-28[1].cout[0] (adder)                                                                                                  0.026     4.345
$add~69^ADD~11-29[1].cin[0] (adder)                                                                                                   0.000     4.345
$add~69^ADD~11-29[1].cout[0] (adder)                                                                                                  0.026     4.371
$add~69^ADD~11-30[1].cin[0] (adder)                                                                                                   0.000     4.371
$add~69^ADD~11-30[1].cout[0] (adder)                                                                                                  0.026     4.396
$add~69^ADD~11-31[1].cin[0] (adder)                                                                                                   0.000     4.396
$add~69^ADD~11-31[1].cout[0] (adder)                                                                                                  0.026     4.422
$add~69^ADD~11-32[1].cin[0] (adder)                                                                                                   0.000     4.422
$add~69^ADD~11-32[1].sumout[0] (adder)                                                                                                0.035     4.457
$sub~357^MIN~10-32[1].a[0] (adder)                                                                                                    1.000     5.457
$sub~357^MIN~10-32[1].sumout[0] (adder)                                                                                               0.069     5.526
li0236.in[0] (.names)                                                                                                                 0.115     5.641
li0236.out[0] (.names)                                                                                                                0.153     5.794
lo0236.D[0] (.latch)                                                                                                                  0.019     5.813
data arrival time                                                                                                                               5.813

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0236.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.813
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.789


#Path 49
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0223.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].sumout[0] (adder)                                                                                               0.035     5.166
li0223.in[0] (.names)                                                                                                                 0.452     5.618
li0223.out[0] (.names)                                                                                                                0.153     5.771
lo0223.D[0] (.latch)                                                                                                                  0.019     5.790
data arrival time                                                                                                                               5.790

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0223.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.790
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.767


#Path 50
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0235.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026     5.251
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  0.000     5.251
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026     5.277
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  0.000     5.277
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026     5.302
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  0.000     5.302
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026     5.328
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  0.000     5.328
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026     5.353
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  0.000     5.353
$sub~357^MIN~10-27[1].cout[0] (adder)                                                                                                 0.026     5.379
$sub~357^MIN~10-28[1].cin[0] (adder)                                                                                                  0.000     5.379
$sub~357^MIN~10-28[1].cout[0] (adder)                                                                                                 0.026     5.404
$sub~357^MIN~10-29[1].cin[0] (adder)                                                                                                  0.000     5.404
$sub~357^MIN~10-29[1].cout[0] (adder)                                                                                                 0.026     5.430
$sub~357^MIN~10-30[1].cin[0] (adder)                                                                                                  0.000     5.430
$sub~357^MIN~10-30[1].cout[0] (adder)                                                                                                 0.026     5.455
$sub~357^MIN~10-31[1].cin[0] (adder)                                                                                                  0.000     5.455
$sub~357^MIN~10-31[1].sumout[0] (adder)                                                                                               0.035     5.491
li0235.in[0] (.names)                                                                                                                 0.115     5.605
li0235.out[0] (.names)                                                                                                                0.153     5.759
lo0235.D[0] (.latch)                                                                                                                  0.019     5.778
data arrival time                                                                                                                               5.778

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0235.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.778
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.754


#Path 51
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0234.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026     5.251
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  0.000     5.251
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026     5.277
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  0.000     5.277
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026     5.302
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  0.000     5.302
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026     5.328
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  0.000     5.328
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026     5.353
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  0.000     5.353
$sub~357^MIN~10-27[1].cout[0] (adder)                                                                                                 0.026     5.379
$sub~357^MIN~10-28[1].cin[0] (adder)                                                                                                  0.000     5.379
$sub~357^MIN~10-28[1].cout[0] (adder)                                                                                                 0.026     5.404
$sub~357^MIN~10-29[1].cin[0] (adder)                                                                                                  0.000     5.404
$sub~357^MIN~10-29[1].cout[0] (adder)                                                                                                 0.026     5.430
$sub~357^MIN~10-30[1].cin[0] (adder)                                                                                                  0.000     5.430
$sub~357^MIN~10-30[1].sumout[0] (adder)                                                                                               0.035     5.465
li0234.in[0] (.names)                                                                                                                 0.115     5.580
li0234.out[0] (.names)                                                                                                                0.153     5.733
lo0234.D[0] (.latch)                                                                                                                  0.019     5.752
data arrival time                                                                                                                               5.752

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0234.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.752
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.729


#Path 52
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0221.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].sumout[0] (adder)                                                                                               0.035     5.115
li0221.in[0] (.names)                                                                                                                 0.452     5.567
li0221.out[0] (.names)                                                                                                                0.153     5.720
lo0221.D[0] (.latch)                                                                                                                  0.019     5.739
data arrival time                                                                                                                               5.739

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0221.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.739
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.716


#Path 53
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0233.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026     5.251
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  0.000     5.251
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026     5.277
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  0.000     5.277
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026     5.302
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  0.000     5.302
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026     5.328
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  0.000     5.328
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026     5.353
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  0.000     5.353
$sub~357^MIN~10-27[1].cout[0] (adder)                                                                                                 0.026     5.379
$sub~357^MIN~10-28[1].cin[0] (adder)                                                                                                  0.000     5.379
$sub~357^MIN~10-28[1].cout[0] (adder)                                                                                                 0.026     5.404
$sub~357^MIN~10-29[1].cin[0] (adder)                                                                                                  0.000     5.404
$sub~357^MIN~10-29[1].sumout[0] (adder)                                                                                               0.035     5.440
li0233.in[0] (.names)                                                                                                                 0.115     5.554
li0233.out[0] (.names)                                                                                                                0.153     5.708
lo0233.D[0] (.latch)                                                                                                                  0.019     5.727
data arrival time                                                                                                                               5.727

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0233.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.727
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.703


#Path 54
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0220.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].sumout[0] (adder)                                                                                               0.035     5.089
li0220.in[0] (.names)                                                                                                                 0.452     5.542
li0220.out[0] (.names)                                                                                                                0.153     5.695
lo0220.D[0] (.latch)                                                                                                                  0.019     5.714
data arrival time                                                                                                                               5.714

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0220.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.714
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.690


#Path 55
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0232.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026     5.251
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  0.000     5.251
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026     5.277
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  0.000     5.277
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026     5.302
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  0.000     5.302
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026     5.328
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  0.000     5.328
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026     5.353
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  0.000     5.353
$sub~357^MIN~10-27[1].cout[0] (adder)                                                                                                 0.026     5.379
$sub~357^MIN~10-28[1].cin[0] (adder)                                                                                                  0.000     5.379
$sub~357^MIN~10-28[1].sumout[0] (adder)                                                                                               0.035     5.414
li0232.in[0] (.names)                                                                                                                 0.115     5.529
li0232.out[0] (.names)                                                                                                                0.153     5.682
lo0232.D[0] (.latch)                                                                                                                  0.019     5.701
data arrival time                                                                                                                               5.701

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0232.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.701
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.678


#Path 56
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0219.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].sumout[0] (adder)                                                                                               0.035     5.063
li0219.in[0] (.names)                                                                                                                 0.452     5.516
li0219.out[0] (.names)                                                                                                                0.153     5.669
lo0219.D[0] (.latch)                                                                                                                  0.019     5.688
data arrival time                                                                                                                               5.688

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0219.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.688
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.665


#Path 57
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0231.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026     5.251
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  0.000     5.251
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026     5.277
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  0.000     5.277
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026     5.302
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  0.000     5.302
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026     5.328
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  0.000     5.328
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026     5.353
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  0.000     5.353
$sub~357^MIN~10-27[1].sumout[0] (adder)                                                                                               0.035     5.389
li0231.in[0] (.names)                                                                                                                 0.115     5.503
li0231.out[0] (.names)                                                                                                                0.153     5.657
lo0231.D[0] (.latch)                                                                                                                  0.019     5.675
data arrival time                                                                                                                               5.675

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0231.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.675
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.652


#Path 58
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0218.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].sumout[0] (adder)                                                                                               0.035     5.038
li0218.in[0] (.names)                                                                                                                 0.452     5.490
li0218.out[0] (.names)                                                                                                                0.153     5.644
lo0218.D[0] (.latch)                                                                                                                  0.019     5.663
data arrival time                                                                                                                               5.663

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0218.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.663
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.639


#Path 59
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0209.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].sumout[0] (adder)                                                                                                 0.035     3.749
$sub~357^MIN~10-5[1].a[0] (adder)                                                                                                     1.000     4.749
$sub~357^MIN~10-5[1].sumout[0] (adder)                                                                                                0.069     4.817
li0209.in[0] (.names)                                                                                                                 0.660     5.478
li0209.out[0] (.names)                                                                                                                0.153     5.631
lo0209.D[0] (.latch)                                                                                                                  0.019     5.650
data arrival time                                                                                                                               5.650

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0209.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.650
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.626


#Path 60
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0230.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].cout[0] (adder)                                                                                                   0.026     3.739
$add~69^ADD~11-6[1].cin[0] (adder)                                                                                                    0.000     3.739
$add~69^ADD~11-6[1].cout[0] (adder)                                                                                                   0.026     3.764
$add~69^ADD~11-7[1].cin[0] (adder)                                                                                                    0.000     3.764
$add~69^ADD~11-7[1].cout[0] (adder)                                                                                                   0.026     3.790
$add~69^ADD~11-8[1].cin[0] (adder)                                                                                                    0.000     3.790
$add~69^ADD~11-8[1].cout[0] (adder)                                                                                                   0.026     3.815
$add~69^ADD~11-9[1].cin[0] (adder)                                                                                                    0.000     3.815
$add~69^ADD~11-9[1].cout[0] (adder)                                                                                                   0.026     3.841
$add~69^ADD~11-10[1].cin[0] (adder)                                                                                                   0.000     3.841
$add~69^ADD~11-10[1].cout[0] (adder)                                                                                                  0.026     3.867
$add~69^ADD~11-11[1].cin[0] (adder)                                                                                                   0.000     3.867
$add~69^ADD~11-11[1].cout[0] (adder)                                                                                                  0.026     3.892
$add~69^ADD~11-12[1].cin[0] (adder)                                                                                                   0.000     3.892
$add~69^ADD~11-12[1].sumout[0] (adder)                                                                                                0.035     3.928
$sub~357^MIN~10-12[1].a[0] (adder)                                                                                                    1.000     4.928
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.049     4.977
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  0.000     4.977
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026     5.002
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  0.000     5.002
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026     5.028
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  0.000     5.028
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026     5.054
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  0.000     5.054
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026     5.079
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  0.000     5.079
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026     5.105
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  0.000     5.105
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026     5.130
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  0.000     5.130
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026     5.156
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  0.018     5.174
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026     5.200
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  0.000     5.200
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026     5.225
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  0.000     5.225
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026     5.251
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  0.000     5.251
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026     5.277
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  0.000     5.277
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026     5.302
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  0.000     5.302
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026     5.328
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  0.000     5.328
$sub~357^MIN~10-26[1].sumout[0] (adder)                                                                                               0.035     5.363
li0230.in[0] (.names)                                                                                                                 0.115     5.478
li0230.out[0] (.names)                                                                                                                0.153     5.631
lo0230.D[0] (.latch)                                                                                                                  0.019     5.650
data arrival time                                                                                                                               5.650

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0230.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.650
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.626


#Path 61
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0208.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].sumout[0] (adder)                                                                                                 0.035     3.723
$sub~357^MIN~10-4[1].a[0] (adder)                                                                                                     0.792     4.515
$sub~357^MIN~10-4[1].sumout[0] (adder)                                                                                                0.069     4.584
li0208.in[0] (.names)                                                                                                                 0.868     5.452
li0208.out[0] (.names)                                                                                                                0.153     5.605
lo0208.D[0] (.latch)                                                                                                                  0.019     5.624
data arrival time                                                                                                                               5.624

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0208.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.624
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.601


#Path 62
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0215.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].sumout[0] (adder)                                                                                                 0.035     3.749
$sub~357^MIN~10-5[1].a[0] (adder)                                                                                                     1.000     4.749
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.049     4.798
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   0.000     4.798
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026     4.824
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   0.000     4.824
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026     4.849
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   0.000     4.849
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026     4.875
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   0.000     4.875
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026     4.900
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  0.000     4.900
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026     4.926
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  0.000     4.926
$sub~357^MIN~10-11[1].sumout[0] (adder)                                                                                               0.035     4.961
li0215.in[0] (.names)                                                                                                                 0.452     5.414
li0215.out[0] (.names)                                                                                                                0.153     5.567
lo0215.D[0] (.latch)                                                                                                                  0.019     5.586
data arrival time                                                                                                                               5.586

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0215.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.586
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.562


#Path 63
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0214.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].sumout[0] (adder)                                                                                                 0.035     3.749
$sub~357^MIN~10-5[1].a[0] (adder)                                                                                                     1.000     4.749
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.049     4.798
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   0.000     4.798
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026     4.824
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   0.000     4.824
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026     4.849
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   0.000     4.849
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026     4.875
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   0.000     4.875
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026     4.900
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  0.000     4.900
$sub~357^MIN~10-10[1].sumout[0] (adder)                                                                                               0.035     4.936
li0214.in[0] (.names)                                                                                                                 0.452     5.388
li0214.out[0] (.names)                                                                                                                0.153     5.541
lo0214.D[0] (.latch)                                                                                                                  0.019     5.560
data arrival time                                                                                                                               5.560

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0214.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.560
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.537


#Path 64
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0212.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].sumout[0] (adder)                                                                                                 0.035     3.749
$sub~357^MIN~10-5[1].a[0] (adder)                                                                                                     1.000     4.749
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.049     4.798
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   0.000     4.798
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026     4.824
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   0.000     4.824
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026     4.849
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   0.000     4.849
$sub~357^MIN~10-8[1].sumout[0] (adder)                                                                                                0.035     4.885
li0212.in[0] (.names)                                                                                                                 0.452     5.337
li0212.out[0] (.names)                                                                                                                0.153     5.490
lo0212.D[0] (.latch)                                                                                                                  0.019     5.509
data arrival time                                                                                                                               5.509

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0212.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.509
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.486


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0211.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].sumout[0] (adder)                                                                                                 0.035     3.749
$sub~357^MIN~10-5[1].a[0] (adder)                                                                                                     1.000     4.749
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.049     4.798
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   0.000     4.798
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026     4.824
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   0.000     4.824
$sub~357^MIN~10-7[1].sumout[0] (adder)                                                                                                0.035     4.859
li0211.in[0] (.names)                                                                                                                 0.452     5.311
li0211.out[0] (.names)                                                                                                                0.153     5.465
lo0211.D[0] (.latch)                                                                                                                  0.019     5.484
data arrival time                                                                                                                               5.484

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0211.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.484
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.460


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0210.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].cout[0] (adder)                                                                                                   0.026     3.662
$add~69^ADD~11-3[1].cin[0] (adder)                                                                                                    0.000     3.662
$add~69^ADD~11-3[1].cout[0] (adder)                                                                                                   0.026     3.688
$add~69^ADD~11-4[1].cin[0] (adder)                                                                                                    0.000     3.688
$add~69^ADD~11-4[1].cout[0] (adder)                                                                                                   0.026     3.713
$add~69^ADD~11-5[1].cin[0] (adder)                                                                                                    0.000     3.713
$add~69^ADD~11-5[1].sumout[0] (adder)                                                                                                 0.035     3.749
$sub~357^MIN~10-5[1].a[0] (adder)                                                                                                     1.000     4.749
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.049     4.798
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   0.000     4.798
$sub~357^MIN~10-6[1].sumout[0] (adder)                                                                                                0.035     4.833
li0210.in[0] (.names)                                                                                                                 0.452     5.286
li0210.out[0] (.names)                                                                                                                0.153     5.439
lo0210.D[0] (.latch)                                                                                                                  0.019     5.458
data arrival time                                                                                                                               5.458

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0210.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.458
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.435


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0207.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].sumout[0] (adder)                                                                                                 0.035     3.672
$sub~357^MIN~10-2[1].a[0] (adder)                                                                                                     0.792     4.464
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.049     4.513
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   0.000     4.513
$sub~357^MIN~10-3[1].sumout[0] (adder)                                                                                                0.035     4.549
li0207.in[0] (.names)                                                                                                                 0.452     5.001
li0207.out[0] (.names)                                                                                                                0.153     5.155
lo0207.D[0] (.latch)                                                                                                                  0.019     5.174
data arrival time                                                                                                                               5.174

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0207.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.174
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.150


#Path 68
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0206.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].cout[0] (adder)                                                                                                   0.049     3.637
$add~69^ADD~11-2[1].cin[0] (adder)                                                                                                    0.000     3.637
$add~69^ADD~11-2[1].sumout[0] (adder)                                                                                                 0.035     3.672
$sub~357^MIN~10-2[1].a[0] (adder)                                                                                                     0.792     4.464
$sub~357^MIN~10-2[1].sumout[0] (adder)                                                                                                0.069     4.533
li0206.in[0] (.names)                                                                                                                 0.452     4.985
li0206.out[0] (.names)                                                                                                                0.153     5.139
lo0206.D[0] (.latch)                                                                                                                  0.019     5.158
data arrival time                                                                                                                               5.158

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0206.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -5.158
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -2.134


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch clocked by clk)
Endpoint  : lo1088.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9150.in[2] (.names)                                                                 0.660     0.763
new_n9150.out[0] (.names)                                                                0.180     0.943
new_n9144_1.in[5] (.names)                                                               0.660     1.603
new_n9144_1.out[0] (.names)                                                              0.180     1.783
new_n9143_1.in[3] (.names)                                                               0.452     2.235
new_n9143_1.out[0] (.names)                                                              0.153     2.388
new_n9161.in[3] (.names)                                                                 0.452     2.841
new_n9161.out[0] (.names)                                                                0.153     2.994
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].in[2] (.names)                         0.115     3.109
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].out[0] (.names)                        0.180     3.288
$add~76^ADD~58-3[1].a[0] (adder)                                                         0.792     4.080
$add~76^ADD~58-3[1].cout[0] (adder)                                                      0.049     4.130
$add~76^ADD~58-4[1].cin[0] (adder)                                                       0.000     4.130
$add~76^ADD~58-4[1].cout[0] (adder)                                                      0.026     4.155
$add~76^ADD~58-5[1].cin[0] (adder)                                                       0.000     4.155
$add~76^ADD~58-5[1].cout[0] (adder)                                                      0.026     4.181
$add~76^ADD~58-6[1].cin[0] (adder)                                                       0.000     4.181
$add~76^ADD~58-6[1].sumout[0] (adder)                                                    0.035     4.216
li1088.in[1] (.names)                                                                    0.660     4.877
li1088.out[0] (.names)                                                                   0.153     5.030
lo1088.D[0] (.latch)                                                                     0.019     5.049
data arrival time                                                                                  5.049

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
lo1088.clk[0] (.latch)                                                                   0.042     3.042
clock uncertainty                                                                        0.000     3.042
cell setup time                                                                         -0.019     3.024
data required time                                                                                 3.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.024
data arrival time                                                                                 -5.049
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.025


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch clocked by clk)
Endpoint  : lo1085.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9150.in[2] (.names)                                                                 0.660     0.763
new_n9150.out[0] (.names)                                                                0.180     0.943
new_n9144_1.in[5] (.names)                                                               0.660     1.603
new_n9144_1.out[0] (.names)                                                              0.180     1.783
new_n9143_1.in[3] (.names)                                                               0.452     2.235
new_n9143_1.out[0] (.names)                                                              0.153     2.388
new_n9161.in[3] (.names)                                                                 0.452     2.841
new_n9161.out[0] (.names)                                                                0.153     2.994
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].in[2] (.names)                         0.115     3.109
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].out[0] (.names)                        0.180     3.288
$add~76^ADD~58-3[1].a[0] (adder)                                                         0.792     4.080
$add~76^ADD~58-3[1].sumout[0] (adder)                                                    0.069     4.149
li1085.in[1] (.names)                                                                    0.660     4.809
li1085.out[0] (.names)                                                                   0.153     4.963
lo1085.D[0] (.latch)                                                                     0.019     4.982
data arrival time                                                                                  4.982

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
lo1085.clk[0] (.latch)                                                                   0.042     3.042
clock uncertainty                                                                        0.000     3.042
cell setup time                                                                         -0.019     3.024
data required time                                                                                 3.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.024
data arrival time                                                                                 -4.982
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.958


#Path 71
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[22] (multiply)                                 2.140     3.765
n6628.in[1] (.names)                                             1.036     4.801
n6628.out[0] (.names)                                            0.153     4.955
$dffe~367^Q~22.D[0] (.latch)                                     0.019     4.974
data arrival time                                                          4.974

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~22.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.950


#Path 72
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[19] (multiply)                                 2.140     3.765
n6613.in[1] (.names)                                             1.036     4.801
n6613.out[0] (.names)                                            0.153     4.955
$dffe~367^Q~19.D[0] (.latch)                                     0.019     4.974
data arrival time                                                          4.974

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~19.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.950


#Path 73
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[18] (multiply)                                 2.140     3.765
n6608.in[1] (.names)                                             1.036     4.801
n6608.out[0] (.names)                                            0.153     4.955
$dffe~367^Q~18.D[0] (.latch)                                     0.019     4.974
data arrival time                                                          4.974

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~18.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.950


#Path 74
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[26] (multiply)                                 2.140     3.765
n6648.in[1] (.names)                                             1.036     4.801
n6648.out[0] (.names)                                            0.153     4.955
$dffe~367^Q~26.D[0] (.latch)                                     0.019     4.974
data arrival time                                                          4.974

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~26.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.974
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.950


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch clocked by clk)
Endpoint  : lo0205.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9094_1.in[5] (.names)                                                                                                            0.660     0.763
new_n9094_1.out[0] (.names)                                                                                                           0.180     0.943
new_n9093_1.in[0] (.names)                                                                                                            0.452     1.395
new_n9093_1.out[0] (.names)                                                                                                           0.180     1.575
new_n9092.in[2] (.names)                                                                                                              0.452     2.027
new_n9092.out[0] (.names)                                                                                                             0.180     2.207
new_n9091.in[0] (.names)                                                                                                              0.115     2.321
new_n9091.out[0] (.names)                                                                                                             0.180     2.501
$lt~309^Y~0.in[0] (.names)                                                                                                            0.115     2.616
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180     2.795
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      0.792     3.587
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069     3.656
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     0.584     4.240
$sub~357^MIN~10-1[1].sumout[0] (adder)                                                                                                0.069     4.309
li0205.in[0] (.names)                                                                                                                 0.452     4.761
li0205.out[0] (.names)                                                                                                                0.153     4.915
lo0205.D[0] (.latch)                                                                                                                  0.019     4.934
data arrival time                                                                                                                               4.934

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0205.clk[0] (.latch)                                                                                                                0.042     3.042
clock uncertainty                                                                                                                     0.000     3.042
cell setup time                                                                                                                      -0.019     3.024
data required time                                                                                                                              3.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              3.024
data arrival time                                                                                                                              -4.934
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -1.910


#Path 76
Startpoint: lo0446.Q[0] (.latch clocked by clk)
Endpoint  : lo0246.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0446.clk[0] (.latch)                                           0.042     0.042
lo0446.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$add~63^ADD~22-1[1].b[0] (adder)                                 0.792     0.895
$add~63^ADD~22-1[1].cout[0] (adder)                              0.049     0.944
$add~63^ADD~22-2[1].cin[0] (adder)                               0.000     0.944
$add~63^ADD~22-2[1].cout[0] (adder)                              0.026     0.970
$add~63^ADD~22-3[1].cin[0] (adder)                               0.000     0.970
$add~63^ADD~22-3[1].sumout[0] (adder)                            0.035     1.005
$add~73^ADD~21-3[1].a[0] (adder)                                 0.792     1.797
$add~73^ADD~21-3[1].sumout[0] (adder)                            0.069     1.866
$add~74^ADD~20-1[1].a[0] (adder)                                 1.000     2.866
$add~74^ADD~20-1[1].cout[0] (adder)                              0.049     2.915
$add~74^ADD~20-2[1].cin[0] (adder)                               0.000     2.915
$add~74^ADD~20-2[1].cout[0] (adder)                              0.026     2.941
$add~74^ADD~20-3[1].cin[0] (adder)                               0.000     2.941
$add~74^ADD~20-3[1].sumout[0] (adder)                            0.035     2.976
$add~64^ADD~18-1[1].a[0] (adder)                                 1.000     3.976
$add~64^ADD~18-1[1].cout[0] (adder)                              0.049     4.026
$add~64^ADD~18-2[1].cin[0] (adder)                               0.000     4.026
$add~64^ADD~18-2[1].sumout[0] (adder)                            0.035     4.061
li0246.in[0] (.names)                                            0.660     4.721
li0246.out[0] (.names)                                           0.153     4.875
lo0246.D[0] (.latch)                                             0.019     4.894
data arrival time                                                          4.894

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0246.clk[0] (.latch)                                           0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.894
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.870


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch clocked by clk)
Endpoint  : lo1090.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9150.in[2] (.names)                                                                 0.660     0.763
new_n9150.out[0] (.names)                                                                0.180     0.943
new_n9144_1.in[5] (.names)                                                               0.660     1.603
new_n9144_1.out[0] (.names)                                                              0.180     1.783
new_n9143_1.in[3] (.names)                                                               0.452     2.235
new_n9143_1.out[0] (.names)                                                              0.153     2.388
new_n9161.in[3] (.names)                                                                 0.452     2.841
new_n9161.out[0] (.names)                                                                0.153     2.994
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].in[2] (.names)                         0.115     3.109
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].out[0] (.names)                        0.180     3.288
$add~76^ADD~58-3[1].a[0] (adder)                                                         0.792     4.080
$add~76^ADD~58-3[1].cout[0] (adder)                                                      0.049     4.130
$add~76^ADD~58-4[1].cin[0] (adder)                                                       0.000     4.130
$add~76^ADD~58-4[1].cout[0] (adder)                                                      0.026     4.155
$add~76^ADD~58-5[1].cin[0] (adder)                                                       0.000     4.155
$add~76^ADD~58-5[1].cout[0] (adder)                                                      0.026     4.181
$add~76^ADD~58-6[1].cin[0] (adder)                                                       0.000     4.181
$add~76^ADD~58-6[1].cout[0] (adder)                                                      0.026     4.206
$add~76^ADD~58-7[1].cin[0] (adder)                                                       0.000     4.206
$add~76^ADD~58-7[1].cout[0] (adder)                                                      0.026     4.232
$add~76^ADD~58-8[1].cin[0] (adder)                                                       0.000     4.232
$add~76^ADD~58-8[1].sumout[0] (adder)                                                    0.035     4.267
li1090.in[1] (.names)                                                                    0.452     4.720
li1090.out[0] (.names)                                                                   0.153     4.873
lo1090.D[0] (.latch)                                                                     0.019     4.892
data arrival time                                                                                  4.892

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
lo1090.clk[0] (.latch)                                                                   0.042     3.042
clock uncertainty                                                                        0.000     3.042
cell setup time                                                                         -0.019     3.024
data required time                                                                                 3.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.024
data arrival time                                                                                 -4.892
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.869


#Path 78
Startpoint: $dffe~151^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : lo0364.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$dffe~151^Q~0.clk[0] (.latch)                                    0.042     0.042
$dffe~151^Q~0.Q[0] (.latch) [clock-to-output]                    0.060     0.103
lNOT~167.in[0] (.names)                                          0.868     0.971
lNOT~167.out[0] (.names)                                         0.132     1.103
$sub~356^MIN~15-1[1].b[0] (adder)                                0.000     1.103
$sub~356^MIN~15-1[1].sumout[0] (adder)                           0.069     1.171
$add~68^ADD~14-1[1].b[0] (adder)                                 1.000     2.171
$add~68^ADD~14-1[1].sumout[0] (adder)                            0.069     2.240
$add~78^ADD~13-1[1].a[0] (adder)                                 1.000     3.240
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049     3.289
$add~78^ADD~13-2[1].cin[0] (adder)                               0.000     3.289
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026     3.315
$add~78^ADD~13-3[1].cin[0] (adder)                               0.000     3.315
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026     3.341
$add~78^ADD~13-4[1].cin[0] (adder)                               0.000     3.341
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026     3.366
$add~78^ADD~13-5[1].cin[0] (adder)                               0.000     3.366
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026     3.392
$add~78^ADD~13-6[1].cin[0] (adder)                               0.000     3.392
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026     3.417
$add~78^ADD~13-7[1].cin[0] (adder)                               0.000     3.417
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026     3.443
$add~78^ADD~13-8[1].cin[0] (adder)                               0.000     3.443
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026     3.468
$add~78^ADD~13-9[1].cin[0] (adder)                               0.000     3.468
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026     3.494
$add~78^ADD~13-10[1].cin[0] (adder)                              0.000     3.494
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026     3.520
$add~78^ADD~13-11[1].cin[0] (adder)                              0.000     3.520
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026     3.545
$add~78^ADD~13-12[1].cin[0] (adder)                              0.000     3.545
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026     3.571
$add~78^ADD~13-13[1].cin[0] (adder)                              0.000     3.571
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026     3.596
$add~78^ADD~13-14[1].cin[0] (adder)                              0.000     3.596
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026     3.622
$add~78^ADD~13-15[1].cin[0] (adder)                              0.000     3.622
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026     3.647
$add~78^ADD~13-16[1].cin[0] (adder)                              0.000     3.647
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026     3.673
$add~78^ADD~13-17[1].cin[0] (adder)                              0.000     3.673
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026     3.698
$add~78^ADD~13-18[1].cin[0] (adder)                              0.000     3.698
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026     3.724
$add~78^ADD~13-19[1].cin[0] (adder)                              0.000     3.724
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026     3.750
$add~78^ADD~13-20[1].cin[0] (adder)                              0.018     3.768
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026     3.794
$add~78^ADD~13-21[1].cin[0] (adder)                              0.000     3.794
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026     3.819
$add~78^ADD~13-22[1].cin[0] (adder)                              0.000     3.819
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026     3.845
$add~78^ADD~13-23[1].cin[0] (adder)                              0.000     3.845
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026     3.870
$add~78^ADD~13-24[1].cin[0] (adder)                              0.000     3.870
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026     3.896
$add~78^ADD~13-25[1].cin[0] (adder)                              0.000     3.896
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026     3.921
$add~78^ADD~13-26[1].cin[0] (adder)                              0.000     3.921
$add~78^ADD~13-26[1].cout[0] (adder)                             0.026     3.947
$add~78^ADD~13-27[1].cin[0] (adder)                              0.000     3.947
$add~78^ADD~13-27[1].cout[0] (adder)                             0.026     3.973
$add~78^ADD~13-28[1].cin[0] (adder)                              0.000     3.973
$add~78^ADD~13-28[1].cout[0] (adder)                             0.026     3.998
$add~78^ADD~13-29[1].cin[0] (adder)                              0.000     3.998
$add~78^ADD~13-29[1].cout[0] (adder)                             0.026     4.024
$add~78^ADD~13-30[1].cin[0] (adder)                              0.000     4.024
$add~78^ADD~13-30[1].sumout[0] (adder)                           0.035     4.059
li0364.in[0] (.names)                                            0.660     4.719
li0364.out[0] (.names)                                           0.153     4.873
lo0364.D[0] (.latch)                                             0.019     4.892
data arrival time                                                          4.892

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0364.clk[0] (.latch)                                           0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.868


#Path 79
Startpoint: lo0446.Q[0] (.latch clocked by clk)
Endpoint  : lo0245.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0446.clk[0] (.latch)                                           0.042     0.042
lo0446.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$add~63^ADD~22-1[1].b[0] (adder)                                 0.792     0.895
$add~63^ADD~22-1[1].cout[0] (adder)                              0.049     0.944
$add~63^ADD~22-2[1].cin[0] (adder)                               0.000     0.944
$add~63^ADD~22-2[1].cout[0] (adder)                              0.026     0.970
$add~63^ADD~22-3[1].cin[0] (adder)                               0.000     0.970
$add~63^ADD~22-3[1].sumout[0] (adder)                            0.035     1.005
$add~73^ADD~21-3[1].a[0] (adder)                                 0.792     1.797
$add~73^ADD~21-3[1].sumout[0] (adder)                            0.069     1.866
$add~74^ADD~20-1[1].a[0] (adder)                                 1.000     2.866
$add~74^ADD~20-1[1].cout[0] (adder)                              0.049     2.915
$add~74^ADD~20-2[1].cin[0] (adder)                               0.000     2.915
$add~74^ADD~20-2[1].cout[0] (adder)                              0.026     2.941
$add~74^ADD~20-3[1].cin[0] (adder)                               0.000     2.941
$add~74^ADD~20-3[1].sumout[0] (adder)                            0.035     2.976
$add~64^ADD~18-1[1].a[0] (adder)                                 1.000     3.976
$add~64^ADD~18-1[1].sumout[0] (adder)                            0.069     4.045
li0245.in[0] (.names)                                            0.660     4.705
li0245.out[0] (.names)                                           0.153     4.859
lo0245.D[0] (.latch)                                             0.019     4.878
data arrival time                                                          4.878

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0245.clk[0] (.latch)                                           0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.854


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch clocked by clk)
Endpoint  : lo1089.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9150.in[2] (.names)                                                                 0.660     0.763
new_n9150.out[0] (.names)                                                                0.180     0.943
new_n9144_1.in[5] (.names)                                                               0.660     1.603
new_n9144_1.out[0] (.names)                                                              0.180     1.783
new_n9143_1.in[3] (.names)                                                               0.452     2.235
new_n9143_1.out[0] (.names)                                                              0.153     2.388
new_n9161.in[3] (.names)                                                                 0.452     2.841
new_n9161.out[0] (.names)                                                                0.153     2.994
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].in[2] (.names)                         0.115     3.109
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].out[0] (.names)                        0.180     3.288
$add~76^ADD~58-3[1].a[0] (adder)                                                         0.792     4.080
$add~76^ADD~58-3[1].cout[0] (adder)                                                      0.049     4.130
$add~76^ADD~58-4[1].cin[0] (adder)                                                       0.000     4.130
$add~76^ADD~58-4[1].cout[0] (adder)                                                      0.026     4.155
$add~76^ADD~58-5[1].cin[0] (adder)                                                       0.000     4.155
$add~76^ADD~58-5[1].cout[0] (adder)                                                      0.026     4.181
$add~76^ADD~58-6[1].cin[0] (adder)                                                       0.000     4.181
$add~76^ADD~58-6[1].cout[0] (adder)                                                      0.026     4.206
$add~76^ADD~58-7[1].cin[0] (adder)                                                       0.000     4.206
$add~76^ADD~58-7[1].sumout[0] (adder)                                                    0.035     4.242
li1089.in[1] (.names)                                                                    0.452     4.694
li1089.out[0] (.names)                                                                   0.153     4.848
lo1089.D[0] (.latch)                                                                     0.019     4.867
data arrival time                                                                                  4.867

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
lo1089.clk[0] (.latch)                                                                   0.042     3.042
clock uncertainty                                                                        0.000     3.042
cell setup time                                                                         -0.019     3.024
data required time                                                                                 3.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.024
data arrival time                                                                                 -4.867
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.843


#Path 81
Startpoint: lo0446.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~151^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0446.clk[0] (.latch)                                           0.042     0.042
lo0446.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$add~63^ADD~22-1[1].b[0] (adder)                                 0.792     0.895
$add~63^ADD~22-1[1].cout[0] (adder)                              0.049     0.944
$add~63^ADD~22-2[1].cin[0] (adder)                               0.000     0.944
$add~63^ADD~22-2[1].cout[0] (adder)                              0.026     0.970
$add~63^ADD~22-3[1].cin[0] (adder)                               0.000     0.970
$add~63^ADD~22-3[1].sumout[0] (adder)                            0.035     1.005
$add~73^ADD~21-3[1].a[0] (adder)                                 0.792     1.797
$add~73^ADD~21-3[1].sumout[0] (adder)                            0.069     1.866
$add~74^ADD~20-1[1].a[0] (adder)                                 1.000     2.866
$add~74^ADD~20-1[1].cout[0] (adder)                              0.049     2.915
$add~74^ADD~20-2[1].cin[0] (adder)                               0.000     2.915
$add~74^ADD~20-2[1].cout[0] (adder)                              0.026     2.941
$add~74^ADD~20-3[1].cin[0] (adder)                               0.000     2.941
$add~74^ADD~20-3[1].sumout[0] (adder)                            0.035     2.976
$add~65^ADD~19-1[1].a[0] (adder)                                 0.584     3.560
$add~65^ADD~19-1[1].cout[0] (adder)                              0.049     3.610
$add~65^ADD~19-2[1].cin[0] (adder)                               0.000     3.610
$add~65^ADD~19-2[1].sumout[0] (adder)                            0.035     3.645
$add~66^ADD~16-2[1].a[0] (adder)                                 0.792     4.437
$add~66^ADD~16-2[1].cout[0] (adder)                              0.049     4.487
$add~66^ADD~16-3[1].cin[0] (adder)                               0.000     4.487
$add~66^ADD~16-3[1].cout[0] (adder)                              0.026     4.512
$add~66^ADD~16-4[1].cin[0] (adder)                               0.000     4.512
$add~66^ADD~16-4[1].cout[0] (adder)                              0.026     4.538
$add~66^ADD~16-5[1].cin[0] (adder)                               0.000     4.538
$add~66^ADD~16-5[1].sumout[0] (adder)                            0.035     4.573
n4983.in[0] (.names)                                             0.115     4.688
n4983.out[0] (.names)                                            0.153     4.841
$dffe~151^Q~4.D[0] (.latch)                                      0.019     4.860
data arrival time                                                          4.860

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~151^Q~4.clk[0] (.latch)                                    0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.860
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.837


#Path 82
Startpoint: lo0446.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~151^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0446.clk[0] (.latch)                                           0.042     0.042
lo0446.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$add~63^ADD~22-1[1].b[0] (adder)                                 0.792     0.895
$add~63^ADD~22-1[1].cout[0] (adder)                              0.049     0.944
$add~63^ADD~22-2[1].cin[0] (adder)                               0.000     0.944
$add~63^ADD~22-2[1].cout[0] (adder)                              0.026     0.970
$add~63^ADD~22-3[1].cin[0] (adder)                               0.000     0.970
$add~63^ADD~22-3[1].sumout[0] (adder)                            0.035     1.005
$add~73^ADD~21-3[1].a[0] (adder)                                 0.792     1.797
$add~73^ADD~21-3[1].sumout[0] (adder)                            0.069     1.866
$add~74^ADD~20-1[1].a[0] (adder)                                 1.000     2.866
$add~74^ADD~20-1[1].cout[0] (adder)                              0.049     2.915
$add~74^ADD~20-2[1].cin[0] (adder)                               0.000     2.915
$add~74^ADD~20-2[1].cout[0] (adder)                              0.026     2.941
$add~74^ADD~20-3[1].cin[0] (adder)                               0.000     2.941
$add~74^ADD~20-3[1].sumout[0] (adder)                            0.035     2.976
$add~65^ADD~19-1[1].a[0] (adder)                                 0.584     3.560
$add~65^ADD~19-1[1].cout[0] (adder)                              0.049     3.610
$add~65^ADD~19-2[1].cin[0] (adder)                               0.000     3.610
$add~65^ADD~19-2[1].sumout[0] (adder)                            0.035     3.645
$add~66^ADD~16-2[1].a[0] (adder)                                 0.792     4.437
$add~66^ADD~16-2[1].cout[0] (adder)                              0.049     4.487
$add~66^ADD~16-3[1].cin[0] (adder)                               0.000     4.487
$add~66^ADD~16-3[1].cout[0] (adder)                              0.026     4.512
$add~66^ADD~16-4[1].cin[0] (adder)                               0.000     4.512
$add~66^ADD~16-4[1].sumout[0] (adder)                            0.035     4.548
n4978.in[0] (.names)                                             0.115     4.662
n4978.out[0] (.names)                                            0.153     4.816
$dffe~151^Q~3.D[0] (.latch)                                      0.019     4.834
data arrival time                                                          4.834

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~151^Q~3.clk[0] (.latch)                                    0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.834
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.811


#Path 83
Startpoint: lo0446.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~151^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0446.clk[0] (.latch)                                           0.042     0.042
lo0446.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$add~63^ADD~22-1[1].b[0] (adder)                                 0.792     0.895
$add~63^ADD~22-1[1].cout[0] (adder)                              0.049     0.944
$add~63^ADD~22-2[1].cin[0] (adder)                               0.000     0.944
$add~63^ADD~22-2[1].cout[0] (adder)                              0.026     0.970
$add~63^ADD~22-3[1].cin[0] (adder)                               0.000     0.970
$add~63^ADD~22-3[1].sumout[0] (adder)                            0.035     1.005
$add~73^ADD~21-3[1].a[0] (adder)                                 0.792     1.797
$add~73^ADD~21-3[1].sumout[0] (adder)                            0.069     1.866
$add~74^ADD~20-1[1].a[0] (adder)                                 1.000     2.866
$add~74^ADD~20-1[1].cout[0] (adder)                              0.049     2.915
$add~74^ADD~20-2[1].cin[0] (adder)                               0.000     2.915
$add~74^ADD~20-2[1].cout[0] (adder)                              0.026     2.941
$add~74^ADD~20-3[1].cin[0] (adder)                               0.000     2.941
$add~74^ADD~20-3[1].sumout[0] (adder)                            0.035     2.976
$add~65^ADD~19-1[1].a[0] (adder)                                 0.584     3.560
$add~65^ADD~19-1[1].cout[0] (adder)                              0.049     3.610
$add~65^ADD~19-2[1].cin[0] (adder)                               0.000     3.610
$add~65^ADD~19-2[1].cout[0] (adder)                              0.026     3.635
$add~65^ADD~19-3[1].cin[0] (adder)                               0.000     3.635
$add~65^ADD~19-3[1].sumout[0] (adder)                            0.035     3.671
$add~66^ADD~16-3[1].a[0] (adder)                                 0.792     4.463
$add~66^ADD~16-3[1].sumout[0] (adder)                            0.069     4.532
n4973.in[0] (.names)                                             0.115     4.646
n4973.out[0] (.names)                                            0.153     4.799
$dffe~151^Q~2.D[0] (.latch)                                      0.019     4.818
data arrival time                                                          4.818

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~151^Q~2.clk[0] (.latch)                                    0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.818
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.795


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch clocked by clk)
Endpoint  : lo1087.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9150.in[2] (.names)                                                                 0.660     0.763
new_n9150.out[0] (.names)                                                                0.180     0.943
new_n9144_1.in[5] (.names)                                                               0.660     1.603
new_n9144_1.out[0] (.names)                                                              0.180     1.783
new_n9143_1.in[3] (.names)                                                               0.452     2.235
new_n9143_1.out[0] (.names)                                                              0.153     2.388
new_n9161.in[3] (.names)                                                                 0.452     2.841
new_n9161.out[0] (.names)                                                                0.153     2.994
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].in[2] (.names)                         0.115     3.109
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].out[0] (.names)                        0.180     3.288
$add~76^ADD~58-3[1].a[0] (adder)                                                         0.792     4.080
$add~76^ADD~58-3[1].cout[0] (adder)                                                      0.049     4.130
$add~76^ADD~58-4[1].cin[0] (adder)                                                       0.000     4.130
$add~76^ADD~58-4[1].cout[0] (adder)                                                      0.026     4.155
$add~76^ADD~58-5[1].cin[0] (adder)                                                       0.000     4.155
$add~76^ADD~58-5[1].sumout[0] (adder)                                                    0.035     4.191
li1087.in[1] (.names)                                                                    0.452     4.643
li1087.out[0] (.names)                                                                   0.153     4.796
lo1087.D[0] (.latch)                                                                     0.019     4.815
data arrival time                                                                                  4.815

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
lo1087.clk[0] (.latch)                                                                   0.042     3.042
clock uncertainty                                                                        0.000     3.042
cell setup time                                                                         -0.019     3.024
data required time                                                                                 3.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.024
data arrival time                                                                                 -4.815
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.792


#Path 85
Startpoint: $dffe~151^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : lo0361.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$dffe~151^Q~0.clk[0] (.latch)                                    0.042     0.042
$dffe~151^Q~0.Q[0] (.latch) [clock-to-output]                    0.060     0.103
lNOT~167.in[0] (.names)                                          0.868     0.971
lNOT~167.out[0] (.names)                                         0.132     1.103
$sub~356^MIN~15-1[1].b[0] (adder)                                0.000     1.103
$sub~356^MIN~15-1[1].sumout[0] (adder)                           0.069     1.171
$add~68^ADD~14-1[1].b[0] (adder)                                 1.000     2.171
$add~68^ADD~14-1[1].sumout[0] (adder)                            0.069     2.240
$add~78^ADD~13-1[1].a[0] (adder)                                 1.000     3.240
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049     3.289
$add~78^ADD~13-2[1].cin[0] (adder)                               0.000     3.289
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026     3.315
$add~78^ADD~13-3[1].cin[0] (adder)                               0.000     3.315
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026     3.341
$add~78^ADD~13-4[1].cin[0] (adder)                               0.000     3.341
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026     3.366
$add~78^ADD~13-5[1].cin[0] (adder)                               0.000     3.366
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026     3.392
$add~78^ADD~13-6[1].cin[0] (adder)                               0.000     3.392
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026     3.417
$add~78^ADD~13-7[1].cin[0] (adder)                               0.000     3.417
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026     3.443
$add~78^ADD~13-8[1].cin[0] (adder)                               0.000     3.443
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026     3.468
$add~78^ADD~13-9[1].cin[0] (adder)                               0.000     3.468
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026     3.494
$add~78^ADD~13-10[1].cin[0] (adder)                              0.000     3.494
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026     3.520
$add~78^ADD~13-11[1].cin[0] (adder)                              0.000     3.520
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026     3.545
$add~78^ADD~13-12[1].cin[0] (adder)                              0.000     3.545
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026     3.571
$add~78^ADD~13-13[1].cin[0] (adder)                              0.000     3.571
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026     3.596
$add~78^ADD~13-14[1].cin[0] (adder)                              0.000     3.596
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026     3.622
$add~78^ADD~13-15[1].cin[0] (adder)                              0.000     3.622
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026     3.647
$add~78^ADD~13-16[1].cin[0] (adder)                              0.000     3.647
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026     3.673
$add~78^ADD~13-17[1].cin[0] (adder)                              0.000     3.673
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026     3.698
$add~78^ADD~13-18[1].cin[0] (adder)                              0.000     3.698
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026     3.724
$add~78^ADD~13-19[1].cin[0] (adder)                              0.000     3.724
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026     3.750
$add~78^ADD~13-20[1].cin[0] (adder)                              0.018     3.768
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026     3.794
$add~78^ADD~13-21[1].cin[0] (adder)                              0.000     3.794
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026     3.819
$add~78^ADD~13-22[1].cin[0] (adder)                              0.000     3.819
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026     3.845
$add~78^ADD~13-23[1].cin[0] (adder)                              0.000     3.845
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026     3.870
$add~78^ADD~13-24[1].cin[0] (adder)                              0.000     3.870
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026     3.896
$add~78^ADD~13-25[1].cin[0] (adder)                              0.000     3.896
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026     3.921
$add~78^ADD~13-26[1].cin[0] (adder)                              0.000     3.921
$add~78^ADD~13-26[1].cout[0] (adder)                             0.026     3.947
$add~78^ADD~13-27[1].cin[0] (adder)                              0.000     3.947
$add~78^ADD~13-27[1].sumout[0] (adder)                           0.035     3.982
li0361.in[0] (.names)                                            0.660     4.643
li0361.out[0] (.names)                                           0.153     4.796
lo0361.D[0] (.latch)                                             0.019     4.815
data arrival time                                                          4.815

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0361.clk[0] (.latch)                                           0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.815
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.791


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch clocked by clk)
Endpoint  : lo1084.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9150.in[2] (.names)                                                                 0.660     0.763
new_n9150.out[0] (.names)                                                                0.180     0.943
new_n9144_1.in[5] (.names)                                                               0.660     1.603
new_n9144_1.out[0] (.names)                                                              0.180     1.783
new_n9153_1.in[2] (.names)                                                               0.660     2.443
new_n9153_1.out[0] (.names)                                                              0.153     2.596
$auto$hard_block.cc:122:cell_hard_block$3274.Y[0].in[0] (.names)                         0.868     3.465
$auto$hard_block.cc:122:cell_hard_block$3274.Y[0].out[0] (.names)                        0.180     3.644
$add~76^ADD~58-1[1].a[0] (adder)                                                         0.246     3.890
$add~76^ADD~58-1[1].cout[0] (adder)                                                      0.049     3.940
$add~76^ADD~58-2[1].cin[0] (adder)                                                       0.000     3.940
$add~76^ADD~58-2[1].sumout[0] (adder)                                                    0.035     3.975
li1084.in[1] (.names)                                                                    0.660     4.636
li1084.out[0] (.names)                                                                   0.153     4.789
lo1084.D[0] (.latch)                                                                     0.019     4.808
data arrival time                                                                                  4.808

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
lo1084.clk[0] (.latch)                                                                   0.042     3.042
clock uncertainty                                                                        0.000     3.042
cell setup time                                                                         -0.019     3.024
data required time                                                                                 3.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.024
data arrival time                                                                                 -4.808
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.784


#Path 87
Startpoint: lo0446.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~151^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0446.clk[0] (.latch)                                           0.042     0.042
lo0446.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$add~63^ADD~22-1[1].b[0] (adder)                                 0.792     0.895
$add~63^ADD~22-1[1].cout[0] (adder)                              0.049     0.944
$add~63^ADD~22-2[1].cin[0] (adder)                               0.000     0.944
$add~63^ADD~22-2[1].cout[0] (adder)                              0.026     0.970
$add~63^ADD~22-3[1].cin[0] (adder)                               0.000     0.970
$add~63^ADD~22-3[1].sumout[0] (adder)                            0.035     1.005
$add~73^ADD~21-3[1].a[0] (adder)                                 0.792     1.797
$add~73^ADD~21-3[1].sumout[0] (adder)                            0.069     1.866
$add~74^ADD~20-1[1].a[0] (adder)                                 1.000     2.866
$add~74^ADD~20-1[1].cout[0] (adder)                              0.049     2.915
$add~74^ADD~20-2[1].cin[0] (adder)                               0.000     2.915
$add~74^ADD~20-2[1].cout[0] (adder)                              0.026     2.941
$add~74^ADD~20-3[1].cin[0] (adder)                               0.000     2.941
$add~74^ADD~20-3[1].sumout[0] (adder)                            0.035     2.976
$add~65^ADD~19-1[1].a[0] (adder)                                 0.584     3.560
$add~65^ADD~19-1[1].cout[0] (adder)                              0.049     3.610
$add~65^ADD~19-2[1].cin[0] (adder)                               0.000     3.610
$add~65^ADD~19-2[1].sumout[0] (adder)                            0.035     3.645
$add~66^ADD~16-2[1].a[0] (adder)                                 0.792     4.437
$add~66^ADD~16-2[1].sumout[0] (adder)                            0.069     4.506
n4968.in[0] (.names)                                             0.115     4.621
n4968.out[0] (.names)                                            0.153     4.774
$dffe~151^Q~1.D[0] (.latch)                                      0.019     4.793
data arrival time                                                          4.793

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~151^Q~1.clk[0] (.latch)                                    0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.793
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.769


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch clocked by clk)
Endpoint  : lo1083.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9150.in[2] (.names)                                                                 0.660     0.763
new_n9150.out[0] (.names)                                                                0.180     0.943
new_n9144_1.in[5] (.names)                                                               0.660     1.603
new_n9144_1.out[0] (.names)                                                              0.180     1.783
new_n9153_1.in[2] (.names)                                                               0.660     2.443
new_n9153_1.out[0] (.names)                                                              0.153     2.596
$auto$hard_block.cc:122:cell_hard_block$3274.Y[0].in[0] (.names)                         0.868     3.465
$auto$hard_block.cc:122:cell_hard_block$3274.Y[0].out[0] (.names)                        0.180     3.644
$add~76^ADD~58-1[1].a[0] (adder)                                                         0.246     3.890
$add~76^ADD~58-1[1].sumout[0] (adder)                                                    0.069     3.959
li1083.in[1] (.names)                                                                    0.660     4.620
li1083.out[0] (.names)                                                                   0.153     4.773
lo1083.D[0] (.latch)                                                                     0.019     4.792
data arrival time                                                                                  4.792

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
lo1083.clk[0] (.latch)                                                                   0.042     3.042
clock uncertainty                                                                        0.000     3.042
cell setup time                                                                         -0.019     3.024
data required time                                                                                 3.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.024
data arrival time                                                                                 -4.792
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.768


#Path 89
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch clocked by clk)
Endpoint  : lo1086.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$3274.B[25].Q[0] (.latch) [clock-to-output]       0.060     0.103
new_n9150.in[2] (.names)                                                                 0.660     0.763
new_n9150.out[0] (.names)                                                                0.180     0.943
new_n9144_1.in[5] (.names)                                                               0.660     1.603
new_n9144_1.out[0] (.names)                                                              0.180     1.783
new_n9143_1.in[3] (.names)                                                               0.452     2.235
new_n9143_1.out[0] (.names)                                                              0.153     2.388
new_n9161.in[3] (.names)                                                                 0.452     2.841
new_n9161.out[0] (.names)                                                                0.153     2.994
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].in[2] (.names)                         0.115     3.109
$auto$hard_block.cc:122:cell_hard_block$3274.Y[2].out[0] (.names)                        0.180     3.288
$add~76^ADD~58-3[1].a[0] (adder)                                                         0.792     4.080
$add~76^ADD~58-3[1].cout[0] (adder)                                                      0.049     4.130
$add~76^ADD~58-4[1].cin[0] (adder)                                                       0.000     4.130
$add~76^ADD~58-4[1].sumout[0] (adder)                                                    0.035     4.165
li1086.in[1] (.names)                                                                    0.452     4.618
li1086.out[0] (.names)                                                                   0.153     4.771
lo1086.D[0] (.latch)                                                                     0.019     4.790
data arrival time                                                                                  4.790

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
lo1086.clk[0] (.latch)                                                                   0.042     3.042
clock uncertainty                                                                        0.000     3.042
cell setup time                                                                         -0.019     3.024
data required time                                                                                 3.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.024
data arrival time                                                                                 -4.790
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.766


#Path 90
Startpoint: $dffe~151^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : lo0360.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$dffe~151^Q~0.clk[0] (.latch)                                    0.042     0.042
$dffe~151^Q~0.Q[0] (.latch) [clock-to-output]                    0.060     0.103
lNOT~167.in[0] (.names)                                          0.868     0.971
lNOT~167.out[0] (.names)                                         0.132     1.103
$sub~356^MIN~15-1[1].b[0] (adder)                                0.000     1.103
$sub~356^MIN~15-1[1].sumout[0] (adder)                           0.069     1.171
$add~68^ADD~14-1[1].b[0] (adder)                                 1.000     2.171
$add~68^ADD~14-1[1].sumout[0] (adder)                            0.069     2.240
$add~78^ADD~13-1[1].a[0] (adder)                                 1.000     3.240
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049     3.289
$add~78^ADD~13-2[1].cin[0] (adder)                               0.000     3.289
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026     3.315
$add~78^ADD~13-3[1].cin[0] (adder)                               0.000     3.315
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026     3.341
$add~78^ADD~13-4[1].cin[0] (adder)                               0.000     3.341
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026     3.366
$add~78^ADD~13-5[1].cin[0] (adder)                               0.000     3.366
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026     3.392
$add~78^ADD~13-6[1].cin[0] (adder)                               0.000     3.392
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026     3.417
$add~78^ADD~13-7[1].cin[0] (adder)                               0.000     3.417
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026     3.443
$add~78^ADD~13-8[1].cin[0] (adder)                               0.000     3.443
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026     3.468
$add~78^ADD~13-9[1].cin[0] (adder)                               0.000     3.468
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026     3.494
$add~78^ADD~13-10[1].cin[0] (adder)                              0.000     3.494
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026     3.520
$add~78^ADD~13-11[1].cin[0] (adder)                              0.000     3.520
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026     3.545
$add~78^ADD~13-12[1].cin[0] (adder)                              0.000     3.545
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026     3.571
$add~78^ADD~13-13[1].cin[0] (adder)                              0.000     3.571
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026     3.596
$add~78^ADD~13-14[1].cin[0] (adder)                              0.000     3.596
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026     3.622
$add~78^ADD~13-15[1].cin[0] (adder)                              0.000     3.622
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026     3.647
$add~78^ADD~13-16[1].cin[0] (adder)                              0.000     3.647
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026     3.673
$add~78^ADD~13-17[1].cin[0] (adder)                              0.000     3.673
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026     3.698
$add~78^ADD~13-18[1].cin[0] (adder)                              0.000     3.698
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026     3.724
$add~78^ADD~13-19[1].cin[0] (adder)                              0.000     3.724
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026     3.750
$add~78^ADD~13-20[1].cin[0] (adder)                              0.018     3.768
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026     3.794
$add~78^ADD~13-21[1].cin[0] (adder)                              0.000     3.794
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026     3.819
$add~78^ADD~13-22[1].cin[0] (adder)                              0.000     3.819
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026     3.845
$add~78^ADD~13-23[1].cin[0] (adder)                              0.000     3.845
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026     3.870
$add~78^ADD~13-24[1].cin[0] (adder)                              0.000     3.870
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026     3.896
$add~78^ADD~13-25[1].cin[0] (adder)                              0.000     3.896
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026     3.921
$add~78^ADD~13-26[1].cin[0] (adder)                              0.000     3.921
$add~78^ADD~13-26[1].sumout[0] (adder)                           0.035     3.957
li0360.in[0] (.names)                                            0.660     4.617
li0360.out[0] (.names)                                           0.153     4.770
lo0360.D[0] (.latch)                                             0.019     4.789
data arrival time                                                          4.789

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0360.clk[0] (.latch)                                           0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.766


#Path 91
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[25] (multiply)                                 2.140     3.765
n6643.in[1] (.names)                                             0.828     4.593
n6643.out[0] (.names)                                            0.153     4.747
$dffe~367^Q~25.D[0] (.latch)                                     0.019     4.766
data arrival time                                                          4.766

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~25.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.742


#Path 92
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[24] (multiply)                                 2.140     3.765
n6638.in[1] (.names)                                             0.828     4.593
n6638.out[0] (.names)                                            0.153     4.747
$dffe~367^Q~24.D[0] (.latch)                                     0.019     4.766
data arrival time                                                          4.766

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~24.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.742


#Path 93
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[21] (multiply)                                 2.140     3.765
n6623.in[1] (.names)                                             0.828     4.593
n6623.out[0] (.names)                                            0.153     4.747
$dffe~367^Q~21.D[0] (.latch)                                     0.019     4.766
data arrival time                                                          4.766

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~21.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.742


#Path 94
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[0] (multiply)                                  2.140     3.765
n6518.in[1] (.names)                                             0.828     4.593
n6518.out[0] (.names)                                            0.153     4.747
$dffe~367^Q~0.D[0] (.latch)                                      0.019     4.766
data arrival time                                                          4.766

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~0.clk[0] (.latch)                                    0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.742


#Path 95
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[20] (multiply)                                 2.140     3.765
n6618.in[1] (.names)                                             0.828     4.593
n6618.out[0] (.names)                                            0.153     4.747
$dffe~367^Q~20.D[0] (.latch)                                     0.019     4.766
data arrival time                                                          4.766

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~20.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.742


#Path 96
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[15] (multiply)                                 2.140     3.765
n6593.in[1] (.names)                                             0.828     4.593
n6593.out[0] (.names)                                            0.153     4.747
$dffe~367^Q~15.D[0] (.latch)                                     0.019     4.766
data arrival time                                                          4.766

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~15.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.742


#Path 97
Startpoint: lo0772.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0772.clk[0] (.latch)                                           0.042     0.042
lo0772.Q[0] (.latch) [clock-to-output]                           0.060     0.103
$mul~368-0[0].b[23] (multiply)                                   1.522     1.625
$mul~368-0[0].out[17] (multiply)                                 2.140     3.765
n6603.in[1] (.names)                                             0.828     4.593
n6603.out[0] (.names)                                            0.153     4.747
$dffe~367^Q~17.D[0] (.latch)                                     0.019     4.766
data arrival time                                                          4.766

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~17.clk[0] (.latch)                                   0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.766
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.742


#Path 98
Startpoint: $dffe~151^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : lo0357.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$dffe~151^Q~0.clk[0] (.latch)                                    0.042     0.042
$dffe~151^Q~0.Q[0] (.latch) [clock-to-output]                    0.060     0.103
lNOT~167.in[0] (.names)                                          0.868     0.971
lNOT~167.out[0] (.names)                                         0.132     1.103
$sub~356^MIN~15-1[1].b[0] (adder)                                0.000     1.103
$sub~356^MIN~15-1[1].sumout[0] (adder)                           0.069     1.171
$add~68^ADD~14-1[1].b[0] (adder)                                 1.000     2.171
$add~68^ADD~14-1[1].sumout[0] (adder)                            0.069     2.240
$add~78^ADD~13-1[1].a[0] (adder)                                 1.000     3.240
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049     3.289
$add~78^ADD~13-2[1].cin[0] (adder)                               0.000     3.289
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026     3.315
$add~78^ADD~13-3[1].cin[0] (adder)                               0.000     3.315
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026     3.341
$add~78^ADD~13-4[1].cin[0] (adder)                               0.000     3.341
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026     3.366
$add~78^ADD~13-5[1].cin[0] (adder)                               0.000     3.366
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026     3.392
$add~78^ADD~13-6[1].cin[0] (adder)                               0.000     3.392
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026     3.417
$add~78^ADD~13-7[1].cin[0] (adder)                               0.000     3.417
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026     3.443
$add~78^ADD~13-8[1].cin[0] (adder)                               0.000     3.443
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026     3.468
$add~78^ADD~13-9[1].cin[0] (adder)                               0.000     3.468
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026     3.494
$add~78^ADD~13-10[1].cin[0] (adder)                              0.000     3.494
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026     3.520
$add~78^ADD~13-11[1].cin[0] (adder)                              0.000     3.520
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026     3.545
$add~78^ADD~13-12[1].cin[0] (adder)                              0.000     3.545
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026     3.571
$add~78^ADD~13-13[1].cin[0] (adder)                              0.000     3.571
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026     3.596
$add~78^ADD~13-14[1].cin[0] (adder)                              0.000     3.596
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026     3.622
$add~78^ADD~13-15[1].cin[0] (adder)                              0.000     3.622
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026     3.647
$add~78^ADD~13-16[1].cin[0] (adder)                              0.000     3.647
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026     3.673
$add~78^ADD~13-17[1].cin[0] (adder)                              0.000     3.673
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026     3.698
$add~78^ADD~13-18[1].cin[0] (adder)                              0.000     3.698
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026     3.724
$add~78^ADD~13-19[1].cin[0] (adder)                              0.000     3.724
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026     3.750
$add~78^ADD~13-20[1].cin[0] (adder)                              0.018     3.768
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026     3.794
$add~78^ADD~13-21[1].cin[0] (adder)                              0.000     3.794
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026     3.819
$add~78^ADD~13-22[1].cin[0] (adder)                              0.000     3.819
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026     3.845
$add~78^ADD~13-23[1].cin[0] (adder)                              0.000     3.845
$add~78^ADD~13-23[1].sumout[0] (adder)                           0.035     3.880
li0357.in[0] (.names)                                            0.660     4.541
li0357.out[0] (.names)                                           0.153     4.694
lo0357.D[0] (.latch)                                             0.019     4.713
data arrival time                                                          4.713

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0357.clk[0] (.latch)                                           0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.713
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.689


#Path 99
Startpoint: lo1263.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~137^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1263.clk[0] (.latch)                                           0.042     0.042
lo1263.Q[0] (.latch) [clock-to-output]                           0.060     0.103
new_n9174_1.in[0] (.names)                                       0.868     0.971
new_n9174_1.out[0] (.names)                                      0.180     1.151
new_n9172.in[1] (.names)                                         0.660     1.811
new_n9172.out[0] (.names)                                        0.180     1.991
new_n9183_1.in[1] (.names)                                       0.660     2.651
new_n9183_1.out[0] (.names)                                      0.153     2.804
new_n9339.in[3] (.names)                                         0.660     3.465
new_n9339.out[0] (.names)                                        0.180     3.644
n3333.in[3] (.names)                                             0.868     4.512
n3333.out[0] (.names)                                            0.180     4.692
$dffe~137^Q~4.D[0] (.latch)                                      0.019     4.711
data arrival time                                                          4.711

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~137^Q~4.clk[0] (.latch)                                    0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.687


#Path 100
Startpoint: $dffe~151^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : lo0356.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$dffe~151^Q~0.clk[0] (.latch)                                    0.042     0.042
$dffe~151^Q~0.Q[0] (.latch) [clock-to-output]                    0.060     0.103
lNOT~167.in[0] (.names)                                          0.868     0.971
lNOT~167.out[0] (.names)                                         0.132     1.103
$sub~356^MIN~15-1[1].b[0] (adder)                                0.000     1.103
$sub~356^MIN~15-1[1].sumout[0] (adder)                           0.069     1.171
$add~68^ADD~14-1[1].b[0] (adder)                                 1.000     2.171
$add~68^ADD~14-1[1].sumout[0] (adder)                            0.069     2.240
$add~78^ADD~13-1[1].a[0] (adder)                                 1.000     3.240
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049     3.289
$add~78^ADD~13-2[1].cin[0] (adder)                               0.000     3.289
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026     3.315
$add~78^ADD~13-3[1].cin[0] (adder)                               0.000     3.315
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026     3.341
$add~78^ADD~13-4[1].cin[0] (adder)                               0.000     3.341
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026     3.366
$add~78^ADD~13-5[1].cin[0] (adder)                               0.000     3.366
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026     3.392
$add~78^ADD~13-6[1].cin[0] (adder)                               0.000     3.392
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026     3.417
$add~78^ADD~13-7[1].cin[0] (adder)                               0.000     3.417
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026     3.443
$add~78^ADD~13-8[1].cin[0] (adder)                               0.000     3.443
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026     3.468
$add~78^ADD~13-9[1].cin[0] (adder)                               0.000     3.468
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026     3.494
$add~78^ADD~13-10[1].cin[0] (adder)                              0.000     3.494
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026     3.520
$add~78^ADD~13-11[1].cin[0] (adder)                              0.000     3.520
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026     3.545
$add~78^ADD~13-12[1].cin[0] (adder)                              0.000     3.545
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026     3.571
$add~78^ADD~13-13[1].cin[0] (adder)                              0.000     3.571
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026     3.596
$add~78^ADD~13-14[1].cin[0] (adder)                              0.000     3.596
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026     3.622
$add~78^ADD~13-15[1].cin[0] (adder)                              0.000     3.622
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026     3.647
$add~78^ADD~13-16[1].cin[0] (adder)                              0.000     3.647
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026     3.673
$add~78^ADD~13-17[1].cin[0] (adder)                              0.000     3.673
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026     3.698
$add~78^ADD~13-18[1].cin[0] (adder)                              0.000     3.698
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026     3.724
$add~78^ADD~13-19[1].cin[0] (adder)                              0.000     3.724
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026     3.750
$add~78^ADD~13-20[1].cin[0] (adder)                              0.018     3.768
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026     3.794
$add~78^ADD~13-21[1].cin[0] (adder)                              0.000     3.794
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026     3.819
$add~78^ADD~13-22[1].cin[0] (adder)                              0.000     3.819
$add~78^ADD~13-22[1].sumout[0] (adder)                           0.035     3.855
li0356.in[0] (.names)                                            0.660     4.515
li0356.out[0] (.names)                                           0.153     4.668
lo0356.D[0] (.latch)                                             0.019     4.687
data arrival time                                                          4.687

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0356.clk[0] (.latch)                                           0.042     3.042
clock uncertainty                                                0.000     3.042
cell setup time                                                 -0.019     3.024
data required time                                                         3.024
--------------------------------------------------------------------------------
data required time                                                         3.024
data arrival time                                                         -4.687
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.664


#End of timing report
