<stg><name>FFT_stage_spatial_unroll<6></name>


<trans_list>

<trans id="477" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="2" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten190 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten190"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %m191 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m191"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32">
<![CDATA[
entry:2 %k192 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k192"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="32">
<![CDATA[
entry:3 %add_ln368194 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln368194"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4 %store_ln0 = store i9 64, i9 %add_ln368194

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:5 %store_ln0 = store i6 0, i6 %k192

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %store_ln0 = store i9 0, i9 %m191

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %store_ln0 = store i5 0, i5 %indvar_flatten190

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln0 = br void %for.inc116.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc116.i:0 %icmp_ln371193 = phi i1 1, void %entry, i1 %xor_ln371, void %fpga_resource_hint.for.inc113.79

]]></Node>
<StgValue><ssdm name="icmp_ln371193"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc116.i:1 %indvar_flatten190_load = load i5 %indvar_flatten190

]]></Node>
<StgValue><ssdm name="indvar_flatten190_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc116.i:2 %m191_load = load i9 %m191

]]></Node>
<StgValue><ssdm name="m191_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc116.i:3 %k192_load = load i6 %k192

]]></Node>
<StgValue><ssdm name="k192_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc116.i:4 %add_ln368194_load = load i9 %add_ln368194

]]></Node>
<StgValue><ssdm name="add_ln368194_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc116.i:5 %add_ln368_2 = add i5 %indvar_flatten190_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln368_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc116.i:9 %select_ln368 = select i1 %icmp_ln371193, i6 %k192_load, i6 0

]]></Node>
<StgValue><ssdm name="select_ln368"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc116.i:10 %m = select i1 %icmp_ln371193, i9 %m191_load, i9 %add_ln368194_load

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="6">
<![CDATA[
for.inc116.i:11 %trunc_ln371 = trunc i6 %select_ln368

]]></Node>
<StgValue><ssdm name="trunc_ln371"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
for.inc116.i:13 %c = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 1, i5 4, i32 0.92388, i5 8, i32 0.707107, i5 12, i32 0.382683, i5 16, i32 6.12323e-17, i5 20, i32 -0.382683, i5 24, i32 -0.707107, i5 28, i32 -0.92388, i32 <undef>, i5 %trunc_ln371

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
for.inc116.i:14 %d = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 -0, i5 4, i32 -0.382683, i5 8, i32 -0.707107, i5 12, i32 -0.92388, i5 16, i32 -1, i5 20, i32 -0.92388, i5 24, i32 -0.707107, i5 28, i32 -0.382683, i32 <undef>, i5 %trunc_ln371

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:15 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %m, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:16 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln368, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc116.i:17 %lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp, i3 %tmp_s

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6">
<![CDATA[
for.inc116.i:18 %zext_ln381 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:19 %tmp_224 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %m, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="3">
<![CDATA[
for.inc116.i:20 %or_ln7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3, i2 %tmp_224, i1 1, i3 %tmp_s

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="6">
<![CDATA[
for.inc116.i:21 %zext_ln7 = zext i6 %or_ln7

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:22 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:23 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:24 %muxLogicRAMAddr_to_d0_real = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d0_real"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:25 %d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr

]]></Node>
<StgValue><ssdm name="d0_real"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:26 %muxLogicRAMAddr_to_d0_imag = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d0_imag"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:27 %d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr

]]></Node>
<StgValue><ssdm name="d0_imag"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:29 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:30 %muxLogicRAMAddr_to_a = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_a"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:31 %a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:32 %muxLogicRAMAddr_to_d1_real_7 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1_real_7"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:33 %d1_real_7 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1

]]></Node>
<StgValue><ssdm name="d1_real_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:30 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:31 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:33 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:38 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:39 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:40 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:41 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.79:46 %tw_26_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 0.995185, i5 4, i32 0.881921, i5 8, i32 0.634393, i5 12, i32 0.290285, i5 16, i32 -0.0980171, i5 20, i32 -0.471397, i5 24, i32 -0.77301, i5 28, i32 -0.95694, i32 <undef>, i5 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_26_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.79:47 %tw_28_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 0.980785, i5 4, i32 0.83147, i5 8, i32 0.55557, i5 12, i32 0.19509, i5 16, i32 -0.19509, i5 20, i32 -0.55557, i5 24, i32 -0.83147, i5 28, i32 -0.980785, i32 <undef>, i5 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_28_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.79:48 %tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 0.95694, i5 4, i32 0.77301, i5 8, i32 0.471397, i5 12, i32 0.0980171, i5 16, i32 -0.290285, i5 20, i32 -0.634393, i5 24, i32 -0.881921, i5 28, i32 -0.995185, i32 <undef>, i5 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.79:49 %tw_27_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 -0.0980171, i5 4, i32 -0.471397, i5 8, i32 -0.77301, i5 12, i32 -0.95694, i5 16, i32 -0.995185, i5 20, i32 -0.881921, i5 24, i32 -0.634393, i5 28, i32 -0.290285, i32 <undef>, i5 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_27_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.79:50 %tw_29_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 -0.19509, i5 4, i32 -0.55557, i5 8, i32 -0.83147, i5 12, i32 -0.980785, i5 16, i32 -0.980785, i5 20, i32 -0.83147, i5 24, i32 -0.55557, i5 28, i32 -0.19509, i32 <undef>, i5 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_29_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="5" op_8_bw="32" op_9_bw="5" op_10_bw="32" op_11_bw="5" op_12_bw="32" op_13_bw="5" op_14_bw="32" op_15_bw="5" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.79:51 %tw_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i5, i5 0, i32 -0.290285, i5 4, i32 -0.634393, i5 8, i32 -0.881921, i5 12, i32 -0.995185, i5 16, i32 -0.95694, i5 20, i32 -0.77301, i5 24, i32 -0.471397, i5 28, i32 -0.0980171, i32 <undef>, i5 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_14"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:52 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:53 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:54 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:55 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:56 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:57 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:58 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:59 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:60 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:61 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:62 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:63 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:64 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:65 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:66 %muxLogicRAMAddr_to_d1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:67 %d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:68 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:69 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:70 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:71 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:104 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:105 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:106 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:107 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:140 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:141 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:142 %muxLogicRAMAddr_to_d1_14 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1_14"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:143 %d1_14 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1

]]></Node>
<StgValue><ssdm name="d1_14"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:240 %k = add i6 %select_ln368, i6 4

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:241 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc113.79:242 %xor_ln371 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln371"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc113.79:243 %add_ln368 = add i9 %m, i9 64

]]></Node>
<StgValue><ssdm name="add_ln368"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.79:244 %icmp_ln368 = icmp_eq  i5 %indvar_flatten190_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:245 %store_ln368 = store i9 %add_ln368, i9 %add_ln368194

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:246 %store_ln371 = store i6 %k, i6 %k192

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:247 %store_ln368 = store i9 %m, i9 %m191

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:248 %store_ln368 = store i5 %add_ln368_2, i5 %indvar_flatten190

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:249 %br_ln368 = br i1 %icmp_ln368, void %for.inc116.i, void %FFT_stage_spatial_unroll<6>.exit

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc116.i:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc116.i:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc116.i:8 %specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln369"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc116.i:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:25 %d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr

]]></Node>
<StgValue><ssdm name="d0_real"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:27 %d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr

]]></Node>
<StgValue><ssdm name="d0_imag"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:31 %a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:33 %d1_real_7 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_1

]]></Node>
<StgValue><ssdm name="d1_real_7"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
for.inc116.i:34 %switch_ln13 = switch i5 %trunc_ln371, void %fpga_resource_hint.if.then4.i.81, i5 16, void %if.then.i.i, i5 0, void %fpga_resource_hint.for.inc113.79

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:0 %muxLogicI0_to_bd = muxlogic i32 %d1_real_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:1 %muxLogicI1_to_bd = muxlogic i32 %d

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:2 %bd = fmul i32 %d1_real_7, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:3 %muxLogicI0_to_bc = muxlogic i32 %d1_real_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:4 %muxLogicI1_to_bc = muxlogic i32 %c

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:5 %bc = fmul i32 %d1_real_7, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:57 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:59 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:61 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:63 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:65 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:67 %d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:69 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:71 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:72 %muxLogicI0_to_bd_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_7_i"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:73 %muxLogicI1_to_bd_7_i = muxlogic i32 %tw_27_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_7_i"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:74 %bd_7_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1, i32 %tw_27_i

]]></Node>
<StgValue><ssdm name="bd_7_i"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:75 %muxLogicI0_to_bc_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_7_i"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:76 %muxLogicI1_to_bc_7_i = muxlogic i32 %tw_26_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_7_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:77 %bc_7_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_1, i32 %tw_26_i

]]></Node>
<StgValue><ssdm name="bc_7_i"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:105 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:107 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:108 %muxLogicI0_to_bd_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_8_i"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:109 %muxLogicI1_to_bd_8_i = muxlogic i32 %tw_29_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_8_i"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:110 %bd_8_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1, i32 %tw_29_i

]]></Node>
<StgValue><ssdm name="bd_8_i"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:111 %muxLogicI0_to_bc_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_8_i"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:112 %muxLogicI1_to_bc_8_i = muxlogic i32 %tw_28_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_8_i"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:113 %bc_8_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_1, i32 %tw_28_i

]]></Node>
<StgValue><ssdm name="bc_8_i"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:141 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:143 %d1_14 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_1

]]></Node>
<StgValue><ssdm name="d1_14"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:144 %muxLogicI0_to_bd_3 = muxlogic i32 %d1_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_3"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:145 %muxLogicI1_to_bd_3 = muxlogic i32 %tw_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_3"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:146 %bd_3 = fmul i32 %d1_14, i32 %tw_14

]]></Node>
<StgValue><ssdm name="bd_3"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:147 %muxLogicI0_to_bc_3 = muxlogic i32 %d1_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_3"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:148 %muxLogicI1_to_bc_3 = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_3"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:149 %bc_3 = fmul i32 %d1_14, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:0 %bitcast_ln16 = bitcast i32 %a

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i.i:1 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i.i:2 %xor_ln16 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="32">
<![CDATA[
if.then.i.i:3 %trunc_ln16 = trunc i32 %bitcast_ln16

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
if.then.i.i:4 %xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:5 %d1_imag_7 = bitcast i32 %xor_ln

]]></Node>
<StgValue><ssdm name="d1_imag_7"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:6 %br_ln17 = br void %fpga_resource_hint.for.inc113.79

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:7 %muxLogicI0_to_d1_real = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:8 %muxLogicI1_to_d1_real = muxlogic i32 %c

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:9 %muxLogicI2_to_d1_real = muxlogic i32 %bd

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:10 %d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %a, i32 %c, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.81:11 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:14 %muxLogicI0_to_d1_imag = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:15 %muxLogicI1_to_d1_imag = muxlogic i32 %d

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:16 %muxLogicI2_to_d1_imag = muxlogic i32 %bc

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:17 %d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %a, i32 %d, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.81:18 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:78 %muxLogicI0_to_d1_real_14_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_14_i"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:79 %muxLogicI1_to_d1_real_14_i = muxlogic i32 %tw_26_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_14_i"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:80 %muxLogicI2_to_d1_real_14_i = muxlogic i32 %bd_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_14_i"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:81 %d1_real_14_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1, i32 %tw_26_i, i32 %bd_7_i

]]></Node>
<StgValue><ssdm name="d1_real_14_i"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:82 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_14_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:83 %muxLogicI0_to_d1_imag_14_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_14_i"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:84 %muxLogicI1_to_d1_imag_14_i = muxlogic i32 %tw_27_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_14_i"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:85 %muxLogicI2_to_d1_imag_14_i = muxlogic i32 %bc_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_14_i"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:86 %d1_imag_14_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1, i32 %tw_27_i, i32 %bc_7_i

]]></Node>
<StgValue><ssdm name="d1_imag_14_i"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:87 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_14_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:114 %muxLogicI0_to_d1_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_1_i"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:115 %muxLogicI1_to_d1_real_1_i = muxlogic i32 %tw_28_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_1_i"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:116 %muxLogicI2_to_d1_real_1_i = muxlogic i32 %bd_8_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_1_i"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:117 %d1_real_1_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1, i32 %tw_28_i, i32 %bd_8_i

]]></Node>
<StgValue><ssdm name="d1_real_1_i"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:118 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_1_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:119 %muxLogicI0_to_d1_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_1_i"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:120 %muxLogicI1_to_d1_imag_1_i = muxlogic i32 %tw_29_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_1_i"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:121 %muxLogicI2_to_d1_imag_1_i = muxlogic i32 %bc_8_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_1_i"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:122 %d1_imag_1_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1, i32 %tw_29_i, i32 %bc_8_i

]]></Node>
<StgValue><ssdm name="d1_imag_1_i"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:123 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_1_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:151 %muxLogicI0_to_d1_real_9 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_9"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:152 %muxLogicI1_to_d1_real_9 = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_9"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:153 %muxLogicI2_to_d1_real_9 = muxlogic i32 %bd_3

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_9"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:154 %d1_real_9 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd_3

]]></Node>
<StgValue><ssdm name="d1_real_9"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:155 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_9, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:158 %muxLogicI0_to_d1_imag_9 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_9"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:159 %muxLogicI1_to_d1_imag_9 = muxlogic i32 %tw_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_9"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:160 %muxLogicI2_to_d1_imag_9 = muxlogic i32 %bc_3

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_9"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:161 %d1_imag_9 = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_14, i32 %bc_3

]]></Node>
<StgValue><ssdm name="d1_imag_9"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:162 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_9, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="196" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:7 %muxLogicI0_to_d1_real = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:8 %muxLogicI1_to_d1_real = muxlogic i32 %c

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:9 %muxLogicI2_to_d1_real = muxlogic i32 %bd

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:14 %muxLogicI0_to_d1_imag = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:15 %muxLogicI1_to_d1_imag = muxlogic i32 %d

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:16 %muxLogicI2_to_d1_imag = muxlogic i32 %bc

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:78 %muxLogicI0_to_d1_real_14_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_14_i"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:79 %muxLogicI1_to_d1_real_14_i = muxlogic i32 %tw_26_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_14_i"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:80 %muxLogicI2_to_d1_real_14_i = muxlogic i32 %bd_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_14_i"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:83 %muxLogicI0_to_d1_imag_14_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_14_i"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:84 %muxLogicI1_to_d1_imag_14_i = muxlogic i32 %tw_27_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_14_i"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:85 %muxLogicI2_to_d1_imag_14_i = muxlogic i32 %bc_7_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_14_i"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:114 %muxLogicI0_to_d1_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_1_i"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:115 %muxLogicI1_to_d1_real_1_i = muxlogic i32 %tw_28_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_1_i"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:116 %muxLogicI2_to_d1_real_1_i = muxlogic i32 %bd_8_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_1_i"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:119 %muxLogicI0_to_d1_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_1_i"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:120 %muxLogicI1_to_d1_imag_1_i = muxlogic i32 %tw_29_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_1_i"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:121 %muxLogicI2_to_d1_imag_1_i = muxlogic i32 %bc_8_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_1_i"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:151 %muxLogicI0_to_d1_real_9 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_9"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:152 %muxLogicI1_to_d1_real_9 = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_9"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:153 %muxLogicI2_to_d1_real_9 = muxlogic i32 %bd_3

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_9"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:158 %muxLogicI0_to_d1_imag_9 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_9"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:159 %muxLogicI1_to_d1_imag_9 = muxlogic i32 %tw_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_9"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:160 %muxLogicI2_to_d1_imag_9 = muxlogic i32 %bc_3

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.81:6 %rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin18_i"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:12 %rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin18_i

]]></Node>
<StgValue><ssdm name="rend22_i"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.81:13 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.81:19 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!16"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.81:20 %br_ln30 = br void %fpga_resource_hint.for.inc113.79

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:0 %d1_real_8 = phi i32 %d1_real_7, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.81, i32 %a, void %for.inc116.i

]]></Node>
<StgValue><ssdm name="d1_real_8"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:1 %d1_imag_8 = phi i32 %d1_imag_7, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.81, i32 %d1_real_7, void %for.inc116.i

]]></Node>
<StgValue><ssdm name="d1_imag_8"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:3 %muxLogicI0_to_d2_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:4 %muxLogicI1_to_d2_real = muxlogic i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:9 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:10 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:15 %muxLogicI0_to_d3_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:16 %muxLogicI1_to_d3_real = muxlogic i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:21 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:22 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:88 %muxLogicI0_to_d2_real_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_7_i"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:89 %muxLogicI1_to_d2_real_7_i = muxlogic i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_7_i"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:92 %muxLogicI0_to_d2_imag_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_7_i"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:93 %muxLogicI1_to_d2_imag_7_i = muxlogic i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_7_i"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:96 %muxLogicI0_to_d3_real_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_7_i"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:97 %muxLogicI1_to_d3_real_7_i = muxlogic i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_7_i"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:100 %muxLogicI0_to_d3_imag_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_7_i"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:101 %muxLogicI1_to_d3_imag_7_i = muxlogic i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_7_i"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:124 %muxLogicI0_to_d2_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_8_i"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:125 %muxLogicI1_to_d2_real_8_i = muxlogic i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_8_i"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:128 %muxLogicI0_to_d2_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_8_i"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:129 %muxLogicI1_to_d2_imag_8_i = muxlogic i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_8_i"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:132 %muxLogicI0_to_d3_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_8_i"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:133 %muxLogicI1_to_d3_real_8_i = muxlogic i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_8_i"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:136 %muxLogicI0_to_d3_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_8_i"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:137 %muxLogicI1_to_d3_imag_8_i = muxlogic i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_8_i"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:165 %muxLogicI0_to_d2_real_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_3"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:166 %muxLogicI1_to_d2_real_3 = muxlogic i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_3"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:171 %muxLogicI0_to_d2_imag_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_3"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:172 %muxLogicI1_to_d2_imag_3 = muxlogic i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_3"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:177 %muxLogicI0_to_d3_real_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_3"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:178 %muxLogicI1_to_d3_real_3 = muxlogic i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_3"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:183 %muxLogicI0_to_d3_imag_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_3"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:184 %muxLogicI1_to_d3_imag_3 = muxlogic i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="259" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:3 %muxLogicI0_to_d2_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:4 %muxLogicI1_to_d2_real = muxlogic i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:9 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:10 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:15 %muxLogicI0_to_d3_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:16 %muxLogicI1_to_d3_real = muxlogic i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:21 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:22 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:88 %muxLogicI0_to_d2_real_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_7_i"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:89 %muxLogicI1_to_d2_real_7_i = muxlogic i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_7_i"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:90 %d2_real_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="d2_real_7_i"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:92 %muxLogicI0_to_d2_imag_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_7_i"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:93 %muxLogicI1_to_d2_imag_7_i = muxlogic i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_7_i"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:94 %d2_imag_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="d2_imag_7_i"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:96 %muxLogicI0_to_d3_real_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_7_i"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:97 %muxLogicI1_to_d3_real_7_i = muxlogic i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_7_i"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:98 %d3_real_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="d3_real_7_i"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:100 %muxLogicI0_to_d3_imag_7_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_7_i"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:101 %muxLogicI1_to_d3_imag_7_i = muxlogic i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_7_i"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:102 %d3_imag_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="d3_imag_7_i"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:124 %muxLogicI0_to_d2_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_8_i"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:125 %muxLogicI1_to_d2_real_8_i = muxlogic i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_8_i"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:126 %d2_real_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="d2_real_8_i"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:128 %muxLogicI0_to_d2_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_8_i"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:129 %muxLogicI1_to_d2_imag_8_i = muxlogic i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_8_i"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:130 %d2_imag_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="d2_imag_8_i"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:132 %muxLogicI0_to_d3_real_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_8_i"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:133 %muxLogicI1_to_d3_real_8_i = muxlogic i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_8_i"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:134 %d3_real_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="d3_real_8_i"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:136 %muxLogicI0_to_d3_imag_8_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_8_i"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:137 %muxLogicI1_to_d3_imag_8_i = muxlogic i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_8_i"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:138 %d3_imag_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="d3_imag_8_i"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:165 %muxLogicI0_to_d2_real_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_3"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:166 %muxLogicI1_to_d2_real_3 = muxlogic i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_3"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:167 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:171 %muxLogicI0_to_d2_imag_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_3"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:172 %muxLogicI1_to_d2_imag_3 = muxlogic i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_3"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:173 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:177 %muxLogicI0_to_d3_real_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_3"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:178 %muxLogicI1_to_d3_real_3 = muxlogic i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_3"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:179 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:183 %muxLogicI0_to_d3_imag_3 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_3"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:184 %muxLogicI1_to_d3_imag_3 = muxlogic i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_3"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:185 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="307" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:90 %d2_real_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="d2_real_7_i"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:94 %d2_imag_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="d2_imag_7_i"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:98 %d3_real_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="d3_real_7_i"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:102 %d3_imag_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="d3_imag_7_i"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:126 %d2_real_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="d2_real_8_i"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:130 %d2_imag_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="d2_imag_8_i"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:134 %d3_real_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="d3_real_8_i"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:138 %d3_imag_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="d3_imag_8_i"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:167 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:173 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:179 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:185 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="323" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:90 %d2_real_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="d2_real_7_i"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:94 %d2_imag_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="d2_imag_7_i"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:98 %d3_real_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="d3_real_7_i"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:102 %d3_imag_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="d3_imag_7_i"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:126 %d2_real_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="d2_real_8_i"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:130 %d2_imag_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="d2_imag_8_i"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:134 %d3_real_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="d3_real_8_i"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:138 %d3_imag_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="d3_imag_8_i"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:167 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:173 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:179 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:185 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="339" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:6 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:12 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_8

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:18 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_8

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:24 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:26 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:27 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:34 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:35 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:42 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:43 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:90 %d2_real_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="d2_real_7_i"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:91 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_7_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:94 %d2_imag_7_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="d2_imag_7_i"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:95 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_7_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:98 %d3_real_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load, i32 %d1_real_14_i

]]></Node>
<StgValue><ssdm name="d3_real_7_i"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:99 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_7_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:102 %d3_imag_7_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load, i32 %d1_imag_14_i

]]></Node>
<StgValue><ssdm name="d3_imag_7_i"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:103 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_7_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:126 %d2_real_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="d2_real_8_i"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:127 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_8_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:130 %d2_imag_8_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="d2_imag_8_i"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:131 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_8_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:134 %d3_real_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load, i32 %d1_real_1_i

]]></Node>
<StgValue><ssdm name="d3_real_8_i"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:135 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_8_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:138 %d3_imag_8_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load, i32 %d1_imag_1_i

]]></Node>
<StgValue><ssdm name="d3_imag_8_i"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:139 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_8_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:167 %d2_real_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d2_real_3"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:168 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_3, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:173 %d2_imag_3 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d2_imag_3"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:174 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_3, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:179 %d3_real_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load, i32 %d1_real_9

]]></Node>
<StgValue><ssdm name="d3_real_3"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:180 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_3, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:185 %d3_imag_3 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load, i32 %d1_imag_9

]]></Node>
<StgValue><ssdm name="d3_imag_3"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:186 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_3, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:188 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:189 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:192 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:193 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:194 %store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:198 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_7_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:199 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:200 %store_ln46 = store i32 %d2_real_7_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:204 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_8_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:205 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:206 %store_ln46 = store i32 %d2_real_8_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:210 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:211 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:212 %store_ln46 = store i32 %d2_real_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:216 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:217 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:218 %store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:222 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_7_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:223 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:224 %store_ln46 = store i32 %d2_imag_7_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:228 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_8_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:229 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:230 %store_ln46 = store i32 %d2_imag_8_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:234 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:235 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:236 %store_ln46 = store i32 %d2_imag_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="403" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:2 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:7 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:8 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:13 %rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend16_i"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:14 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:19 %rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend14_i"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:20 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:25 %rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend12_i"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:29 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:36 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:37 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:44 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:45 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:150 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:156 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:157 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:163 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:164 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:169 %rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend6_i"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:170 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:175 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:176 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:181 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:182 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:187 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:190 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.79:191 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:195 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:196 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:197 %store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:201 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_7_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:202 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:203 %store_ln47 = store i32 %d3_real_7_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:207 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_8_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:208 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:209 %store_ln47 = store i32 %d3_real_8_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:213 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:214 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:215 %store_ln47 = store i32 %d3_real_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:219 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:220 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:221 %store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:225 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_7_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:226 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:227 %store_ln47 = store i32 %d3_imag_7_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:231 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_8_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:232 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:233 %store_ln47 = store i32 %d3_imag_8_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.79:237 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.79:238 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.79:239 %store_ln47 = store i32 %d3_imag_3, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0">
<![CDATA[
FFT_stage_spatial_unroll<6>.exit:0 %ret_ln368 = ret

]]></Node>
<StgValue><ssdm name="ret_ln368"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
