{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729685102317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729685102318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 20:05:02 2024 " "Processing started: Wed Oct 23 20:05:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729685102318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685102318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avoid_latch2nod -c avoid_latch2nod " "Command: quartus_map --read_settings_files=on --write_settings_files=off avoid_latch2nod -c avoid_latch2nod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685102318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729685102598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729685102598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/must/eie_year_3/fpga/projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v 1 1 " "Found 1 design units, including 1 entities, in source file /must/eie_year_3/fpga/projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" { { "Info" "ISGN_ENTITY_NAME" "1 avoid_latch2nod " "Found entity 1: avoid_latch2nod" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729685108756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685108756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avoid_latch2nod " "Elaborating entity \"avoid_latch2nod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729685108786 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avoid_latch2nod.v(9) " "Verilog HDL Case Statement warning at avoid_latch2nod.v(9): incomplete case statement has no default case item" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out avoid_latch2nod.v(9) " "Verilog HDL Always Construct warning at avoid_latch2nod.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] avoid_latch2nod.v(9) " "Inferred latch for \"out\[0\]\" at avoid_latch2nod.v(9)" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] avoid_latch2nod.v(9) " "Inferred latch for \"out\[1\]\" at avoid_latch2nod.v(9)" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] avoid_latch2nod.v(9) " "Inferred latch for \"out\[2\]\" at avoid_latch2nod.v(9)" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] avoid_latch2nod.v(9) " "Inferred latch for \"out\[3\]\" at avoid_latch2nod.v(9)" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] avoid_latch2nod.v(9) " "Inferred latch for \"out\[4\]\" at avoid_latch2nod.v(9)" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] avoid_latch2nod.v(9) " "Inferred latch for \"out\[5\]\" at avoid_latch2nod.v(9)" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] avoid_latch2nod.v(9) " "Inferred latch for \"out\[6\]\" at avoid_latch2nod.v(9)" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] avoid_latch2nod.v(9) " "Inferred latch for \"out\[7\]\" at avoid_latch2nod.v(9)" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685108787 "|avoid_latch2nod"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[0\]\$latch " "Latch out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in1 " "Ports D and ENA on the latch are fed by the same signal in1" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729685109176 ""}  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729685109176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[1\]\$latch " "Latch out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in1 " "Ports D and ENA on the latch are fed by the same signal in1" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729685109176 ""}  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729685109176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[2\]\$latch " "Latch out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in1 " "Ports D and ENA on the latch are fed by the same signal in1" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729685109176 ""}  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729685109176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[3\]\$latch " "Latch out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in2 " "Ports D and ENA on the latch are fed by the same signal in2" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729685109176 ""}  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729685109176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[4\]\$latch " "Latch out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in1 " "Ports D and ENA on the latch are fed by the same signal in1" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729685109176 ""}  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729685109176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[5\]\$latch " "Latch out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in1 " "Ports D and ENA on the latch are fed by the same signal in1" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729685109176 ""}  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729685109176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[6\]\$latch " "Latch out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in1 " "Ports D and ENA on the latch are fed by the same signal in1" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729685109176 ""}  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729685109176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "../rtl/avoid_latch2nod.v" "" { Text "D:/MUST/EIE_Year_3/FPGA/Projects/lab2/avoid_latch2_nodefault/rtl/avoid_latch2nod.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729685109180 "|avoid_latch2nod|out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729685109180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729685109236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729685109657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729685109657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729685109687 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729685109687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729685109687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729685109687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729685109698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 20:05:09 2024 " "Processing ended: Wed Oct 23 20:05:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729685109698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729685109698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729685109698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729685109698 ""}
