

================================================================
== Vitis HLS Report for 'event_processor_top_0_s'
================================================================
* Date:           Thu Aug 15 17:58:32 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        6|  5.000 ns|  30.000 ns|    1|    6|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+----------+-----------+-----+-----+---------+
        |                         |               |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |     Module    |   min   |   max   |    min   |    max    | min | max |   Type  |
        +-------------------------+---------------+---------+---------+----------+-----------+-----+-----+---------+
        |grp_process_event_fu_66  |process_event  |        1|        4|  5.000 ns|  20.000 ns|    1|    4|       no|
        +-------------------------+---------------+---------+---------+----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      41|     266|    -|
|Memory           |        0|     -|       8|       2|    0|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|     103|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     152|     339|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+----+----+-----+-----+
    |         Instance        |     Module    | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------+---------------+---------+----+----+-----+-----+
    |grp_process_event_fu_66  |process_event  |        0|   0|  41|  266|    0|
    +-------------------------+---------------+---------+----+----+-----+-----+
    |Total                    |               |        0|   0|  41|  266|    0|
    +-------------------------+---------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                    Memory                   |                                      Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |event_processor_prng_generators_state_V_1_U  |event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W  |        0|  8|   2|    0|    16|    8|     1|          128|
    +---------------------------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                        |                                                                                 |        0|  8|   2|    0|    16|    8|     1|          128|
    +---------------------------------------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_52_p3           |       and|   0|  0|   2|           1|           0|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done                               |   9|          2|    1|          2|
    |cancellation_unit_input_stream_write  |   9|          2|    1|          2|
    |event_processor_input_stream_blk_n    |   9|          2|    1|          2|
    |lpcore_output_event_stream_0_write    |   9|          2|    1|          2|
    |state_buffer_input_stream_write       |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  65|         14|    6|         14|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |event_is_anti_message_V_reg_140       |   1|   0|    1|          0|
    |event_receiver_id_V_reg_135           |  16|   0|   16|          0|
    |event_recv_time_V_reg_155             |  32|   0|   32|          0|
    |grp_process_event_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |state_lp_id_V_reg_145                 |  16|   0|   16|          0|
    |state_rng_state_V_reg_150             |  32|   0|   32|          0|
    |tmp_reg_131                           |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 103|   0|  103|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|          event_processor_top<0>|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|          event_processor_top<0>|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|          event_processor_top<0>|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|          event_processor_top<0>|  return value|
|ap_continue                                    |   in|    1|  ap_ctrl_hs|          event_processor_top<0>|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|          event_processor_top<0>|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|          event_processor_top<0>|  return value|
|event_processor_input_stream_dout              |   in|  209|     ap_fifo|    event_processor_input_stream|       pointer|
|event_processor_input_stream_num_data_valid    |   in|    2|     ap_fifo|    event_processor_input_stream|       pointer|
|event_processor_input_stream_fifo_cap          |   in|    2|     ap_fifo|    event_processor_input_stream|       pointer|
|event_processor_input_stream_empty_n           |   in|    1|     ap_fifo|    event_processor_input_stream|       pointer|
|event_processor_input_stream_read              |  out|    1|     ap_fifo|    event_processor_input_stream|       pointer|
|state_buffer_input_stream_din                  |  out|   80|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_num_data_valid       |   in|    2|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_fifo_cap             |   in|    2|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_full_n               |   in|    1|     ap_fifo|       state_buffer_input_stream|       pointer|
|state_buffer_input_stream_write                |  out|    1|     ap_fifo|       state_buffer_input_stream|       pointer|
|lpcore_output_event_stream_0_din               |  out|  129|     ap_fifo|    lpcore_output_event_stream_0|       pointer|
|lpcore_output_event_stream_0_full_n            |   in|    1|     ap_fifo|    lpcore_output_event_stream_0|       pointer|
|lpcore_output_event_stream_0_write             |  out|    1|     ap_fifo|    lpcore_output_event_stream_0|       pointer|
|cancellation_unit_input_stream_din             |  out|  129|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_num_data_valid  |   in|    2|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_fifo_cap        |   in|    2|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_full_n          |   in|    1|     ap_fifo|  cancellation_unit_input_stream|       pointer|
|cancellation_unit_input_stream_write           |  out|    1|     ap_fifo|  cancellation_unit_input_stream|       pointer|
+-----------------------------------------------+-----+-----+------------+--------------------------------+--------------+

