// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MPSQ_mSP_findBounds (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        p_read64,
        p_read65,
        p_read66,
        p_read67,
        p_read68,
        p_read69,
        p_read70,
        p_read71,
        p_read72,
        p_read73,
        p_read74,
        p_read75,
        p_read76,
        p_read77,
        p_read78,
        p_read79,
        p_read80,
        p_read81,
        p_read82,
        p_read83,
        p_read84,
        p_read85,
        p_read86,
        p_read87,
        p_read88,
        p_read89,
        p_read90,
        p_read91,
        p_read92,
        p_read93,
        p_read94,
        p_read95,
        p_read96,
        p_read97,
        p_read98,
        p_read99,
        p_read100,
        p_read101,
        p_read102,
        p_read103,
        p_read104,
        p_read105,
        p_read106,
        p_read107,
        p_read108,
        p_read109,
        p_read110,
        p_read111,
        p_read112,
        p_read113,
        p_read114,
        p_read115,
        p_read116,
        p_read117,
        p_read118,
        p_read119,
        p_read120,
        p_read121,
        p_read122,
        p_read123,
        p_read124,
        p_read125,
        p_read126,
        p_read127,
        p_read128,
        p_read129,
        p_read130,
        p_read131,
        p_read132,
        p_read133,
        p_read134,
        p_read135,
        p_read136,
        p_read137,
        p_read138,
        p_read139,
        p_read140,
        p_read141,
        p_read142,
        p_read143,
        p_read144,
        p_read145,
        p_read146,
        p_read147,
        p_read148,
        p_read149,
        p_read150,
        p_read151,
        p_read152,
        p_read153,
        p_read154,
        p_read155,
        p_read156,
        p_read157,
        p_read158,
        p_read159,
        p_read160,
        p_read161,
        p_read162,
        p_read163,
        p_read164,
        p_read165,
        p_read166,
        p_read167,
        p_read168,
        p_read169,
        p_read170,
        p_read171,
        p_read172,
        p_read173,
        p_read174,
        p_read175,
        p_read176,
        p_read177,
        p_read178,
        p_read179,
        p_read180,
        p_read181,
        p_read182,
        p_read183,
        p_read184,
        p_read185,
        p_read186,
        p_read187,
        p_read188,
        p_read189,
        p_read190,
        p_read191,
        p_read192,
        p_read193,
        p_read194,
        p_read195,
        p_read196,
        p_read197,
        p_read198,
        p_read199,
        p_read200,
        p_read201,
        p_read202,
        p_read203,
        p_read204,
        p_read205,
        p_read206,
        p_read207,
        p_read208,
        p_read209,
        p_read210,
        p_read211,
        p_read212,
        p_read213,
        p_read214,
        p_read215,
        p_read216,
        p_read217,
        p_read218,
        p_read219,
        p_read220,
        p_read221,
        p_read222,
        p_read223,
        p_read224,
        p_read225,
        p_read226,
        p_read227,
        p_read228,
        p_read229,
        p_read230,
        p_read231,
        p_read232,
        p_read233,
        p_read234,
        p_read235,
        p_read236,
        p_read237,
        p_read238,
        p_read239,
        p_read240,
        p_read241,
        p_read242,
        p_read243,
        p_read244,
        p_read245,
        p_read246,
        p_read247,
        p_read248,
        p_read249,
        p_read250,
        p_read251,
        p_read252,
        p_read253,
        p_read254,
        p_read255,
        row_list_size,
        projectionToRow,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_pp0_stage0 = 5'd4;
parameter    ap_ST_fsm_pp0_stage1 = 5'd8;
parameter    ap_ST_fsm_state6 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] i;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [31:0] p_read12;
input  [31:0] p_read13;
input  [31:0] p_read14;
input  [31:0] p_read15;
input  [31:0] p_read16;
input  [31:0] p_read17;
input  [31:0] p_read18;
input  [31:0] p_read19;
input  [31:0] p_read20;
input  [31:0] p_read21;
input  [31:0] p_read22;
input  [31:0] p_read23;
input  [31:0] p_read24;
input  [31:0] p_read25;
input  [31:0] p_read26;
input  [31:0] p_read27;
input  [31:0] p_read28;
input  [31:0] p_read29;
input  [31:0] p_read30;
input  [31:0] p_read31;
input  [31:0] p_read32;
input  [31:0] p_read33;
input  [31:0] p_read34;
input  [31:0] p_read35;
input  [31:0] p_read36;
input  [31:0] p_read37;
input  [31:0] p_read38;
input  [31:0] p_read39;
input  [31:0] p_read40;
input  [31:0] p_read41;
input  [31:0] p_read42;
input  [31:0] p_read43;
input  [31:0] p_read44;
input  [31:0] p_read45;
input  [31:0] p_read46;
input  [31:0] p_read47;
input  [31:0] p_read48;
input  [31:0] p_read49;
input  [31:0] p_read50;
input  [31:0] p_read51;
input  [31:0] p_read52;
input  [31:0] p_read53;
input  [31:0] p_read54;
input  [31:0] p_read55;
input  [31:0] p_read56;
input  [31:0] p_read57;
input  [31:0] p_read58;
input  [31:0] p_read59;
input  [31:0] p_read60;
input  [31:0] p_read61;
input  [31:0] p_read62;
input  [31:0] p_read63;
input  [31:0] p_read64;
input  [31:0] p_read65;
input  [31:0] p_read66;
input  [31:0] p_read67;
input  [31:0] p_read68;
input  [31:0] p_read69;
input  [31:0] p_read70;
input  [31:0] p_read71;
input  [31:0] p_read72;
input  [31:0] p_read73;
input  [31:0] p_read74;
input  [31:0] p_read75;
input  [31:0] p_read76;
input  [31:0] p_read77;
input  [31:0] p_read78;
input  [31:0] p_read79;
input  [31:0] p_read80;
input  [31:0] p_read81;
input  [31:0] p_read82;
input  [31:0] p_read83;
input  [31:0] p_read84;
input  [31:0] p_read85;
input  [31:0] p_read86;
input  [31:0] p_read87;
input  [31:0] p_read88;
input  [31:0] p_read89;
input  [31:0] p_read90;
input  [31:0] p_read91;
input  [31:0] p_read92;
input  [31:0] p_read93;
input  [31:0] p_read94;
input  [31:0] p_read95;
input  [31:0] p_read96;
input  [31:0] p_read97;
input  [31:0] p_read98;
input  [31:0] p_read99;
input  [31:0] p_read100;
input  [31:0] p_read101;
input  [31:0] p_read102;
input  [31:0] p_read103;
input  [31:0] p_read104;
input  [31:0] p_read105;
input  [31:0] p_read106;
input  [31:0] p_read107;
input  [31:0] p_read108;
input  [31:0] p_read109;
input  [31:0] p_read110;
input  [31:0] p_read111;
input  [31:0] p_read112;
input  [31:0] p_read113;
input  [31:0] p_read114;
input  [31:0] p_read115;
input  [31:0] p_read116;
input  [31:0] p_read117;
input  [31:0] p_read118;
input  [31:0] p_read119;
input  [31:0] p_read120;
input  [31:0] p_read121;
input  [31:0] p_read122;
input  [31:0] p_read123;
input  [31:0] p_read124;
input  [31:0] p_read125;
input  [31:0] p_read126;
input  [31:0] p_read127;
input  [31:0] p_read128;
input  [31:0] p_read129;
input  [31:0] p_read130;
input  [31:0] p_read131;
input  [31:0] p_read132;
input  [31:0] p_read133;
input  [31:0] p_read134;
input  [31:0] p_read135;
input  [31:0] p_read136;
input  [31:0] p_read137;
input  [31:0] p_read138;
input  [31:0] p_read139;
input  [31:0] p_read140;
input  [31:0] p_read141;
input  [31:0] p_read142;
input  [31:0] p_read143;
input  [31:0] p_read144;
input  [31:0] p_read145;
input  [31:0] p_read146;
input  [31:0] p_read147;
input  [31:0] p_read148;
input  [31:0] p_read149;
input  [31:0] p_read150;
input  [31:0] p_read151;
input  [31:0] p_read152;
input  [31:0] p_read153;
input  [31:0] p_read154;
input  [31:0] p_read155;
input  [31:0] p_read156;
input  [31:0] p_read157;
input  [31:0] p_read158;
input  [31:0] p_read159;
input  [31:0] p_read160;
input  [31:0] p_read161;
input  [31:0] p_read162;
input  [31:0] p_read163;
input  [31:0] p_read164;
input  [31:0] p_read165;
input  [31:0] p_read166;
input  [31:0] p_read167;
input  [31:0] p_read168;
input  [31:0] p_read169;
input  [31:0] p_read170;
input  [31:0] p_read171;
input  [31:0] p_read172;
input  [31:0] p_read173;
input  [31:0] p_read174;
input  [31:0] p_read175;
input  [31:0] p_read176;
input  [31:0] p_read177;
input  [31:0] p_read178;
input  [31:0] p_read179;
input  [31:0] p_read180;
input  [31:0] p_read181;
input  [31:0] p_read182;
input  [31:0] p_read183;
input  [31:0] p_read184;
input  [31:0] p_read185;
input  [31:0] p_read186;
input  [31:0] p_read187;
input  [31:0] p_read188;
input  [31:0] p_read189;
input  [31:0] p_read190;
input  [31:0] p_read191;
input  [31:0] p_read192;
input  [31:0] p_read193;
input  [31:0] p_read194;
input  [31:0] p_read195;
input  [31:0] p_read196;
input  [31:0] p_read197;
input  [31:0] p_read198;
input  [31:0] p_read199;
input  [31:0] p_read200;
input  [31:0] p_read201;
input  [31:0] p_read202;
input  [31:0] p_read203;
input  [31:0] p_read204;
input  [31:0] p_read205;
input  [31:0] p_read206;
input  [31:0] p_read207;
input  [31:0] p_read208;
input  [31:0] p_read209;
input  [31:0] p_read210;
input  [31:0] p_read211;
input  [31:0] p_read212;
input  [31:0] p_read213;
input  [31:0] p_read214;
input  [31:0] p_read215;
input  [31:0] p_read216;
input  [31:0] p_read217;
input  [31:0] p_read218;
input  [31:0] p_read219;
input  [31:0] p_read220;
input  [31:0] p_read221;
input  [31:0] p_read222;
input  [31:0] p_read223;
input  [31:0] p_read224;
input  [31:0] p_read225;
input  [31:0] p_read226;
input  [31:0] p_read227;
input  [31:0] p_read228;
input  [31:0] p_read229;
input  [31:0] p_read230;
input  [31:0] p_read231;
input  [31:0] p_read232;
input  [31:0] p_read233;
input  [31:0] p_read234;
input  [31:0] p_read235;
input  [31:0] p_read236;
input  [31:0] p_read237;
input  [31:0] p_read238;
input  [31:0] p_read239;
input  [31:0] p_read240;
input  [31:0] p_read241;
input  [31:0] p_read242;
input  [31:0] p_read243;
input  [31:0] p_read244;
input  [31:0] p_read245;
input  [31:0] p_read246;
input  [31:0] p_read247;
input  [31:0] p_read248;
input  [31:0] p_read249;
input  [31:0] p_read250;
input  [31:0] p_read251;
input  [31:0] p_read252;
input  [31:0] p_read253;
input  [31:0] p_read254;
input  [31:0] p_read255;
input  [31:0] row_list_size;
input  [31:0] projectionToRow;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [63:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] trapezoid_edges_V_address0;
reg    trapezoid_edges_V_ce0;
wire   [25:0] trapezoid_edges_V_q0;
reg   [31:0] j_reg_2127;
reg   [31:0] right_bound_write_assign_reg_2139;
reg   [31:0] left_bound_write_assign_reg_2151;
reg   [31:0] start_index_write_assign_reg_2163;
reg   [63:0] start_value_write_assign_reg_2175;
reg   [63:0] p_x_assign_7_reg_2187;
reg   [63:0] rbVal_reg_2199;
reg   [63:0] lbVal_reg_2211;
wire    ap_CS_fsm_state2;
wire   [31:0] trapezoid_edges_V_load_cast_fu_2228_p1;
reg   [31:0] trapezoid_edges_V_load_cast_reg_4032;
wire   [32:0] rhs_fu_2232_p1;
reg   [32:0] rhs_reg_4037;
wire   [0:0] icmp_ln1811_fu_2236_p2;
reg   [0:0] icmp_ln1811_reg_4043;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] lhs_fu_2245_p258;
reg  signed [31:0] lhs_reg_4047;
wire   [31:0] add_ln1811_fu_2507_p2;
reg   [31:0] add_ln1811_reg_4054;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] adjustedZL_fu_2539_p3;
reg   [31:0] adjustedZL_reg_4059;
wire   [31:0] adjustedZR_fu_2570_p3;
reg   [31:0] adjustedZR_reg_4064;
wire  signed [31:0] adjustedZ_fu_2578_p2;
reg  signed [31:0] adjustedZ_reg_4069;
wire  signed [32:0] sext_ln180_fu_2582_p1;
reg  signed [32:0] sext_ln180_reg_4075;
wire   [32:0] sub_ln180_8_fu_2586_p2;
reg   [32:0] sub_ln180_8_reg_4080;
wire   [63:0] sub_ln180_9_fu_2592_p2;
reg   [63:0] sub_ln180_9_reg_4085;
wire   [31:0] select_ln1816_fu_2607_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [63:0] lbVal_2_fu_2615_p3;
wire   [31:0] select_ln1822_fu_2632_p3;
wire   [63:0] rbVal_2_fu_2640_p3;
wire   [31:0] select_ln1827_fu_2689_p3;
wire   [63:0] select_ln1827_1_fu_2697_p3;
wire   [63:0] select_ln1827_2_fu_2705_p3;
wire    ap_block_pp0_stage1_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg   [31:0] ap_phi_mux_j_phi_fu_2131_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] idxprom1_fu_2223_p1;
wire   [7:0] lhs_fu_2245_p257;
wire    ap_block_pp0_stage1;
wire  signed [32:0] sext_ln215_fu_2513_p1;
wire   [31:0] add_ln180_fu_2521_p2;
wire   [32:0] ret_fu_2516_p2;
wire   [0:0] tmp_fu_2531_p3;
wire   [31:0] sub_ln180_fu_2525_p2;
wire   [32:0] ret_13_fu_2547_p2;
wire   [31:0] trunc_ln180_fu_2552_p1;
wire   [0:0] tmp_25_fu_2562_p3;
wire   [31:0] sub_ln180_7_fu_2556_p2;
wire  signed [63:0] sext_ln878_fu_2598_p1;
wire   [0:0] icmp_ln878_fu_2601_p2;
wire  signed [63:0] sext_ln878_1_fu_2623_p1;
wire   [0:0] icmp_ln878_9_fu_2626_p2;
wire   [0:0] tmp_26_fu_2651_p3;
wire   [32:0] select_ln180_fu_2658_p3;
wire   [0:0] tmp_27_fu_2668_p3;
wire  signed [63:0] sext_ln180_1_fu_2664_p1;
wire   [63:0] select_ln180_7_fu_2676_p3;
wire   [0:0] icmp_ln1827_fu_2683_p2;
wire  signed [63:0] sext_ln534_fu_2648_p1;
wire    ap_CS_fsm_state6;
reg   [4:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

MPSQ_mSP_findBounds_trapezoid_edges_V #(
    .DataWidth( 26 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
trapezoid_edges_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(trapezoid_edges_V_address0),
    .ce0(trapezoid_edges_V_ce0),
    .q0(trapezoid_edges_V_q0)
);

MPSQ_mux_2568_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 32 ),
    .din180_WIDTH( 32 ),
    .din181_WIDTH( 32 ),
    .din182_WIDTH( 32 ),
    .din183_WIDTH( 32 ),
    .din184_WIDTH( 32 ),
    .din185_WIDTH( 32 ),
    .din186_WIDTH( 32 ),
    .din187_WIDTH( 32 ),
    .din188_WIDTH( 32 ),
    .din189_WIDTH( 32 ),
    .din190_WIDTH( 32 ),
    .din191_WIDTH( 32 ),
    .din192_WIDTH( 32 ),
    .din193_WIDTH( 32 ),
    .din194_WIDTH( 32 ),
    .din195_WIDTH( 32 ),
    .din196_WIDTH( 32 ),
    .din197_WIDTH( 32 ),
    .din198_WIDTH( 32 ),
    .din199_WIDTH( 32 ),
    .din200_WIDTH( 32 ),
    .din201_WIDTH( 32 ),
    .din202_WIDTH( 32 ),
    .din203_WIDTH( 32 ),
    .din204_WIDTH( 32 ),
    .din205_WIDTH( 32 ),
    .din206_WIDTH( 32 ),
    .din207_WIDTH( 32 ),
    .din208_WIDTH( 32 ),
    .din209_WIDTH( 32 ),
    .din210_WIDTH( 32 ),
    .din211_WIDTH( 32 ),
    .din212_WIDTH( 32 ),
    .din213_WIDTH( 32 ),
    .din214_WIDTH( 32 ),
    .din215_WIDTH( 32 ),
    .din216_WIDTH( 32 ),
    .din217_WIDTH( 32 ),
    .din218_WIDTH( 32 ),
    .din219_WIDTH( 32 ),
    .din220_WIDTH( 32 ),
    .din221_WIDTH( 32 ),
    .din222_WIDTH( 32 ),
    .din223_WIDTH( 32 ),
    .din224_WIDTH( 32 ),
    .din225_WIDTH( 32 ),
    .din226_WIDTH( 32 ),
    .din227_WIDTH( 32 ),
    .din228_WIDTH( 32 ),
    .din229_WIDTH( 32 ),
    .din230_WIDTH( 32 ),
    .din231_WIDTH( 32 ),
    .din232_WIDTH( 32 ),
    .din233_WIDTH( 32 ),
    .din234_WIDTH( 32 ),
    .din235_WIDTH( 32 ),
    .din236_WIDTH( 32 ),
    .din237_WIDTH( 32 ),
    .din238_WIDTH( 32 ),
    .din239_WIDTH( 32 ),
    .din240_WIDTH( 32 ),
    .din241_WIDTH( 32 ),
    .din242_WIDTH( 32 ),
    .din243_WIDTH( 32 ),
    .din244_WIDTH( 32 ),
    .din245_WIDTH( 32 ),
    .din246_WIDTH( 32 ),
    .din247_WIDTH( 32 ),
    .din248_WIDTH( 32 ),
    .din249_WIDTH( 32 ),
    .din250_WIDTH( 32 ),
    .din251_WIDTH( 32 ),
    .din252_WIDTH( 32 ),
    .din253_WIDTH( 32 ),
    .din254_WIDTH( 32 ),
    .din255_WIDTH( 32 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mux_2568_32_1_1_U327(
    .din0(p_read),
    .din1(p_read1),
    .din2(p_read2),
    .din3(p_read3),
    .din4(p_read4),
    .din5(p_read5),
    .din6(p_read6),
    .din7(p_read7),
    .din8(p_read8),
    .din9(p_read9),
    .din10(p_read10),
    .din11(p_read11),
    .din12(p_read12),
    .din13(p_read13),
    .din14(p_read14),
    .din15(p_read15),
    .din16(p_read16),
    .din17(p_read17),
    .din18(p_read18),
    .din19(p_read19),
    .din20(p_read20),
    .din21(p_read21),
    .din22(p_read22),
    .din23(p_read23),
    .din24(p_read24),
    .din25(p_read25),
    .din26(p_read26),
    .din27(p_read27),
    .din28(p_read28),
    .din29(p_read29),
    .din30(p_read30),
    .din31(p_read31),
    .din32(p_read32),
    .din33(p_read33),
    .din34(p_read34),
    .din35(p_read35),
    .din36(p_read36),
    .din37(p_read37),
    .din38(p_read38),
    .din39(p_read39),
    .din40(p_read40),
    .din41(p_read41),
    .din42(p_read42),
    .din43(p_read43),
    .din44(p_read44),
    .din45(p_read45),
    .din46(p_read46),
    .din47(p_read47),
    .din48(p_read48),
    .din49(p_read49),
    .din50(p_read50),
    .din51(p_read51),
    .din52(p_read52),
    .din53(p_read53),
    .din54(p_read54),
    .din55(p_read55),
    .din56(p_read56),
    .din57(p_read57),
    .din58(p_read58),
    .din59(p_read59),
    .din60(p_read60),
    .din61(p_read61),
    .din62(p_read62),
    .din63(p_read63),
    .din64(p_read64),
    .din65(p_read65),
    .din66(p_read66),
    .din67(p_read67),
    .din68(p_read68),
    .din69(p_read69),
    .din70(p_read70),
    .din71(p_read71),
    .din72(p_read72),
    .din73(p_read73),
    .din74(p_read74),
    .din75(p_read75),
    .din76(p_read76),
    .din77(p_read77),
    .din78(p_read78),
    .din79(p_read79),
    .din80(p_read80),
    .din81(p_read81),
    .din82(p_read82),
    .din83(p_read83),
    .din84(p_read84),
    .din85(p_read85),
    .din86(p_read86),
    .din87(p_read87),
    .din88(p_read88),
    .din89(p_read89),
    .din90(p_read90),
    .din91(p_read91),
    .din92(p_read92),
    .din93(p_read93),
    .din94(p_read94),
    .din95(p_read95),
    .din96(p_read96),
    .din97(p_read97),
    .din98(p_read98),
    .din99(p_read99),
    .din100(p_read100),
    .din101(p_read101),
    .din102(p_read102),
    .din103(p_read103),
    .din104(p_read104),
    .din105(p_read105),
    .din106(p_read106),
    .din107(p_read107),
    .din108(p_read108),
    .din109(p_read109),
    .din110(p_read110),
    .din111(p_read111),
    .din112(p_read112),
    .din113(p_read113),
    .din114(p_read114),
    .din115(p_read115),
    .din116(p_read116),
    .din117(p_read117),
    .din118(p_read118),
    .din119(p_read119),
    .din120(p_read120),
    .din121(p_read121),
    .din122(p_read122),
    .din123(p_read123),
    .din124(p_read124),
    .din125(p_read125),
    .din126(p_read126),
    .din127(p_read127),
    .din128(p_read128),
    .din129(p_read129),
    .din130(p_read130),
    .din131(p_read131),
    .din132(p_read132),
    .din133(p_read133),
    .din134(p_read134),
    .din135(p_read135),
    .din136(p_read136),
    .din137(p_read137),
    .din138(p_read138),
    .din139(p_read139),
    .din140(p_read140),
    .din141(p_read141),
    .din142(p_read142),
    .din143(p_read143),
    .din144(p_read144),
    .din145(p_read145),
    .din146(p_read146),
    .din147(p_read147),
    .din148(p_read148),
    .din149(p_read149),
    .din150(p_read150),
    .din151(p_read151),
    .din152(p_read152),
    .din153(p_read153),
    .din154(p_read154),
    .din155(p_read155),
    .din156(p_read156),
    .din157(p_read157),
    .din158(p_read158),
    .din159(p_read159),
    .din160(p_read160),
    .din161(p_read161),
    .din162(p_read162),
    .din163(p_read163),
    .din164(p_read164),
    .din165(p_read165),
    .din166(p_read166),
    .din167(p_read167),
    .din168(p_read168),
    .din169(p_read169),
    .din170(p_read170),
    .din171(p_read171),
    .din172(p_read172),
    .din173(p_read173),
    .din174(p_read174),
    .din175(p_read175),
    .din176(p_read176),
    .din177(p_read177),
    .din178(p_read178),
    .din179(p_read179),
    .din180(p_read180),
    .din181(p_read181),
    .din182(p_read182),
    .din183(p_read183),
    .din184(p_read184),
    .din185(p_read185),
    .din186(p_read186),
    .din187(p_read187),
    .din188(p_read188),
    .din189(p_read189),
    .din190(p_read190),
    .din191(p_read191),
    .din192(p_read192),
    .din193(p_read193),
    .din194(p_read194),
    .din195(p_read195),
    .din196(p_read196),
    .din197(p_read197),
    .din198(p_read198),
    .din199(p_read199),
    .din200(p_read200),
    .din201(p_read201),
    .din202(p_read202),
    .din203(p_read203),
    .din204(p_read204),
    .din205(p_read205),
    .din206(p_read206),
    .din207(p_read207),
    .din208(p_read208),
    .din209(p_read209),
    .din210(p_read210),
    .din211(p_read211),
    .din212(p_read212),
    .din213(p_read213),
    .din214(p_read214),
    .din215(p_read215),
    .din216(p_read216),
    .din217(p_read217),
    .din218(p_read218),
    .din219(p_read219),
    .din220(p_read220),
    .din221(p_read221),
    .din222(p_read222),
    .din223(p_read223),
    .din224(p_read224),
    .din225(p_read225),
    .din226(p_read226),
    .din227(p_read227),
    .din228(p_read228),
    .din229(p_read229),
    .din230(p_read230),
    .din231(p_read231),
    .din232(p_read232),
    .din233(p_read233),
    .din234(p_read234),
    .din235(p_read235),
    .din236(p_read236),
    .din237(p_read237),
    .din238(p_read238),
    .din239(p_read239),
    .din240(p_read240),
    .din241(p_read241),
    .din242(p_read242),
    .din243(p_read243),
    .din244(p_read244),
    .din245(p_read245),
    .din246(p_read246),
    .din247(p_read247),
    .din248(p_read248),
    .din249(p_read249),
    .din250(p_read250),
    .din251(p_read251),
    .din252(p_read252),
    .din253(p_read253),
    .din254(p_read254),
    .din255(p_read255),
    .din256(lhs_fu_2245_p257),
    .dout(lhs_fu_2245_p258)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_2127 <= add_ln1811_reg_4054;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        j_reg_2127 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbVal_reg_2211 <= lbVal_2_fu_2615_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        lbVal_reg_2211 <= 64'd9223372036854775807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        left_bound_write_assign_reg_2151 <= select_ln1816_fu_2607_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        left_bound_write_assign_reg_2151 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_x_assign_7_reg_2187 <= select_ln1827_2_fu_2705_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_x_assign_7_reg_2187 <= 64'd9223372036854775807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rbVal_reg_2199 <= rbVal_2_fu_2640_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rbVal_reg_2199 <= 64'd9223372036854775807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        right_bound_write_assign_reg_2139 <= select_ln1822_fu_2632_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        right_bound_write_assign_reg_2139 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        start_index_write_assign_reg_2163 <= select_ln1827_fu_2689_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        start_index_write_assign_reg_2163 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        start_value_write_assign_reg_2175 <= select_ln1827_1_fu_2697_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        start_value_write_assign_reg_2175 <= 64'd9223372036854775807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln1811_reg_4054 <= add_ln1811_fu_2507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        adjustedZL_reg_4059 <= adjustedZL_fu_2539_p3;
        adjustedZR_reg_4064 <= adjustedZR_fu_2570_p3;
        adjustedZ_reg_4069 <= adjustedZ_fu_2578_p2;
        sext_ln180_reg_4075 <= sext_ln180_fu_2582_p1;
        sub_ln180_8_reg_4080 <= sub_ln180_8_fu_2586_p2;
        sub_ln180_9_reg_4085 <= sub_ln180_9_fu_2592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1811_reg_4043 <= icmp_ln1811_fu_2236_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1811_fu_2236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_reg_4047 <= lhs_fu_2245_p258;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        rhs_reg_4037[25 : 0] <= rhs_fu_2232_p1[25 : 0];
        trapezoid_edges_V_load_cast_reg_4032[25 : 0] <= trapezoid_edges_V_load_cast_fu_2228_p1[25 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln1811_reg_4043 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1811_reg_4043 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_2131_p4 = add_ln1811_reg_4054;
    end else begin
        ap_phi_mux_j_phi_fu_2131_p4 = j_reg_2127;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        trapezoid_edges_V_ce0 = 1'b1;
    end else begin
        trapezoid_edges_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln1811_reg_4043 == 1'd1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln1811_reg_4043 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln180_fu_2521_p2 = ($signed(trapezoid_edges_V_load_cast_reg_4032) + $signed(lhs_reg_4047));

assign add_ln1811_fu_2507_p2 = (j_reg_2127 + 32'd1);

assign adjustedZL_fu_2539_p3 = ((tmp_fu_2531_p3[0:0] == 1'b1) ? sub_ln180_fu_2525_p2 : add_ln180_fu_2521_p2);

assign adjustedZR_fu_2570_p3 = ((tmp_25_fu_2562_p3[0:0] == 1'b1) ? sub_ln180_7_fu_2556_p2 : trunc_ln180_fu_2552_p1);

assign adjustedZ_fu_2578_p2 = ($signed(lhs_reg_4047) - $signed(projectionToRow));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = left_bound_write_assign_reg_2151;

assign ap_return_1 = right_bound_write_assign_reg_2139;

assign ap_return_2 = start_index_write_assign_reg_2163;

assign ap_return_3 = start_value_write_assign_reg_2175;

assign icmp_ln1811_fu_2236_p2 = ((ap_phi_mux_j_phi_fu_2131_p4 == row_list_size) ? 1'b1 : 1'b0);

assign icmp_ln1827_fu_2683_p2 = (($signed(sext_ln180_1_fu_2664_p1) < $signed(select_ln180_7_fu_2676_p3)) ? 1'b1 : 1'b0);

assign icmp_ln878_9_fu_2626_p2 = (($signed(sext_ln878_1_fu_2623_p1) < $signed(rbVal_reg_2199)) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_2601_p2 = (($signed(sext_ln878_fu_2598_p1) < $signed(lbVal_reg_2211)) ? 1'b1 : 1'b0);

assign idxprom1_fu_2223_p1 = i;

assign lbVal_2_fu_2615_p3 = ((icmp_ln878_fu_2601_p2[0:0] == 1'b1) ? sext_ln878_fu_2598_p1 : lbVal_reg_2211);

assign lhs_fu_2245_p257 = ap_phi_mux_j_phi_fu_2131_p4[7:0];

assign rbVal_2_fu_2640_p3 = ((icmp_ln878_9_fu_2626_p2[0:0] == 1'b1) ? sext_ln878_1_fu_2623_p1 : rbVal_reg_2199);

assign ret_13_fu_2547_p2 = ($signed(sext_ln215_fu_2513_p1) - $signed(rhs_reg_4037));

assign ret_fu_2516_p2 = ($signed(sext_ln215_fu_2513_p1) + $signed(rhs_reg_4037));

assign rhs_fu_2232_p1 = trapezoid_edges_V_q0;

assign select_ln180_7_fu_2676_p3 = ((tmp_27_fu_2668_p3[0:0] == 1'b1) ? sub_ln180_9_reg_4085 : p_x_assign_7_reg_2187);

assign select_ln180_fu_2658_p3 = ((tmp_26_fu_2651_p3[0:0] == 1'b1) ? sub_ln180_8_reg_4080 : sext_ln180_reg_4075);

assign select_ln1816_fu_2607_p3 = ((icmp_ln878_fu_2601_p2[0:0] == 1'b1) ? j_reg_2127 : left_bound_write_assign_reg_2151);

assign select_ln1822_fu_2632_p3 = ((icmp_ln878_9_fu_2626_p2[0:0] == 1'b1) ? j_reg_2127 : right_bound_write_assign_reg_2139);

assign select_ln1827_1_fu_2697_p3 = ((icmp_ln1827_fu_2683_p2[0:0] == 1'b1) ? sext_ln534_fu_2648_p1 : start_value_write_assign_reg_2175);

assign select_ln1827_2_fu_2705_p3 = ((icmp_ln1827_fu_2683_p2[0:0] == 1'b1) ? sext_ln534_fu_2648_p1 : p_x_assign_7_reg_2187);

assign select_ln1827_fu_2689_p3 = ((icmp_ln1827_fu_2683_p2[0:0] == 1'b1) ? j_reg_2127 : start_index_write_assign_reg_2163);

assign sext_ln180_1_fu_2664_p1 = $signed(select_ln180_fu_2658_p3);

assign sext_ln180_fu_2582_p1 = adjustedZ_fu_2578_p2;

assign sext_ln215_fu_2513_p1 = lhs_reg_4047;

assign sext_ln534_fu_2648_p1 = adjustedZ_reg_4069;

assign sext_ln878_1_fu_2623_p1 = $signed(adjustedZR_reg_4064);

assign sext_ln878_fu_2598_p1 = $signed(adjustedZL_reg_4059);

assign sub_ln180_7_fu_2556_p2 = (32'd0 - trunc_ln180_fu_2552_p1);

assign sub_ln180_8_fu_2586_p2 = ($signed(33'd0) - $signed(sext_ln180_fu_2582_p1));

assign sub_ln180_9_fu_2592_p2 = (64'd0 - p_x_assign_7_reg_2187);

assign sub_ln180_fu_2525_p2 = (32'd0 - add_ln180_fu_2521_p2);

assign tmp_25_fu_2562_p3 = ret_13_fu_2547_p2[32'd32];

assign tmp_26_fu_2651_p3 = adjustedZ_reg_4069[32'd31];

assign tmp_27_fu_2668_p3 = p_x_assign_7_reg_2187[32'd63];

assign tmp_fu_2531_p3 = ret_fu_2516_p2[32'd32];

assign trapezoid_edges_V_address0 = idxprom1_fu_2223_p1;

assign trapezoid_edges_V_load_cast_fu_2228_p1 = trapezoid_edges_V_q0;

assign trunc_ln180_fu_2552_p1 = ret_13_fu_2547_p2[31:0];

always @ (posedge ap_clk) begin
    trapezoid_edges_V_load_cast_reg_4032[31:26] <= 6'b000000;
    rhs_reg_4037[32:26] <= 7'b0000000;
end

endmodule //MPSQ_mSP_findBounds
