// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _hier_func_fifo_HH_
#define _hier_func_fifo_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct hier_func_fifo : public sc_module {
    // Port declarations 202
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > input_line_0_V_V_dout;
    sc_in< sc_logic > input_line_0_V_V_empty_n;
    sc_out< sc_logic > input_line_0_V_V_read;
    sc_in< sc_lv<32> > input_line_1_V_V_dout;
    sc_in< sc_logic > input_line_1_V_V_empty_n;
    sc_out< sc_logic > input_line_1_V_V_read;
    sc_in< sc_lv<32> > input_line_2_V_V_dout;
    sc_in< sc_logic > input_line_2_V_V_empty_n;
    sc_out< sc_logic > input_line_2_V_V_read;
    sc_in< sc_lv<32> > input_line_3_V_V_dout;
    sc_in< sc_logic > input_line_3_V_V_empty_n;
    sc_out< sc_logic > input_line_3_V_V_read;
    sc_in< sc_lv<32> > input_line_4_V_V_dout;
    sc_in< sc_logic > input_line_4_V_V_empty_n;
    sc_out< sc_logic > input_line_4_V_V_read;
    sc_in< sc_lv<32> > input_line_5_V_V_dout;
    sc_in< sc_logic > input_line_5_V_V_empty_n;
    sc_out< sc_logic > input_line_5_V_V_read;
    sc_in< sc_lv<32> > input_line_6_V_V_dout;
    sc_in< sc_logic > input_line_6_V_V_empty_n;
    sc_out< sc_logic > input_line_6_V_V_read;
    sc_in< sc_lv<32> > input_line_7_V_V_dout;
    sc_in< sc_logic > input_line_7_V_V_empty_n;
    sc_out< sc_logic > input_line_7_V_V_read;
    sc_in< sc_lv<32> > input_line_8_V_V_dout;
    sc_in< sc_logic > input_line_8_V_V_empty_n;
    sc_out< sc_logic > input_line_8_V_V_read;
    sc_in< sc_lv<32> > input_line_9_V_V_dout;
    sc_in< sc_logic > input_line_9_V_V_empty_n;
    sc_out< sc_logic > input_line_9_V_V_read;
    sc_in< sc_lv<32> > input_line_10_V_V_dout;
    sc_in< sc_logic > input_line_10_V_V_empty_n;
    sc_out< sc_logic > input_line_10_V_V_read;
    sc_in< sc_lv<32> > input_line_11_V_V_dout;
    sc_in< sc_logic > input_line_11_V_V_empty_n;
    sc_out< sc_logic > input_line_11_V_V_read;
    sc_in< sc_lv<32> > input_line_12_V_V_dout;
    sc_in< sc_logic > input_line_12_V_V_empty_n;
    sc_out< sc_logic > input_line_12_V_V_read;
    sc_in< sc_lv<32> > input_line_13_V_V_dout;
    sc_in< sc_logic > input_line_13_V_V_empty_n;
    sc_out< sc_logic > input_line_13_V_V_read;
    sc_in< sc_lv<32> > input_line_14_V_V_dout;
    sc_in< sc_logic > input_line_14_V_V_empty_n;
    sc_out< sc_logic > input_line_14_V_V_read;
    sc_in< sc_lv<32> > input_line_15_V_V_dout;
    sc_in< sc_logic > input_line_15_V_V_empty_n;
    sc_out< sc_logic > input_line_15_V_V_read;
    sc_in< sc_lv<32> > input_line_16_V_V_dout;
    sc_in< sc_logic > input_line_16_V_V_empty_n;
    sc_out< sc_logic > input_line_16_V_V_read;
    sc_in< sc_lv<32> > input_line_17_V_V_dout;
    sc_in< sc_logic > input_line_17_V_V_empty_n;
    sc_out< sc_logic > input_line_17_V_V_read;
    sc_in< sc_lv<32> > input_line_18_V_V_dout;
    sc_in< sc_logic > input_line_18_V_V_empty_n;
    sc_out< sc_logic > input_line_18_V_V_read;
    sc_in< sc_lv<32> > input_line_19_V_V_dout;
    sc_in< sc_logic > input_line_19_V_V_empty_n;
    sc_out< sc_logic > input_line_19_V_V_read;
    sc_in< sc_lv<32> > input_line_20_V_V_dout;
    sc_in< sc_logic > input_line_20_V_V_empty_n;
    sc_out< sc_logic > input_line_20_V_V_read;
    sc_in< sc_lv<32> > input_line_21_V_V_dout;
    sc_in< sc_logic > input_line_21_V_V_empty_n;
    sc_out< sc_logic > input_line_21_V_V_read;
    sc_in< sc_lv<32> > input_line_22_V_V_dout;
    sc_in< sc_logic > input_line_22_V_V_empty_n;
    sc_out< sc_logic > input_line_22_V_V_read;
    sc_in< sc_lv<32> > input_line_23_V_V_dout;
    sc_in< sc_logic > input_line_23_V_V_empty_n;
    sc_out< sc_logic > input_line_23_V_V_read;
    sc_in< sc_lv<32> > input_line_24_V_V_dout;
    sc_in< sc_logic > input_line_24_V_V_empty_n;
    sc_out< sc_logic > input_line_24_V_V_read;
    sc_in< sc_lv<32> > input_line_25_V_V_dout;
    sc_in< sc_logic > input_line_25_V_V_empty_n;
    sc_out< sc_logic > input_line_25_V_V_read;
    sc_in< sc_lv<32> > input_line_26_V_V_dout;
    sc_in< sc_logic > input_line_26_V_V_empty_n;
    sc_out< sc_logic > input_line_26_V_V_read;
    sc_in< sc_lv<32> > input_line_27_V_V_dout;
    sc_in< sc_logic > input_line_27_V_V_empty_n;
    sc_out< sc_logic > input_line_27_V_V_read;
    sc_in< sc_lv<32> > input_line_28_V_V_dout;
    sc_in< sc_logic > input_line_28_V_V_empty_n;
    sc_out< sc_logic > input_line_28_V_V_read;
    sc_in< sc_lv<32> > input_line_29_V_V_dout;
    sc_in< sc_logic > input_line_29_V_V_empty_n;
    sc_out< sc_logic > input_line_29_V_V_read;
    sc_in< sc_lv<32> > input_line_30_V_V_dout;
    sc_in< sc_logic > input_line_30_V_V_empty_n;
    sc_out< sc_logic > input_line_30_V_V_read;
    sc_in< sc_lv<32> > input_line_31_V_V_dout;
    sc_in< sc_logic > input_line_31_V_V_empty_n;
    sc_out< sc_logic > input_line_31_V_V_read;
    sc_in< sc_lv<32> > input_line_32_V_V_dout;
    sc_in< sc_logic > input_line_32_V_V_empty_n;
    sc_out< sc_logic > input_line_32_V_V_read;
    sc_in< sc_lv<32> > input_line_33_V_V_dout;
    sc_in< sc_logic > input_line_33_V_V_empty_n;
    sc_out< sc_logic > input_line_33_V_V_read;
    sc_in< sc_lv<32> > input_line_34_V_V_dout;
    sc_in< sc_logic > input_line_34_V_V_empty_n;
    sc_out< sc_logic > input_line_34_V_V_read;
    sc_in< sc_lv<32> > input_line_35_V_V_dout;
    sc_in< sc_logic > input_line_35_V_V_empty_n;
    sc_out< sc_logic > input_line_35_V_V_read;
    sc_in< sc_lv<32> > input_line_36_V_V_dout;
    sc_in< sc_logic > input_line_36_V_V_empty_n;
    sc_out< sc_logic > input_line_36_V_V_read;
    sc_in< sc_lv<32> > input_line_37_V_V_dout;
    sc_in< sc_logic > input_line_37_V_V_empty_n;
    sc_out< sc_logic > input_line_37_V_V_read;
    sc_in< sc_lv<32> > input_line_38_V_V_dout;
    sc_in< sc_logic > input_line_38_V_V_empty_n;
    sc_out< sc_logic > input_line_38_V_V_read;
    sc_in< sc_lv<32> > input_line_39_V_V_dout;
    sc_in< sc_logic > input_line_39_V_V_empty_n;
    sc_out< sc_logic > input_line_39_V_V_read;
    sc_in< sc_lv<32> > input_line_40_V_V_dout;
    sc_in< sc_logic > input_line_40_V_V_empty_n;
    sc_out< sc_logic > input_line_40_V_V_read;
    sc_in< sc_lv<32> > input_line_41_V_V_dout;
    sc_in< sc_logic > input_line_41_V_V_empty_n;
    sc_out< sc_logic > input_line_41_V_V_read;
    sc_in< sc_lv<32> > input_line_42_V_V_dout;
    sc_in< sc_logic > input_line_42_V_V_empty_n;
    sc_out< sc_logic > input_line_42_V_V_read;
    sc_in< sc_lv<32> > input_line_43_V_V_dout;
    sc_in< sc_logic > input_line_43_V_V_empty_n;
    sc_out< sc_logic > input_line_43_V_V_read;
    sc_in< sc_lv<32> > input_line_44_V_V_dout;
    sc_in< sc_logic > input_line_44_V_V_empty_n;
    sc_out< sc_logic > input_line_44_V_V_read;
    sc_in< sc_lv<32> > input_line_45_V_V_dout;
    sc_in< sc_logic > input_line_45_V_V_empty_n;
    sc_out< sc_logic > input_line_45_V_V_read;
    sc_in< sc_lv<32> > input_line_46_V_V_dout;
    sc_in< sc_logic > input_line_46_V_V_empty_n;
    sc_out< sc_logic > input_line_46_V_V_read;
    sc_in< sc_lv<32> > input_line_47_V_V_dout;
    sc_in< sc_logic > input_line_47_V_V_empty_n;
    sc_out< sc_logic > input_line_47_V_V_read;
    sc_in< sc_lv<32> > input_line_48_V_V_dout;
    sc_in< sc_logic > input_line_48_V_V_empty_n;
    sc_out< sc_logic > input_line_48_V_V_read;
    sc_in< sc_lv<32> > input_line_49_V_V_dout;
    sc_in< sc_logic > input_line_49_V_V_empty_n;
    sc_out< sc_logic > input_line_49_V_V_read;
    sc_in< sc_lv<32> > input_line_50_V_V_dout;
    sc_in< sc_logic > input_line_50_V_V_empty_n;
    sc_out< sc_logic > input_line_50_V_V_read;
    sc_in< sc_lv<32> > input_line_51_V_V_dout;
    sc_in< sc_logic > input_line_51_V_V_empty_n;
    sc_out< sc_logic > input_line_51_V_V_read;
    sc_in< sc_lv<32> > input_line_52_V_V_dout;
    sc_in< sc_logic > input_line_52_V_V_empty_n;
    sc_out< sc_logic > input_line_52_V_V_read;
    sc_in< sc_lv<32> > input_line_53_V_V_dout;
    sc_in< sc_logic > input_line_53_V_V_empty_n;
    sc_out< sc_logic > input_line_53_V_V_read;
    sc_in< sc_lv<32> > input_line_54_V_V_dout;
    sc_in< sc_logic > input_line_54_V_V_empty_n;
    sc_out< sc_logic > input_line_54_V_V_read;
    sc_in< sc_lv<32> > input_line_55_V_V_dout;
    sc_in< sc_logic > input_line_55_V_V_empty_n;
    sc_out< sc_logic > input_line_55_V_V_read;
    sc_in< sc_lv<32> > input_line_56_V_V_dout;
    sc_in< sc_logic > input_line_56_V_V_empty_n;
    sc_out< sc_logic > input_line_56_V_V_read;
    sc_in< sc_lv<32> > input_line_57_V_V_dout;
    sc_in< sc_logic > input_line_57_V_V_empty_n;
    sc_out< sc_logic > input_line_57_V_V_read;
    sc_in< sc_lv<32> > input_line_58_V_V_dout;
    sc_in< sc_logic > input_line_58_V_V_empty_n;
    sc_out< sc_logic > input_line_58_V_V_read;
    sc_in< sc_lv<32> > input_line_59_V_V_dout;
    sc_in< sc_logic > input_line_59_V_V_empty_n;
    sc_out< sc_logic > input_line_59_V_V_read;
    sc_in< sc_lv<32> > input_line_60_V_V_dout;
    sc_in< sc_logic > input_line_60_V_V_empty_n;
    sc_out< sc_logic > input_line_60_V_V_read;
    sc_in< sc_lv<32> > input_line_61_V_V_dout;
    sc_in< sc_logic > input_line_61_V_V_empty_n;
    sc_out< sc_logic > input_line_61_V_V_read;
    sc_in< sc_lv<32> > input_line_62_V_V_dout;
    sc_in< sc_logic > input_line_62_V_V_empty_n;
    sc_out< sc_logic > input_line_62_V_V_read;
    sc_in< sc_lv<32> > input_line_63_V_V_dout;
    sc_in< sc_logic > input_line_63_V_V_empty_n;
    sc_out< sc_logic > input_line_63_V_V_read;
    sc_out< sc_lv<32> > output_V_V_TDATA;
    sc_out< sc_logic > output_V_V_TVALID;
    sc_in< sc_logic > output_V_V_TREADY;


    // Module declarations
    hier_func_fifo(sc_module_name name);
    SC_HAS_PROCESS(hier_func_fifo);

    ~hier_func_fifo();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_lv<32> > output_V_V_1_data_out;
    sc_signal< sc_logic > output_V_V_1_vld_in;
    sc_signal< sc_logic > output_V_V_1_vld_out;
    sc_signal< sc_logic > output_V_V_1_ack_in;
    sc_signal< sc_logic > output_V_V_1_ack_out;
    sc_signal< sc_lv<32> > output_V_V_1_payload_A;
    sc_signal< sc_lv<32> > output_V_V_1_payload_B;
    sc_signal< sc_logic > output_V_V_1_sel_rd;
    sc_signal< sc_logic > output_V_V_1_sel_wr;
    sc_signal< sc_logic > output_V_V_1_sel;
    sc_signal< sc_logic > output_V_V_1_load_A;
    sc_signal< sc_logic > output_V_V_1_load_B;
    sc_signal< sc_lv<2> > output_V_V_1_state;
    sc_signal< sc_logic > output_V_V_1_state_cmp_full;
    sc_signal< sc_logic > input_line_0_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1605;
    sc_signal< sc_lv<6> > tmp_reg_1614;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_1_phi_fu_1238_p128;
    sc_signal< sc_logic > input_line_1_V_V_blk_n;
    sc_signal< sc_logic > input_line_2_V_V_blk_n;
    sc_signal< sc_logic > input_line_3_V_V_blk_n;
    sc_signal< sc_logic > input_line_4_V_V_blk_n;
    sc_signal< sc_logic > input_line_5_V_V_blk_n;
    sc_signal< sc_logic > input_line_6_V_V_blk_n;
    sc_signal< sc_logic > input_line_7_V_V_blk_n;
    sc_signal< sc_logic > input_line_8_V_V_blk_n;
    sc_signal< sc_logic > input_line_9_V_V_blk_n;
    sc_signal< sc_logic > input_line_10_V_V_blk_n;
    sc_signal< sc_logic > input_line_11_V_V_blk_n;
    sc_signal< sc_logic > input_line_12_V_V_blk_n;
    sc_signal< sc_logic > input_line_13_V_V_blk_n;
    sc_signal< sc_logic > input_line_14_V_V_blk_n;
    sc_signal< sc_logic > input_line_15_V_V_blk_n;
    sc_signal< sc_logic > input_line_16_V_V_blk_n;
    sc_signal< sc_logic > input_line_17_V_V_blk_n;
    sc_signal< sc_logic > input_line_18_V_V_blk_n;
    sc_signal< sc_logic > input_line_19_V_V_blk_n;
    sc_signal< sc_logic > input_line_20_V_V_blk_n;
    sc_signal< sc_logic > input_line_21_V_V_blk_n;
    sc_signal< sc_logic > input_line_22_V_V_blk_n;
    sc_signal< sc_logic > input_line_23_V_V_blk_n;
    sc_signal< sc_logic > input_line_24_V_V_blk_n;
    sc_signal< sc_logic > input_line_25_V_V_blk_n;
    sc_signal< sc_logic > input_line_26_V_V_blk_n;
    sc_signal< sc_logic > input_line_27_V_V_blk_n;
    sc_signal< sc_logic > input_line_28_V_V_blk_n;
    sc_signal< sc_logic > input_line_29_V_V_blk_n;
    sc_signal< sc_logic > input_line_30_V_V_blk_n;
    sc_signal< sc_logic > input_line_31_V_V_blk_n;
    sc_signal< sc_logic > input_line_32_V_V_blk_n;
    sc_signal< sc_logic > input_line_33_V_V_blk_n;
    sc_signal< sc_logic > input_line_34_V_V_blk_n;
    sc_signal< sc_logic > input_line_35_V_V_blk_n;
    sc_signal< sc_logic > input_line_36_V_V_blk_n;
    sc_signal< sc_logic > input_line_37_V_V_blk_n;
    sc_signal< sc_logic > input_line_38_V_V_blk_n;
    sc_signal< sc_logic > input_line_39_V_V_blk_n;
    sc_signal< sc_logic > input_line_40_V_V_blk_n;
    sc_signal< sc_logic > input_line_41_V_V_blk_n;
    sc_signal< sc_logic > input_line_42_V_V_blk_n;
    sc_signal< sc_logic > input_line_43_V_V_blk_n;
    sc_signal< sc_logic > input_line_44_V_V_blk_n;
    sc_signal< sc_logic > input_line_45_V_V_blk_n;
    sc_signal< sc_logic > input_line_46_V_V_blk_n;
    sc_signal< sc_logic > input_line_47_V_V_blk_n;
    sc_signal< sc_logic > input_line_48_V_V_blk_n;
    sc_signal< sc_logic > input_line_49_V_V_blk_n;
    sc_signal< sc_logic > input_line_50_V_V_blk_n;
    sc_signal< sc_logic > input_line_51_V_V_blk_n;
    sc_signal< sc_logic > input_line_52_V_V_blk_n;
    sc_signal< sc_logic > input_line_53_V_V_blk_n;
    sc_signal< sc_logic > input_line_54_V_V_blk_n;
    sc_signal< sc_logic > input_line_55_V_V_blk_n;
    sc_signal< sc_logic > input_line_56_V_V_blk_n;
    sc_signal< sc_logic > input_line_57_V_V_blk_n;
    sc_signal< sc_logic > input_line_58_V_V_blk_n;
    sc_signal< sc_logic > input_line_59_V_V_blk_n;
    sc_signal< sc_logic > input_line_60_V_V_blk_n;
    sc_signal< sc_logic > input_line_61_V_V_blk_n;
    sc_signal< sc_logic > input_line_62_V_V_blk_n;
    sc_signal< sc_logic > input_line_63_V_V_blk_n;
    sc_signal< sc_logic > output_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > tmp_1_reg_1235;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > tmp_1_reg_1235_pp0_iter2_reg;
    sc_signal< sc_lv<28> > indvar_flatten_reg_1213;
    sc_signal< sc_lv<7> > buffer_num_reg_1224;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op220_read_state3;
    sc_signal< bool > ap_predicate_op221_read_state3;
    sc_signal< bool > ap_predicate_op222_read_state3;
    sc_signal< bool > ap_predicate_op223_read_state3;
    sc_signal< bool > ap_predicate_op224_read_state3;
    sc_signal< bool > ap_predicate_op225_read_state3;
    sc_signal< bool > ap_predicate_op226_read_state3;
    sc_signal< bool > ap_predicate_op227_read_state3;
    sc_signal< bool > ap_predicate_op228_read_state3;
    sc_signal< bool > ap_predicate_op229_read_state3;
    sc_signal< bool > ap_predicate_op230_read_state3;
    sc_signal< bool > ap_predicate_op231_read_state3;
    sc_signal< bool > ap_predicate_op232_read_state3;
    sc_signal< bool > ap_predicate_op233_read_state3;
    sc_signal< bool > ap_predicate_op234_read_state3;
    sc_signal< bool > ap_predicate_op235_read_state3;
    sc_signal< bool > ap_predicate_op236_read_state3;
    sc_signal< bool > ap_predicate_op237_read_state3;
    sc_signal< bool > ap_predicate_op238_read_state3;
    sc_signal< bool > ap_predicate_op239_read_state3;
    sc_signal< bool > ap_predicate_op240_read_state3;
    sc_signal< bool > ap_predicate_op241_read_state3;
    sc_signal< bool > ap_predicate_op242_read_state3;
    sc_signal< bool > ap_predicate_op243_read_state3;
    sc_signal< bool > ap_predicate_op244_read_state3;
    sc_signal< bool > ap_predicate_op245_read_state3;
    sc_signal< bool > ap_predicate_op246_read_state3;
    sc_signal< bool > ap_predicate_op247_read_state3;
    sc_signal< bool > ap_predicate_op248_read_state3;
    sc_signal< bool > ap_predicate_op249_read_state3;
    sc_signal< bool > ap_predicate_op250_read_state3;
    sc_signal< bool > ap_predicate_op251_read_state3;
    sc_signal< bool > ap_predicate_op252_read_state3;
    sc_signal< bool > ap_predicate_op253_read_state3;
    sc_signal< bool > ap_predicate_op254_read_state3;
    sc_signal< bool > ap_predicate_op255_read_state3;
    sc_signal< bool > ap_predicate_op256_read_state3;
    sc_signal< bool > ap_predicate_op257_read_state3;
    sc_signal< bool > ap_predicate_op258_read_state3;
    sc_signal< bool > ap_predicate_op259_read_state3;
    sc_signal< bool > ap_predicate_op260_read_state3;
    sc_signal< bool > ap_predicate_op261_read_state3;
    sc_signal< bool > ap_predicate_op262_read_state3;
    sc_signal< bool > ap_predicate_op263_read_state3;
    sc_signal< bool > ap_predicate_op264_read_state3;
    sc_signal< bool > ap_predicate_op265_read_state3;
    sc_signal< bool > ap_predicate_op266_read_state3;
    sc_signal< bool > ap_predicate_op267_read_state3;
    sc_signal< bool > ap_predicate_op268_read_state3;
    sc_signal< bool > ap_predicate_op269_read_state3;
    sc_signal< bool > ap_predicate_op270_read_state3;
    sc_signal< bool > ap_predicate_op271_read_state3;
    sc_signal< bool > ap_predicate_op272_read_state3;
    sc_signal< bool > ap_predicate_op273_read_state3;
    sc_signal< bool > ap_predicate_op274_read_state3;
    sc_signal< bool > ap_predicate_op275_read_state3;
    sc_signal< bool > ap_predicate_op276_read_state3;
    sc_signal< bool > ap_predicate_op277_read_state3;
    sc_signal< bool > ap_predicate_op278_read_state3;
    sc_signal< bool > ap_predicate_op279_read_state3;
    sc_signal< bool > ap_predicate_op280_read_state3;
    sc_signal< bool > ap_predicate_op281_read_state3;
    sc_signal< bool > ap_predicate_op282_read_state3;
    sc_signal< bool > ap_predicate_op283_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1569_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1605_pp0_iter1_reg;
    sc_signal< sc_lv<28> > indvar_flatten_next_fu_1575_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > tmp_fu_1595_p1;
    sc_signal< sc_lv<6> > tmp_reg_1614_pp0_iter1_reg;
    sc_signal< sc_lv<7> > buffer_num_1_fu_1599_p2;
    sc_signal< sc_lv<32> > tmp_V_126_reg_1623;
    sc_signal< sc_lv<32> > tmp_V_125_reg_1628;
    sc_signal< sc_lv<32> > tmp_V_124_reg_1633;
    sc_signal< sc_lv<32> > tmp_V_123_reg_1638;
    sc_signal< sc_lv<32> > tmp_V_122_reg_1643;
    sc_signal< sc_lv<32> > tmp_V_121_reg_1648;
    sc_signal< sc_lv<32> > tmp_V_120_reg_1653;
    sc_signal< sc_lv<32> > tmp_V_119_reg_1658;
    sc_signal< sc_lv<32> > tmp_V_118_reg_1663;
    sc_signal< sc_lv<32> > tmp_V_117_reg_1668;
    sc_signal< sc_lv<32> > tmp_V_116_reg_1673;
    sc_signal< sc_lv<32> > tmp_V_115_reg_1678;
    sc_signal< sc_lv<32> > tmp_V_114_reg_1683;
    sc_signal< sc_lv<32> > tmp_V_113_reg_1688;
    sc_signal< sc_lv<32> > tmp_V_112_reg_1693;
    sc_signal< sc_lv<32> > tmp_V_111_reg_1698;
    sc_signal< sc_lv<32> > tmp_V_110_reg_1703;
    sc_signal< sc_lv<32> > tmp_V_109_reg_1708;
    sc_signal< sc_lv<32> > tmp_V_108_reg_1713;
    sc_signal< sc_lv<32> > tmp_V_107_reg_1718;
    sc_signal< sc_lv<32> > tmp_V_106_reg_1723;
    sc_signal< sc_lv<32> > tmp_V_105_reg_1728;
    sc_signal< sc_lv<32> > tmp_V_104_reg_1733;
    sc_signal< sc_lv<32> > tmp_V_103_reg_1738;
    sc_signal< sc_lv<32> > tmp_V_102_reg_1743;
    sc_signal< sc_lv<32> > tmp_V_101_reg_1748;
    sc_signal< sc_lv<32> > tmp_V_100_reg_1753;
    sc_signal< sc_lv<32> > tmp_V_99_reg_1758;
    sc_signal< sc_lv<32> > tmp_V_98_reg_1763;
    sc_signal< sc_lv<32> > tmp_V_97_reg_1768;
    sc_signal< sc_lv<32> > tmp_V_96_reg_1773;
    sc_signal< sc_lv<32> > tmp_V_95_reg_1778;
    sc_signal< sc_lv<32> > tmp_V_94_reg_1783;
    sc_signal< sc_lv<32> > tmp_V_93_reg_1788;
    sc_signal< sc_lv<32> > tmp_V_92_reg_1793;
    sc_signal< sc_lv<32> > tmp_V_91_reg_1798;
    sc_signal< sc_lv<32> > tmp_V_90_reg_1803;
    sc_signal< sc_lv<32> > tmp_V_89_reg_1808;
    sc_signal< sc_lv<32> > tmp_V_88_reg_1813;
    sc_signal< sc_lv<32> > tmp_V_87_reg_1818;
    sc_signal< sc_lv<32> > tmp_V_86_reg_1823;
    sc_signal< sc_lv<32> > tmp_V_85_reg_1828;
    sc_signal< sc_lv<32> > tmp_V_84_reg_1833;
    sc_signal< sc_lv<32> > tmp_V_83_reg_1838;
    sc_signal< sc_lv<32> > tmp_V_82_reg_1843;
    sc_signal< sc_lv<32> > tmp_V_81_reg_1848;
    sc_signal< sc_lv<32> > tmp_V_80_reg_1853;
    sc_signal< sc_lv<32> > tmp_V_79_reg_1858;
    sc_signal< sc_lv<32> > tmp_V_78_reg_1863;
    sc_signal< sc_lv<32> > tmp_V_77_reg_1868;
    sc_signal< sc_lv<32> > tmp_V_76_reg_1873;
    sc_signal< sc_lv<32> > tmp_V_75_reg_1878;
    sc_signal< sc_lv<32> > tmp_V_74_reg_1883;
    sc_signal< sc_lv<32> > tmp_V_73_reg_1888;
    sc_signal< sc_lv<32> > tmp_V_72_reg_1893;
    sc_signal< sc_lv<32> > tmp_V_71_reg_1898;
    sc_signal< sc_lv<32> > tmp_V_70_reg_1903;
    sc_signal< sc_lv<32> > tmp_V_69_reg_1908;
    sc_signal< sc_lv<32> > tmp_V_68_reg_1913;
    sc_signal< sc_lv<32> > tmp_V_67_reg_1918;
    sc_signal< sc_lv<32> > tmp_V_66_reg_1923;
    sc_signal< sc_lv<32> > tmp_V_65_reg_1928;
    sc_signal< sc_lv<32> > tmp_V_64_reg_1933;
    sc_signal< sc_lv<32> > tmp_V_reg_1938;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter1_tmp_1_reg_1235;
    sc_signal< sc_lv<32> > ap_phi_mux_temp_V_phi_fu_1437_p128;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_temp_V_reg_1433;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > exitcond2_fu_1581_p2;
    sc_signal< sc_lv<7> > buffer_num_mid2_fu_1587_p3;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1982;
    sc_signal< bool > ap_condition_1985;
    sc_signal< bool > ap_condition_1333;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<2> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<6> ap_const_lv6_29;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<6> ap_const_lv6_2B;
    static const sc_lv<6> ap_const_lv6_2C;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<6> ap_const_lv6_2E;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_35;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<6> ap_const_lv6_37;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_39;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_3B;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<6> ap_const_lv6_3E;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<28> ap_const_lv28_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<28> ap_const_lv28_8030000;
    static const sc_lv<28> ap_const_lv28_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_1333();
    void thread_ap_condition_1982();
    void thread_ap_condition_1985();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_temp_V_phi_fu_1437_p128();
    void thread_ap_phi_mux_tmp_1_phi_fu_1238_p128();
    void thread_ap_phi_reg_pp0_iter1_tmp_1_reg_1235();
    void thread_ap_phi_reg_pp0_iter2_temp_V_reg_1433();
    void thread_ap_predicate_op220_read_state3();
    void thread_ap_predicate_op221_read_state3();
    void thread_ap_predicate_op222_read_state3();
    void thread_ap_predicate_op223_read_state3();
    void thread_ap_predicate_op224_read_state3();
    void thread_ap_predicate_op225_read_state3();
    void thread_ap_predicate_op226_read_state3();
    void thread_ap_predicate_op227_read_state3();
    void thread_ap_predicate_op228_read_state3();
    void thread_ap_predicate_op229_read_state3();
    void thread_ap_predicate_op230_read_state3();
    void thread_ap_predicate_op231_read_state3();
    void thread_ap_predicate_op232_read_state3();
    void thread_ap_predicate_op233_read_state3();
    void thread_ap_predicate_op234_read_state3();
    void thread_ap_predicate_op235_read_state3();
    void thread_ap_predicate_op236_read_state3();
    void thread_ap_predicate_op237_read_state3();
    void thread_ap_predicate_op238_read_state3();
    void thread_ap_predicate_op239_read_state3();
    void thread_ap_predicate_op240_read_state3();
    void thread_ap_predicate_op241_read_state3();
    void thread_ap_predicate_op242_read_state3();
    void thread_ap_predicate_op243_read_state3();
    void thread_ap_predicate_op244_read_state3();
    void thread_ap_predicate_op245_read_state3();
    void thread_ap_predicate_op246_read_state3();
    void thread_ap_predicate_op247_read_state3();
    void thread_ap_predicate_op248_read_state3();
    void thread_ap_predicate_op249_read_state3();
    void thread_ap_predicate_op250_read_state3();
    void thread_ap_predicate_op251_read_state3();
    void thread_ap_predicate_op252_read_state3();
    void thread_ap_predicate_op253_read_state3();
    void thread_ap_predicate_op254_read_state3();
    void thread_ap_predicate_op255_read_state3();
    void thread_ap_predicate_op256_read_state3();
    void thread_ap_predicate_op257_read_state3();
    void thread_ap_predicate_op258_read_state3();
    void thread_ap_predicate_op259_read_state3();
    void thread_ap_predicate_op260_read_state3();
    void thread_ap_predicate_op261_read_state3();
    void thread_ap_predicate_op262_read_state3();
    void thread_ap_predicate_op263_read_state3();
    void thread_ap_predicate_op264_read_state3();
    void thread_ap_predicate_op265_read_state3();
    void thread_ap_predicate_op266_read_state3();
    void thread_ap_predicate_op267_read_state3();
    void thread_ap_predicate_op268_read_state3();
    void thread_ap_predicate_op269_read_state3();
    void thread_ap_predicate_op270_read_state3();
    void thread_ap_predicate_op271_read_state3();
    void thread_ap_predicate_op272_read_state3();
    void thread_ap_predicate_op273_read_state3();
    void thread_ap_predicate_op274_read_state3();
    void thread_ap_predicate_op275_read_state3();
    void thread_ap_predicate_op276_read_state3();
    void thread_ap_predicate_op277_read_state3();
    void thread_ap_predicate_op278_read_state3();
    void thread_ap_predicate_op279_read_state3();
    void thread_ap_predicate_op280_read_state3();
    void thread_ap_predicate_op281_read_state3();
    void thread_ap_predicate_op282_read_state3();
    void thread_ap_predicate_op283_read_state3();
    void thread_ap_ready();
    void thread_buffer_num_1_fu_1599_p2();
    void thread_buffer_num_mid2_fu_1587_p3();
    void thread_exitcond2_fu_1581_p2();
    void thread_exitcond_flatten_fu_1569_p2();
    void thread_indvar_flatten_next_fu_1575_p2();
    void thread_input_line_0_V_V_blk_n();
    void thread_input_line_0_V_V_read();
    void thread_input_line_10_V_V_blk_n();
    void thread_input_line_10_V_V_read();
    void thread_input_line_11_V_V_blk_n();
    void thread_input_line_11_V_V_read();
    void thread_input_line_12_V_V_blk_n();
    void thread_input_line_12_V_V_read();
    void thread_input_line_13_V_V_blk_n();
    void thread_input_line_13_V_V_read();
    void thread_input_line_14_V_V_blk_n();
    void thread_input_line_14_V_V_read();
    void thread_input_line_15_V_V_blk_n();
    void thread_input_line_15_V_V_read();
    void thread_input_line_16_V_V_blk_n();
    void thread_input_line_16_V_V_read();
    void thread_input_line_17_V_V_blk_n();
    void thread_input_line_17_V_V_read();
    void thread_input_line_18_V_V_blk_n();
    void thread_input_line_18_V_V_read();
    void thread_input_line_19_V_V_blk_n();
    void thread_input_line_19_V_V_read();
    void thread_input_line_1_V_V_blk_n();
    void thread_input_line_1_V_V_read();
    void thread_input_line_20_V_V_blk_n();
    void thread_input_line_20_V_V_read();
    void thread_input_line_21_V_V_blk_n();
    void thread_input_line_21_V_V_read();
    void thread_input_line_22_V_V_blk_n();
    void thread_input_line_22_V_V_read();
    void thread_input_line_23_V_V_blk_n();
    void thread_input_line_23_V_V_read();
    void thread_input_line_24_V_V_blk_n();
    void thread_input_line_24_V_V_read();
    void thread_input_line_25_V_V_blk_n();
    void thread_input_line_25_V_V_read();
    void thread_input_line_26_V_V_blk_n();
    void thread_input_line_26_V_V_read();
    void thread_input_line_27_V_V_blk_n();
    void thread_input_line_27_V_V_read();
    void thread_input_line_28_V_V_blk_n();
    void thread_input_line_28_V_V_read();
    void thread_input_line_29_V_V_blk_n();
    void thread_input_line_29_V_V_read();
    void thread_input_line_2_V_V_blk_n();
    void thread_input_line_2_V_V_read();
    void thread_input_line_30_V_V_blk_n();
    void thread_input_line_30_V_V_read();
    void thread_input_line_31_V_V_blk_n();
    void thread_input_line_31_V_V_read();
    void thread_input_line_32_V_V_blk_n();
    void thread_input_line_32_V_V_read();
    void thread_input_line_33_V_V_blk_n();
    void thread_input_line_33_V_V_read();
    void thread_input_line_34_V_V_blk_n();
    void thread_input_line_34_V_V_read();
    void thread_input_line_35_V_V_blk_n();
    void thread_input_line_35_V_V_read();
    void thread_input_line_36_V_V_blk_n();
    void thread_input_line_36_V_V_read();
    void thread_input_line_37_V_V_blk_n();
    void thread_input_line_37_V_V_read();
    void thread_input_line_38_V_V_blk_n();
    void thread_input_line_38_V_V_read();
    void thread_input_line_39_V_V_blk_n();
    void thread_input_line_39_V_V_read();
    void thread_input_line_3_V_V_blk_n();
    void thread_input_line_3_V_V_read();
    void thread_input_line_40_V_V_blk_n();
    void thread_input_line_40_V_V_read();
    void thread_input_line_41_V_V_blk_n();
    void thread_input_line_41_V_V_read();
    void thread_input_line_42_V_V_blk_n();
    void thread_input_line_42_V_V_read();
    void thread_input_line_43_V_V_blk_n();
    void thread_input_line_43_V_V_read();
    void thread_input_line_44_V_V_blk_n();
    void thread_input_line_44_V_V_read();
    void thread_input_line_45_V_V_blk_n();
    void thread_input_line_45_V_V_read();
    void thread_input_line_46_V_V_blk_n();
    void thread_input_line_46_V_V_read();
    void thread_input_line_47_V_V_blk_n();
    void thread_input_line_47_V_V_read();
    void thread_input_line_48_V_V_blk_n();
    void thread_input_line_48_V_V_read();
    void thread_input_line_49_V_V_blk_n();
    void thread_input_line_49_V_V_read();
    void thread_input_line_4_V_V_blk_n();
    void thread_input_line_4_V_V_read();
    void thread_input_line_50_V_V_blk_n();
    void thread_input_line_50_V_V_read();
    void thread_input_line_51_V_V_blk_n();
    void thread_input_line_51_V_V_read();
    void thread_input_line_52_V_V_blk_n();
    void thread_input_line_52_V_V_read();
    void thread_input_line_53_V_V_blk_n();
    void thread_input_line_53_V_V_read();
    void thread_input_line_54_V_V_blk_n();
    void thread_input_line_54_V_V_read();
    void thread_input_line_55_V_V_blk_n();
    void thread_input_line_55_V_V_read();
    void thread_input_line_56_V_V_blk_n();
    void thread_input_line_56_V_V_read();
    void thread_input_line_57_V_V_blk_n();
    void thread_input_line_57_V_V_read();
    void thread_input_line_58_V_V_blk_n();
    void thread_input_line_58_V_V_read();
    void thread_input_line_59_V_V_blk_n();
    void thread_input_line_59_V_V_read();
    void thread_input_line_5_V_V_blk_n();
    void thread_input_line_5_V_V_read();
    void thread_input_line_60_V_V_blk_n();
    void thread_input_line_60_V_V_read();
    void thread_input_line_61_V_V_blk_n();
    void thread_input_line_61_V_V_read();
    void thread_input_line_62_V_V_blk_n();
    void thread_input_line_62_V_V_read();
    void thread_input_line_63_V_V_blk_n();
    void thread_input_line_63_V_V_read();
    void thread_input_line_6_V_V_blk_n();
    void thread_input_line_6_V_V_read();
    void thread_input_line_7_V_V_blk_n();
    void thread_input_line_7_V_V_read();
    void thread_input_line_8_V_V_blk_n();
    void thread_input_line_8_V_V_read();
    void thread_input_line_9_V_V_blk_n();
    void thread_input_line_9_V_V_read();
    void thread_output_V_V_1_ack_in();
    void thread_output_V_V_1_ack_out();
    void thread_output_V_V_1_data_out();
    void thread_output_V_V_1_load_A();
    void thread_output_V_V_1_load_B();
    void thread_output_V_V_1_sel();
    void thread_output_V_V_1_state_cmp_full();
    void thread_output_V_V_1_vld_in();
    void thread_output_V_V_1_vld_out();
    void thread_output_V_V_TDATA();
    void thread_output_V_V_TDATA_blk_n();
    void thread_output_V_V_TVALID();
    void thread_tmp_fu_1595_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
