<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ehci_def.h source code [linux-4.14.y/include/linux/usb/ehci_def.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ehci_caps,ehci_regs "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/linux/usb/ehci_def.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>linux</a>/<a href='./'>usb</a>/<a href='ehci_def.h.html'>ehci_def.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2001-2002 by David Brownell</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="5">5</th><td><i> * under the terms of the GNU General Public License as published by the</i></td></tr>
<tr><th id="6">6</th><td><i> * Free Software Foundation; either version 2 of the License, or (at your</i></td></tr>
<tr><th id="7">7</th><td><i> * option) any later version.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * This program is distributed in the hope that it will be useful, but</i></td></tr>
<tr><th id="10">10</th><td><i> * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY</i></td></tr>
<tr><th id="11">11</th><td><i> * or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</i></td></tr>
<tr><th id="12">12</th><td><i> * for more details.</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="15">15</th><td><i> * along with this program; if not, write to the Free Software Foundation,</i></td></tr>
<tr><th id="16">16</th><td><i> * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</i></td></tr>
<tr><th id="17">17</th><td><i> */</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/__LINUX_USB_EHCI_DEF_H">__LINUX_USB_EHCI_DEF_H</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/__LINUX_USB_EHCI_DEF_H" data-ref="_M/__LINUX_USB_EHCI_DEF_H">__LINUX_USB_EHCI_DEF_H</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="ehci-dbgp.h.html">&lt;linux/usb/ehci-dbgp.h&gt;</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/* EHCI register interface, corresponds to EHCI Revision 0.95 specification */</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/* Section 2.2 Host Controller Capability Registers */</i></td></tr>
<tr><th id="27">27</th><td><b>struct</b> <dfn class="type def" id="ehci_caps" title='ehci_caps' data-ref="ehci_caps">ehci_caps</dfn> {</td></tr>
<tr><th id="28">28</th><td>	<i>/* these fields are specified as 8 and 16 bit registers,</i></td></tr>
<tr><th id="29">29</th><td><i>	 * but some hosts can't perform 8 or 16 bit PCI accesses.</i></td></tr>
<tr><th id="30">30</th><td><i>	 * some hosts treat caplength and hciversion as parts of a 32-bit</i></td></tr>
<tr><th id="31">31</th><td><i>	 * register, others treat them as two separate registers, this</i></td></tr>
<tr><th id="32">32</th><td><i>	 * affects the memory map for big endian controllers.</i></td></tr>
<tr><th id="33">33</th><td><i>	 */</i></td></tr>
<tr><th id="34">34</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_caps::hc_capbase" title='ehci_caps::hc_capbase' data-ref="ehci_caps::hc_capbase">hc_capbase</dfn>;</td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/HC_LENGTH" data-ref="_M/HC_LENGTH">HC_LENGTH</dfn>(ehci, p)	(0x00ff&amp;((p) &gt;&gt; /* bits 7:0 / offset 00h */ \</u></td></tr>
<tr><th id="36">36</th><td><u>				(ehci_big_endian_capbase(ehci) ? 24 : 0)))</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/HC_VERSION" data-ref="_M/HC_VERSION">HC_VERSION</dfn>(ehci, p)	(0xffff&amp;((p) &gt;&gt; /* bits 31:16 / offset 02h */ \</u></td></tr>
<tr><th id="38">38</th><td><u>				(ehci_big_endian_capbase(ehci) ? 0 : 16)))</u></td></tr>
<tr><th id="39">39</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_caps::hcs_params" title='ehci_caps::hcs_params' data-ref="ehci_caps::hcs_params">hcs_params</dfn>;     <i>/* HCSPARAMS - offset 0x4 */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/HCS_DEBUG_PORT" data-ref="_M/HCS_DEBUG_PORT">HCS_DEBUG_PORT</dfn>(p)	(((p)&gt;&gt;20)&amp;0xf)	/* bits 23:20, debug port? */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/HCS_INDICATOR" data-ref="_M/HCS_INDICATOR">HCS_INDICATOR</dfn>(p)	((p)&amp;(1 &lt;&lt; 16))	/* true: has port indicators */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/HCS_N_CC" data-ref="_M/HCS_N_CC">HCS_N_CC</dfn>(p)		(((p)&gt;&gt;12)&amp;0xf)	/* bits 15:12, #companion HCs */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/HCS_N_PCC" data-ref="_M/HCS_N_PCC">HCS_N_PCC</dfn>(p)		(((p)&gt;&gt;8)&amp;0xf)	/* bits 11:8, ports per CC */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/HCS_PORTROUTED" data-ref="_M/HCS_PORTROUTED">HCS_PORTROUTED</dfn>(p)	((p)&amp;(1 &lt;&lt; 7))	/* true: port routing */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/HCS_PPC" data-ref="_M/HCS_PPC">HCS_PPC</dfn>(p)		((p)&amp;(1 &lt;&lt; 4))	/* true: port power control */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/HCS_N_PORTS" data-ref="_M/HCS_N_PORTS">HCS_N_PORTS</dfn>(p)		(((p)&gt;&gt;0)&amp;0xf)	/* bits 3:0, ports on HC */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_caps::hcc_params" title='ehci_caps::hcc_params' data-ref="ehci_caps::hcc_params">hcc_params</dfn>;      <i>/* HCCPARAMS - offset 0x8 */</i></td></tr>
<tr><th id="49">49</th><td><i>/* EHCI 1.1 addendum */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/HCC_32FRAME_PERIODIC_LIST" data-ref="_M/HCC_32FRAME_PERIODIC_LIST">HCC_32FRAME_PERIODIC_LIST</dfn>(p)	((p)&amp;(1 &lt;&lt; 19))</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/HCC_PER_PORT_CHANGE_EVENT" data-ref="_M/HCC_PER_PORT_CHANGE_EVENT">HCC_PER_PORT_CHANGE_EVENT</dfn>(p)	((p)&amp;(1 &lt;&lt; 18))</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/HCC_LPM" data-ref="_M/HCC_LPM">HCC_LPM</dfn>(p)			((p)&amp;(1 &lt;&lt; 17))</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/HCC_HW_PREFETCH" data-ref="_M/HCC_HW_PREFETCH">HCC_HW_PREFETCH</dfn>(p)		((p)&amp;(1 &lt;&lt; 16))</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/HCC_EXT_CAPS" data-ref="_M/HCC_EXT_CAPS">HCC_EXT_CAPS</dfn>(p)		(((p)&gt;&gt;8)&amp;0xff)	/* for pci extended caps */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/HCC_ISOC_CACHE" data-ref="_M/HCC_ISOC_CACHE">HCC_ISOC_CACHE</dfn>(p)       ((p)&amp;(1 &lt;&lt; 7))  /* true: can cache isoc frame */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/HCC_ISOC_THRES" data-ref="_M/HCC_ISOC_THRES">HCC_ISOC_THRES</dfn>(p)       (((p)&gt;&gt;4)&amp;0x7)  /* bits 6:4, uframes cached */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/HCC_CANPARK" data-ref="_M/HCC_CANPARK">HCC_CANPARK</dfn>(p)		((p)&amp;(1 &lt;&lt; 2))  /* true: can park on async qh */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/HCC_PGM_FRAMELISTLEN" data-ref="_M/HCC_PGM_FRAMELISTLEN">HCC_PGM_FRAMELISTLEN</dfn>(p) ((p)&amp;(1 &lt;&lt; 1))  /* true: periodic_size changes*/</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/HCC_64BIT_ADDR" data-ref="_M/HCC_64BIT_ADDR">HCC_64BIT_ADDR</dfn>(p)       ((p)&amp;(1))       /* true: can use 64-bit addr */</u></td></tr>
<tr><th id="61">61</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>		<dfn class="decl field" id="ehci_caps::portroute" title='ehci_caps::portroute' data-ref="ehci_caps::portroute">portroute</dfn>[<var>8</var>];	 <i>/* nibbles for routing - offset 0xC */</i></td></tr>
<tr><th id="62">62</th><td>};</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* Section 2.3 Host Controller Operational Registers */</i></td></tr>
<tr><th id="66">66</th><td><b>struct</b> <dfn class="type def" id="ehci_regs" title='ehci_regs' data-ref="ehci_regs">ehci_regs</dfn> {</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>	<i>/* USBCMD: offset 0x00 */</i></td></tr>
<tr><th id="69">69</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::command" title='ehci_regs::command' data-ref="ehci_regs::command">command</dfn>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* EHCI 1.1 addendum */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/CMD_HIRD" data-ref="_M/CMD_HIRD">CMD_HIRD</dfn>	(0xf&lt;&lt;24)	/* host initiated resume duration */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CMD_PPCEE" data-ref="_M/CMD_PPCEE">CMD_PPCEE</dfn>	(1&lt;&lt;15)		/* per port change event enable */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/CMD_FSP" data-ref="_M/CMD_FSP">CMD_FSP</dfn>		(1&lt;&lt;14)		/* fully synchronized prefetch */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/CMD_ASPE" data-ref="_M/CMD_ASPE">CMD_ASPE</dfn>	(1&lt;&lt;13)		/* async schedule prefetch enable */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/CMD_PSPE" data-ref="_M/CMD_PSPE">CMD_PSPE</dfn>	(1&lt;&lt;12)		/* periodic schedule prefetch enable */</u></td></tr>
<tr><th id="77">77</th><td><i>/* 23:16 is r/w intr rate, in microframes; default "8" == 1/msec */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/CMD_PARK" data-ref="_M/CMD_PARK">CMD_PARK</dfn>	(1&lt;&lt;11)		/* enable "park" on async qh */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/CMD_PARK_CNT" data-ref="_M/CMD_PARK_CNT">CMD_PARK_CNT</dfn>(c)	(((c)&gt;&gt;8)&amp;3)	/* how many transfers to park for */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CMD_LRESET" data-ref="_M/CMD_LRESET">CMD_LRESET</dfn>	(1&lt;&lt;7)		/* partial reset (no ports, etc) */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/CMD_IAAD" data-ref="_M/CMD_IAAD">CMD_IAAD</dfn>	(1&lt;&lt;6)		/* "doorbell" interrupt async advance */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/CMD_ASE" data-ref="_M/CMD_ASE">CMD_ASE</dfn>		(1&lt;&lt;5)		/* async schedule enable */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CMD_PSE" data-ref="_M/CMD_PSE">CMD_PSE</dfn>		(1&lt;&lt;4)		/* periodic schedule enable */</u></td></tr>
<tr><th id="84">84</th><td><i>/* 3:2 is periodic frame list size */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CMD_RESET" data-ref="_M/CMD_RESET">CMD_RESET</dfn>	(1&lt;&lt;1)		/* reset HC not bus */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CMD_RUN" data-ref="_M/CMD_RUN">CMD_RUN</dfn>		(1&lt;&lt;0)		/* start/stop HC */</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>	<i>/* USBSTS: offset 0x04 */</i></td></tr>
<tr><th id="89">89</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::status" title='ehci_regs::status' data-ref="ehci_regs::status">status</dfn>;</td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/STS_PPCE_MASK" data-ref="_M/STS_PPCE_MASK">STS_PPCE_MASK</dfn>	(0xff&lt;&lt;16)	/* Per-Port change event 1-16 */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/STS_ASS" data-ref="_M/STS_ASS">STS_ASS</dfn>		(1&lt;&lt;15)		/* Async Schedule Status */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/STS_PSS" data-ref="_M/STS_PSS">STS_PSS</dfn>		(1&lt;&lt;14)		/* Periodic Schedule Status */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/STS_RECL" data-ref="_M/STS_RECL">STS_RECL</dfn>	(1&lt;&lt;13)		/* Reclamation */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/STS_HALT" data-ref="_M/STS_HALT">STS_HALT</dfn>	(1&lt;&lt;12)		/* Not running (any reason) */</u></td></tr>
<tr><th id="95">95</th><td><i>/* some bits reserved */</i></td></tr>
<tr><th id="96">96</th><td>	<i>/* these STS_* flags are also intr_enable bits (USBINTR) */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/STS_IAA" data-ref="_M/STS_IAA">STS_IAA</dfn>		(1&lt;&lt;5)		/* Interrupted on async advance */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/STS_FATAL" data-ref="_M/STS_FATAL">STS_FATAL</dfn>	(1&lt;&lt;4)		/* such as some PCI access errors */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/STS_FLR" data-ref="_M/STS_FLR">STS_FLR</dfn>		(1&lt;&lt;3)		/* frame list rolled over */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/STS_PCD" data-ref="_M/STS_PCD">STS_PCD</dfn>		(1&lt;&lt;2)		/* port change detect */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/STS_ERR" data-ref="_M/STS_ERR">STS_ERR</dfn>		(1&lt;&lt;1)		/* "error" completion (overflow, ...) */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/STS_INT" data-ref="_M/STS_INT">STS_INT</dfn>		(1&lt;&lt;0)		/* "normal" completion (short, ...) */</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>	<i>/* USBINTR: offset 0x08 */</i></td></tr>
<tr><th id="105">105</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::intr_enable" title='ehci_regs::intr_enable' data-ref="ehci_regs::intr_enable">intr_enable</dfn>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>	<i>/* FRINDEX: offset 0x0C */</i></td></tr>
<tr><th id="108">108</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::frame_index" title='ehci_regs::frame_index' data-ref="ehci_regs::frame_index">frame_index</dfn>;	<i>/* current microframe number */</i></td></tr>
<tr><th id="109">109</th><td>	<i>/* CTRLDSSEGMENT: offset 0x10 */</i></td></tr>
<tr><th id="110">110</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::segment" title='ehci_regs::segment' data-ref="ehci_regs::segment">segment</dfn>;	<i>/* address bits 63:32 if needed */</i></td></tr>
<tr><th id="111">111</th><td>	<i>/* PERIODICLISTBASE: offset 0x14 */</i></td></tr>
<tr><th id="112">112</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::frame_list" title='ehci_regs::frame_list' data-ref="ehci_regs::frame_list">frame_list</dfn>;	<i>/* points to periodic list */</i></td></tr>
<tr><th id="113">113</th><td>	<i>/* ASYNCLISTADDR: offset 0x18 */</i></td></tr>
<tr><th id="114">114</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::async_next" title='ehci_regs::async_next' data-ref="ehci_regs::async_next">async_next</dfn>;	<i>/* address of next async queue head */</i></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::reserved1" title='ehci_regs::reserved1' data-ref="ehci_regs::reserved1">reserved1</dfn>[<var>2</var>];</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>	<i>/* TXFILLTUNING: offset 0x24 */</i></td></tr>
<tr><th id="119">119</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::txfill_tuning" title='ehci_regs::txfill_tuning' data-ref="ehci_regs::txfill_tuning">txfill_tuning</dfn>;	<i>/* TX FIFO Tuning register */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/TXFIFO_DEFAULT" data-ref="_M/TXFIFO_DEFAULT">TXFIFO_DEFAULT</dfn>	(8&lt;&lt;16)		/* FIFO burst threshold 8 */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::reserved2" title='ehci_regs::reserved2' data-ref="ehci_regs::reserved2">reserved2</dfn>[<var>6</var>];</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>	<i>/* CONFIGFLAG: offset 0x40 */</i></td></tr>
<tr><th id="125">125</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::configured_flag" title='ehci_regs::configured_flag' data-ref="ehci_regs::configured_flag">configured_flag</dfn>;</td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/FLAG_CF" data-ref="_M/FLAG_CF">FLAG_CF</dfn>		(1&lt;&lt;0)		/* true: we'll support "high speed" */</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>	<i>/* PORTSC: offset 0x44 */</i></td></tr>
<tr><th id="129">129</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::port_status" title='ehci_regs::port_status' data-ref="ehci_regs::port_status">port_status</dfn>[<var>0</var>];	<i>/* up to N_PORTS */</i></td></tr>
<tr><th id="130">130</th><td><i>/* EHCI 1.1 addendum */</i></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/PORTSC_SUSPEND_STS_ACK" data-ref="_M/PORTSC_SUSPEND_STS_ACK">PORTSC_SUSPEND_STS_ACK</dfn> 0</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/PORTSC_SUSPEND_STS_NYET" data-ref="_M/PORTSC_SUSPEND_STS_NYET">PORTSC_SUSPEND_STS_NYET</dfn> 1</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/PORTSC_SUSPEND_STS_STALL" data-ref="_M/PORTSC_SUSPEND_STS_STALL">PORTSC_SUSPEND_STS_STALL</dfn> 2</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/PORTSC_SUSPEND_STS_ERR" data-ref="_M/PORTSC_SUSPEND_STS_ERR">PORTSC_SUSPEND_STS_ERR</dfn> 3</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/PORT_DEV_ADDR" data-ref="_M/PORT_DEV_ADDR">PORT_DEV_ADDR</dfn>	(0x7f&lt;&lt;25)		/* device address */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/PORT_SSTS" data-ref="_M/PORT_SSTS">PORT_SSTS</dfn>	(0x3&lt;&lt;23)		/* suspend status */</u></td></tr>
<tr><th id="138">138</th><td><i>/* 31:23 reserved */</i></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/PORT_WKOC_E" data-ref="_M/PORT_WKOC_E">PORT_WKOC_E</dfn>	(1&lt;&lt;22)		/* wake on overcurrent (enable) */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/PORT_WKDISC_E" data-ref="_M/PORT_WKDISC_E">PORT_WKDISC_E</dfn>	(1&lt;&lt;21)		/* wake on disconnect (enable) */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/PORT_WKCONN_E" data-ref="_M/PORT_WKCONN_E">PORT_WKCONN_E</dfn>	(1&lt;&lt;20)		/* wake on connect (enable) */</u></td></tr>
<tr><th id="142">142</th><td><i>/* 19:16 for port testing */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/PORT_TEST" data-ref="_M/PORT_TEST">PORT_TEST</dfn>(x)	(((x)&amp;0xf)&lt;&lt;16)	/* Port Test Control */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/PORT_TEST_PKT" data-ref="_M/PORT_TEST_PKT">PORT_TEST_PKT</dfn>	PORT_TEST(0x4)	/* Port Test Control - packet test */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/PORT_TEST_FORCE" data-ref="_M/PORT_TEST_FORCE">PORT_TEST_FORCE</dfn>	PORT_TEST(0x5)	/* Port Test Control - force enable */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/PORT_LED_OFF" data-ref="_M/PORT_LED_OFF">PORT_LED_OFF</dfn>	(0&lt;&lt;14)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/PORT_LED_AMBER" data-ref="_M/PORT_LED_AMBER">PORT_LED_AMBER</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/PORT_LED_GREEN" data-ref="_M/PORT_LED_GREEN">PORT_LED_GREEN</dfn>	(2&lt;&lt;14)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/PORT_LED_MASK" data-ref="_M/PORT_LED_MASK">PORT_LED_MASK</dfn>	(3&lt;&lt;14)</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/PORT_OWNER" data-ref="_M/PORT_OWNER">PORT_OWNER</dfn>	(1&lt;&lt;13)		/* true: companion hc owns this port */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/PORT_POWER" data-ref="_M/PORT_POWER">PORT_POWER</dfn>	(1&lt;&lt;12)		/* true: has power (see PPC) */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/PORT_USB11" data-ref="_M/PORT_USB11">PORT_USB11</dfn>(x) (((x)&amp;(3&lt;&lt;10)) == (1&lt;&lt;10))	/* USB 1.1 device */</u></td></tr>
<tr><th id="153">153</th><td><i>/* 11:10 for detecting lowspeed devices (reset vs release ownership) */</i></td></tr>
<tr><th id="154">154</th><td><i>/* 9 reserved */</i></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/PORT_LPM" data-ref="_M/PORT_LPM">PORT_LPM</dfn>	(1&lt;&lt;9)		/* LPM transaction */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/PORT_RESET" data-ref="_M/PORT_RESET">PORT_RESET</dfn>	(1&lt;&lt;8)		/* reset port */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/PORT_SUSPEND" data-ref="_M/PORT_SUSPEND">PORT_SUSPEND</dfn>	(1&lt;&lt;7)		/* suspend port */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/PORT_RESUME" data-ref="_M/PORT_RESUME">PORT_RESUME</dfn>	(1&lt;&lt;6)		/* resume it */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/PORT_OCC" data-ref="_M/PORT_OCC">PORT_OCC</dfn>	(1&lt;&lt;5)		/* over current change */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/PORT_OC" data-ref="_M/PORT_OC">PORT_OC</dfn>		(1&lt;&lt;4)		/* over current active */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/PORT_PEC" data-ref="_M/PORT_PEC">PORT_PEC</dfn>	(1&lt;&lt;3)		/* port enable change */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/PORT_PE" data-ref="_M/PORT_PE">PORT_PE</dfn>		(1&lt;&lt;2)		/* port enable */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/PORT_CSC" data-ref="_M/PORT_CSC">PORT_CSC</dfn>	(1&lt;&lt;1)		/* connect status change */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/PORT_CONNECT" data-ref="_M/PORT_CONNECT">PORT_CONNECT</dfn>	(1&lt;&lt;0)		/* device connected */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/PORT_RWC_BITS" data-ref="_M/PORT_RWC_BITS">PORT_RWC_BITS</dfn>   (PORT_CSC | PORT_PEC | PORT_OCC)</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::reserved3" title='ehci_regs::reserved3' data-ref="ehci_regs::reserved3">reserved3</dfn>[<var>9</var>];</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>	<i>/* USBMODE: offset 0x68 */</i></td></tr>
<tr><th id="170">170</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::usbmode" title='ehci_regs::usbmode' data-ref="ehci_regs::usbmode">usbmode</dfn>;	<i>/* USB Device mode */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/USBMODE_SDIS" data-ref="_M/USBMODE_SDIS">USBMODE_SDIS</dfn>	(1&lt;&lt;3)		/* Stream disable */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/USBMODE_BE" data-ref="_M/USBMODE_BE">USBMODE_BE</dfn>	(1&lt;&lt;2)		/* BE/LE endianness select */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/USBMODE_CM_HC" data-ref="_M/USBMODE_CM_HC">USBMODE_CM_HC</dfn>	(3&lt;&lt;0)		/* host controller mode */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/USBMODE_CM_IDLE" data-ref="_M/USBMODE_CM_IDLE">USBMODE_CM_IDLE</dfn>	(0&lt;&lt;0)		/* idle state */</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::reserved4" title='ehci_regs::reserved4' data-ref="ehci_regs::reserved4">reserved4</dfn>[<var>6</var>];</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><i>/* Moorestown has some non-standard registers, partially due to the fact that</i></td></tr>
<tr><th id="179">179</th><td><i> * its EHCI controller has both TT and LPM support. HOSTPCx are extensions to</i></td></tr>
<tr><th id="180">180</th><td><i> * PORTSCx</i></td></tr>
<tr><th id="181">181</th><td><i> */</i></td></tr>
<tr><th id="182">182</th><td>	<i>/* HOSTPC: offset 0x84 */</i></td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::hostpc" title='ehci_regs::hostpc' data-ref="ehci_regs::hostpc">hostpc</dfn>[<var>0</var>];	<i>/* HOSTPC extension */</i></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/HOSTPC_PHCD" data-ref="_M/HOSTPC_PHCD">HOSTPC_PHCD</dfn>	(1&lt;&lt;22)		/* Phy clock disable */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/HOSTPC_PSPD" data-ref="_M/HOSTPC_PSPD">HOSTPC_PSPD</dfn>	(3&lt;&lt;25)		/* Port speed detection */</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::reserved5" title='ehci_regs::reserved5' data-ref="ehci_regs::reserved5">reserved5</dfn>[<var>17</var>];</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>	<i>/* USBMODE_EX: offset 0xc8 */</i></td></tr>
<tr><th id="190">190</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>		<dfn class="decl field" id="ehci_regs::usbmode_ex" title='ehci_regs::usbmode_ex' data-ref="ehci_regs::usbmode_ex">usbmode_ex</dfn>;	<i>/* USB Device mode extension */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/USBMODE_EX_VBPS" data-ref="_M/USBMODE_EX_VBPS">USBMODE_EX_VBPS</dfn>	(1&lt;&lt;5)		/* VBus Power Select On */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/USBMODE_EX_HC" data-ref="_M/USBMODE_EX_HC">USBMODE_EX_HC</dfn>	(3&lt;&lt;0)		/* host controller mode */</u></td></tr>
<tr><th id="193">193</th><td>};</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#<span data-ppcond="19">endif</span> /* __LINUX_USB_EHCI_DEF_H */</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early_printk.c.html'>linux-4.14.y/arch/x86/kernel/early_printk.c</a><br/>Generated on <em>2018-Aug-13</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
