#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d53da471e0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001d53dac9270_0 .net "PC", 31 0, v000001d53dac1950_0;  1 drivers
v000001d53dac80f0_0 .var "clk", 0 0;
v000001d53dac8af0_0 .net "clkout", 0 0, L_000001d53da50db0;  1 drivers
v000001d53dac9450_0 .net "cycles_consumed", 31 0, v000001d53dac5c90_0;  1 drivers
v000001d53dac9310_0 .net "regs0", 31 0, L_000001d53da50090;  1 drivers
v000001d53dac8190_0 .net "regs1", 31 0, L_000001d53da50aa0;  1 drivers
v000001d53dac82d0_0 .net "regs2", 31 0, L_000001d53da50100;  1 drivers
v000001d53dac78d0_0 .net "regs3", 31 0, L_000001d53da50170;  1 drivers
v000001d53dac7ab0_0 .net "regs4", 31 0, L_000001d53da50250;  1 drivers
v000001d53dac8550_0 .net "regs5", 31 0, L_000001d53da50720;  1 drivers
v000001d53dac8050_0 .var "rst", 0 0;
S_000001d53d9d63a0 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001d53da471e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001d53da59d90 .param/l "RType" 0 4 2, C4<000000>;
P_000001d53da59dc8 .param/l "add" 0 4 5, C4<100000>;
P_000001d53da59e00 .param/l "addi" 0 4 8, C4<001000>;
P_000001d53da59e38 .param/l "addu" 0 4 5, C4<100001>;
P_000001d53da59e70 .param/l "and_" 0 4 5, C4<100100>;
P_000001d53da59ea8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d53da59ee0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d53da59f18 .param/l "bne" 0 4 10, C4<000101>;
P_000001d53da59f50 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001d53da59f88 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d53da59fc0 .param/l "j" 0 4 12, C4<000010>;
P_000001d53da59ff8 .param/l "jal" 0 4 12, C4<000011>;
P_000001d53da5a030 .param/l "jr" 0 4 6, C4<001000>;
P_000001d53da5a068 .param/l "lw" 0 4 8, C4<100011>;
P_000001d53da5a0a0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d53da5a0d8 .param/l "or_" 0 4 5, C4<100101>;
P_000001d53da5a110 .param/l "ori" 0 4 8, C4<001101>;
P_000001d53da5a148 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d53da5a180 .param/l "sll" 0 4 6, C4<000000>;
P_000001d53da5a1b8 .param/l "slt" 0 4 5, C4<101010>;
P_000001d53da5a1f0 .param/l "slti" 0 4 8, C4<101010>;
P_000001d53da5a228 .param/l "srl" 0 4 6, C4<000010>;
P_000001d53da5a260 .param/l "sub" 0 4 5, C4<100010>;
P_000001d53da5a298 .param/l "subu" 0 4 5, C4<100011>;
P_000001d53da5a2d0 .param/l "sw" 0 4 8, C4<101011>;
P_000001d53da5a308 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d53da5a340 .param/l "xori" 0 4 8, C4<001110>;
L_000001d53da4ff40 .functor NOT 1, v000001d53dac8050_0, C4<0>, C4<0>, C4<0>;
L_000001d53da50d40 .functor NOT 1, v000001d53dac8050_0, C4<0>, C4<0>, C4<0>;
L_000001d53da50870 .functor NOT 1, v000001d53dac8050_0, C4<0>, C4<0>, C4<0>;
L_000001d53da50560 .functor NOT 1, v000001d53dac8050_0, C4<0>, C4<0>, C4<0>;
L_000001d53da50950 .functor NOT 1, v000001d53dac8050_0, C4<0>, C4<0>, C4<0>;
L_000001d53da50a30 .functor NOT 1, v000001d53dac8050_0, C4<0>, C4<0>, C4<0>;
L_000001d53da50c60 .functor NOT 1, v000001d53dac8050_0, C4<0>, C4<0>, C4<0>;
L_000001d53da50790 .functor NOT 1, v000001d53dac8050_0, C4<0>, C4<0>, C4<0>;
L_000001d53da50db0 .functor OR 1, v000001d53dac80f0_0, v000001d53da4a240_0, C4<0>, C4<0>;
L_000001d53da50330 .functor OR 1, L_000001d53dac7d30, L_000001d53dac7dd0, C4<0>, C4<0>;
L_000001d53da50e20 .functor AND 1, L_000001d53db22f80, L_000001d53db21ae0, C4<1>, C4<1>;
L_000001d53da4ffb0 .functor NOT 1, v000001d53dac8050_0, C4<0>, C4<0>, C4<0>;
L_000001d53da50410 .functor OR 1, L_000001d53db22bc0, L_000001d53db22c60, C4<0>, C4<0>;
L_000001d53da501e0 .functor OR 1, L_000001d53da50410, L_000001d53db22080, C4<0>, C4<0>;
L_000001d53da50640 .functor OR 1, L_000001d53db22580, L_000001d53db22620, C4<0>, C4<0>;
L_000001d53da504f0 .functor AND 1, L_000001d53db22e40, L_000001d53da50640, C4<1>, C4<1>;
L_000001d53da0b000 .functor OR 1, L_000001d53db23340, L_000001d53db22a80, C4<0>, C4<0>;
L_000001d53da0b0e0 .functor AND 1, L_000001d53db228a0, L_000001d53da0b000, C4<1>, C4<1>;
L_000001d53db27ca0 .functor NOT 1, L_000001d53da50db0, C4<0>, C4<0>, C4<0>;
v000001d53dac1c70_0 .net "ALUOp", 3 0, v000001d53da4ab00_0;  1 drivers
v000001d53dac1090_0 .net "ALUResult", 31 0, v000001d53da6d0d0_0;  1 drivers
v000001d53dac1d10_0 .net "ALUSrc", 0 0, v000001d53da4a060_0;  1 drivers
v000001d53dac23f0_0 .net "ALUin2", 31 0, L_000001d53db23020;  1 drivers
v000001d53dac2a30_0 .net "MemReadEn", 0 0, v000001d53da4b000_0;  1 drivers
v000001d53dac2e90_0 .net "MemWriteEn", 0 0, v000001d53da4a560_0;  1 drivers
v000001d53dac2850_0 .net "MemtoReg", 0 0, v000001d53da4a420_0;  1 drivers
v000001d53dac19f0_0 .net "PC", 31 0, v000001d53dac1950_0;  alias, 1 drivers
v000001d53dac2ad0_0 .net "PCPlus1", 31 0, L_000001d53dac7bf0;  1 drivers
v000001d53dac28f0_0 .net "PCsrc", 1 0, v000001d53da6d7b0_0;  1 drivers
v000001d53dac2f30_0 .net "RegDst", 0 0, v000001d53da4b140_0;  1 drivers
v000001d53dac25d0_0 .net "RegWriteEn", 0 0, v000001d53da4a600_0;  1 drivers
v000001d53dac1ef0_0 .net "WriteRegister", 4 0, L_000001d53db21e00;  1 drivers
v000001d53dac2cb0_0 .net *"_ivl_0", 0 0, L_000001d53da4ff40;  1 drivers
L_000001d53dac98e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d53dac2b70_0 .net/2u *"_ivl_10", 4 0, L_000001d53dac98e0;  1 drivers
L_000001d53dac9cd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac1130_0 .net *"_ivl_101", 15 0, L_000001d53dac9cd0;  1 drivers
v000001d53dac2c10_0 .net *"_ivl_102", 31 0, L_000001d53db23200;  1 drivers
L_000001d53dac9d18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac2d50_0 .net *"_ivl_105", 25 0, L_000001d53dac9d18;  1 drivers
L_000001d53dac9d60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac2210_0 .net/2u *"_ivl_106", 31 0, L_000001d53dac9d60;  1 drivers
v000001d53dac2490_0 .net *"_ivl_108", 0 0, L_000001d53db22f80;  1 drivers
L_000001d53dac9da8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d53dac11d0_0 .net/2u *"_ivl_110", 5 0, L_000001d53dac9da8;  1 drivers
v000001d53dac27b0_0 .net *"_ivl_112", 0 0, L_000001d53db21ae0;  1 drivers
v000001d53dac2530_0 .net *"_ivl_115", 0 0, L_000001d53da50e20;  1 drivers
v000001d53dac2df0_0 .net *"_ivl_116", 47 0, L_000001d53db21c20;  1 drivers
L_000001d53dac9df0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac18b0_0 .net *"_ivl_119", 15 0, L_000001d53dac9df0;  1 drivers
L_000001d53dac9928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d53dac1270_0 .net/2u *"_ivl_12", 5 0, L_000001d53dac9928;  1 drivers
v000001d53dac1770_0 .net *"_ivl_120", 47 0, L_000001d53db22260;  1 drivers
L_000001d53dac9e38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac1310_0 .net *"_ivl_123", 15 0, L_000001d53dac9e38;  1 drivers
v000001d53dac13b0_0 .net *"_ivl_125", 0 0, L_000001d53db21ea0;  1 drivers
v000001d53dac1db0_0 .net *"_ivl_126", 31 0, L_000001d53db23520;  1 drivers
v000001d53dac2030_0 .net *"_ivl_128", 47 0, L_000001d53db223a0;  1 drivers
v000001d53dac1630_0 .net *"_ivl_130", 47 0, L_000001d53db21b80;  1 drivers
v000001d53dac1450_0 .net *"_ivl_132", 47 0, L_000001d53db233e0;  1 drivers
v000001d53dac1810_0 .net *"_ivl_134", 47 0, L_000001d53db23660;  1 drivers
L_000001d53dac9e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d53dac14f0_0 .net/2u *"_ivl_138", 1 0, L_000001d53dac9e80;  1 drivers
v000001d53dac1590_0 .net *"_ivl_14", 0 0, L_000001d53dac84b0;  1 drivers
v000001d53dac1a90_0 .net *"_ivl_140", 0 0, L_000001d53db235c0;  1 drivers
L_000001d53dac9ec8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d53dac1b30_0 .net/2u *"_ivl_142", 1 0, L_000001d53dac9ec8;  1 drivers
v000001d53dac1bd0_0 .net *"_ivl_144", 0 0, L_000001d53db23700;  1 drivers
L_000001d53dac9f10 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d53dac1e50_0 .net/2u *"_ivl_146", 1 0, L_000001d53dac9f10;  1 drivers
v000001d53dac1f90_0 .net *"_ivl_148", 0 0, L_000001d53db21900;  1 drivers
L_000001d53dac9f58 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d53dac20d0_0 .net/2u *"_ivl_150", 31 0, L_000001d53dac9f58;  1 drivers
L_000001d53dac9fa0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d53dac3b40_0 .net/2u *"_ivl_152", 31 0, L_000001d53dac9fa0;  1 drivers
v000001d53dac3140_0 .net *"_ivl_154", 31 0, L_000001d53db22940;  1 drivers
v000001d53dac3280_0 .net *"_ivl_156", 31 0, L_000001d53db219a0;  1 drivers
L_000001d53dac9970 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d53dac4860_0 .net/2u *"_ivl_16", 4 0, L_000001d53dac9970;  1 drivers
v000001d53dac47c0_0 .net *"_ivl_160", 0 0, L_000001d53da4ffb0;  1 drivers
L_000001d53daca030 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac4d60_0 .net/2u *"_ivl_162", 31 0, L_000001d53daca030;  1 drivers
L_000001d53daca108 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d53dac4400_0 .net/2u *"_ivl_166", 5 0, L_000001d53daca108;  1 drivers
v000001d53dac3a00_0 .net *"_ivl_168", 0 0, L_000001d53db22bc0;  1 drivers
L_000001d53daca150 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d53dac33c0_0 .net/2u *"_ivl_170", 5 0, L_000001d53daca150;  1 drivers
v000001d53dac3640_0 .net *"_ivl_172", 0 0, L_000001d53db22c60;  1 drivers
v000001d53dac30a0_0 .net *"_ivl_175", 0 0, L_000001d53da50410;  1 drivers
L_000001d53daca198 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d53dac4180_0 .net/2u *"_ivl_176", 5 0, L_000001d53daca198;  1 drivers
v000001d53dac3dc0_0 .net *"_ivl_178", 0 0, L_000001d53db22080;  1 drivers
v000001d53dac3c80_0 .net *"_ivl_181", 0 0, L_000001d53da501e0;  1 drivers
L_000001d53daca1e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac3960_0 .net/2u *"_ivl_182", 15 0, L_000001d53daca1e0;  1 drivers
v000001d53dac36e0_0 .net *"_ivl_184", 31 0, L_000001d53db226c0;  1 drivers
v000001d53dac3320_0 .net *"_ivl_187", 0 0, L_000001d53db22120;  1 drivers
v000001d53dac4900_0 .net *"_ivl_188", 15 0, L_000001d53db221c0;  1 drivers
v000001d53dac3500_0 .net *"_ivl_19", 4 0, L_000001d53dac7f10;  1 drivers
v000001d53dac31e0_0 .net *"_ivl_190", 31 0, L_000001d53db22ee0;  1 drivers
v000001d53dac4720_0 .net *"_ivl_194", 31 0, L_000001d53db224e0;  1 drivers
L_000001d53daca228 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac44a0_0 .net *"_ivl_197", 25 0, L_000001d53daca228;  1 drivers
L_000001d53daca270 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac4e00_0 .net/2u *"_ivl_198", 31 0, L_000001d53daca270;  1 drivers
L_000001d53dac9898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac3460_0 .net/2u *"_ivl_2", 5 0, L_000001d53dac9898;  1 drivers
v000001d53dac35a0_0 .net *"_ivl_20", 4 0, L_000001d53dac9090;  1 drivers
v000001d53dac3be0_0 .net *"_ivl_200", 0 0, L_000001d53db22e40;  1 drivers
L_000001d53daca2b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac3780_0 .net/2u *"_ivl_202", 5 0, L_000001d53daca2b8;  1 drivers
v000001d53dac4540_0 .net *"_ivl_204", 0 0, L_000001d53db22580;  1 drivers
L_000001d53daca300 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d53dac4040_0 .net/2u *"_ivl_206", 5 0, L_000001d53daca300;  1 drivers
v000001d53dac3820_0 .net *"_ivl_208", 0 0, L_000001d53db22620;  1 drivers
v000001d53dac3e60_0 .net *"_ivl_211", 0 0, L_000001d53da50640;  1 drivers
v000001d53dac49a0_0 .net *"_ivl_213", 0 0, L_000001d53da504f0;  1 drivers
L_000001d53daca348 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d53dac38c0_0 .net/2u *"_ivl_214", 5 0, L_000001d53daca348;  1 drivers
v000001d53dac3aa0_0 .net *"_ivl_216", 0 0, L_000001d53db22760;  1 drivers
L_000001d53daca390 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d53dac3d20_0 .net/2u *"_ivl_218", 31 0, L_000001d53daca390;  1 drivers
v000001d53dac3f00_0 .net *"_ivl_220", 31 0, L_000001d53db23480;  1 drivers
v000001d53dac4ea0_0 .net *"_ivl_224", 31 0, L_000001d53db230c0;  1 drivers
L_000001d53daca3d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac3fa0_0 .net *"_ivl_227", 25 0, L_000001d53daca3d8;  1 drivers
L_000001d53daca420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac40e0_0 .net/2u *"_ivl_228", 31 0, L_000001d53daca420;  1 drivers
v000001d53dac4220_0 .net *"_ivl_230", 0 0, L_000001d53db228a0;  1 drivers
L_000001d53daca468 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac42c0_0 .net/2u *"_ivl_232", 5 0, L_000001d53daca468;  1 drivers
v000001d53dac4a40_0 .net *"_ivl_234", 0 0, L_000001d53db23340;  1 drivers
L_000001d53daca4b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d53dac4360_0 .net/2u *"_ivl_236", 5 0, L_000001d53daca4b0;  1 drivers
v000001d53dac45e0_0 .net *"_ivl_238", 0 0, L_000001d53db22a80;  1 drivers
v000001d53dac4680_0 .net *"_ivl_24", 0 0, L_000001d53da50870;  1 drivers
v000001d53dac4ae0_0 .net *"_ivl_241", 0 0, L_000001d53da0b000;  1 drivers
v000001d53dac4b80_0 .net *"_ivl_243", 0 0, L_000001d53da0b0e0;  1 drivers
L_000001d53daca4f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d53dac4c20_0 .net/2u *"_ivl_244", 5 0, L_000001d53daca4f8;  1 drivers
v000001d53dac4cc0_0 .net *"_ivl_246", 0 0, L_000001d53db229e0;  1 drivers
v000001d53dac4f40_0 .net *"_ivl_248", 31 0, L_000001d53db26300;  1 drivers
L_000001d53dac99b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d53dac6910_0 .net/2u *"_ivl_26", 4 0, L_000001d53dac99b8;  1 drivers
v000001d53dac6c30_0 .net *"_ivl_29", 4 0, L_000001d53dac87d0;  1 drivers
v000001d53dac69b0_0 .net *"_ivl_32", 0 0, L_000001d53da50560;  1 drivers
L_000001d53dac9a00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d53dac50b0_0 .net/2u *"_ivl_34", 4 0, L_000001d53dac9a00;  1 drivers
v000001d53dac67d0_0 .net *"_ivl_37", 4 0, L_000001d53dac8c30;  1 drivers
v000001d53dac62d0_0 .net *"_ivl_40", 0 0, L_000001d53da50950;  1 drivers
L_000001d53dac9a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac5290_0 .net/2u *"_ivl_42", 15 0, L_000001d53dac9a48;  1 drivers
v000001d53dac6cd0_0 .net *"_ivl_45", 15 0, L_000001d53dac8d70;  1 drivers
v000001d53dac6f50_0 .net *"_ivl_48", 0 0, L_000001d53da50a30;  1 drivers
v000001d53dac6690_0 .net *"_ivl_5", 5 0, L_000001d53dac8b90;  1 drivers
L_000001d53dac9a90 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac5790_0 .net/2u *"_ivl_50", 36 0, L_000001d53dac9a90;  1 drivers
L_000001d53dac9ad8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac5470_0 .net/2u *"_ivl_52", 31 0, L_000001d53dac9ad8;  1 drivers
v000001d53dac5330_0 .net *"_ivl_55", 4 0, L_000001d53dac7fb0;  1 drivers
v000001d53dac55b0_0 .net *"_ivl_56", 36 0, L_000001d53dac9770;  1 drivers
v000001d53dac5bf0_0 .net *"_ivl_58", 36 0, L_000001d53dac8eb0;  1 drivers
v000001d53dac5150_0 .net *"_ivl_62", 0 0, L_000001d53da50c60;  1 drivers
L_000001d53dac9b20 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac6870_0 .net/2u *"_ivl_64", 5 0, L_000001d53dac9b20;  1 drivers
v000001d53dac5a10_0 .net *"_ivl_67", 5 0, L_000001d53dac8ff0;  1 drivers
v000001d53dac56f0_0 .net *"_ivl_70", 0 0, L_000001d53da50790;  1 drivers
L_000001d53dac9b68 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac5ab0_0 .net/2u *"_ivl_72", 57 0, L_000001d53dac9b68;  1 drivers
L_000001d53dac9bb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53dac51f0_0 .net/2u *"_ivl_74", 31 0, L_000001d53dac9bb0;  1 drivers
v000001d53dac6a50_0 .net *"_ivl_77", 25 0, L_000001d53dac7970;  1 drivers
v000001d53dac5b50_0 .net *"_ivl_78", 57 0, L_000001d53dac96d0;  1 drivers
v000001d53dac6af0_0 .net *"_ivl_8", 0 0, L_000001d53da50d40;  1 drivers
v000001d53dac6370_0 .net *"_ivl_80", 57 0, L_000001d53dac7b50;  1 drivers
L_000001d53dac9bf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d53dac6b90_0 .net/2u *"_ivl_84", 31 0, L_000001d53dac9bf8;  1 drivers
L_000001d53dac9c40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d53dac6d70_0 .net/2u *"_ivl_88", 5 0, L_000001d53dac9c40;  1 drivers
v000001d53dac6e10_0 .net *"_ivl_90", 0 0, L_000001d53dac7d30;  1 drivers
L_000001d53dac9c88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d53dac6eb0_0 .net/2u *"_ivl_92", 5 0, L_000001d53dac9c88;  1 drivers
v000001d53dac53d0_0 .net *"_ivl_94", 0 0, L_000001d53dac7dd0;  1 drivers
v000001d53dac5650_0 .net *"_ivl_97", 0 0, L_000001d53da50330;  1 drivers
v000001d53dac5830_0 .net *"_ivl_98", 47 0, L_000001d53db21fe0;  1 drivers
v000001d53dac5510_0 .net "adderResult", 31 0, L_000001d53db22b20;  1 drivers
v000001d53dac60f0_0 .net "address", 31 0, L_000001d53dac7a10;  1 drivers
v000001d53dac6410_0 .net "clk", 0 0, L_000001d53da50db0;  alias, 1 drivers
v000001d53dac5c90_0 .var "cycles_consumed", 31 0;
o000001d53da71888 .functor BUFZ 1, C4<z>; HiZ drive
v000001d53dac65f0_0 .net "excep_flag", 0 0, o000001d53da71888;  0 drivers
v000001d53dac6230_0 .net "extImm", 31 0, L_000001d53db22300;  1 drivers
v000001d53dac58d0_0 .net "funct", 5 0, L_000001d53dac9130;  1 drivers
v000001d53dac5970_0 .net "hlt", 0 0, v000001d53da4a240_0;  1 drivers
v000001d53dac5d30_0 .net "imm", 15 0, L_000001d53dac8e10;  1 drivers
v000001d53dac64b0_0 .net "immediate", 31 0, L_000001d53db22800;  1 drivers
v000001d53dac5dd0_0 .net "input_clk", 0 0, v000001d53dac80f0_0;  1 drivers
v000001d53dac6730_0 .net "instruction", 31 0, L_000001d53db21cc0;  1 drivers
v000001d53dac6550_0 .net "memoryReadData", 31 0, v000001d53dac2170_0;  1 drivers
v000001d53dac5f10_0 .net "nextPC", 31 0, L_000001d53db21d60;  1 drivers
v000001d53dac5e70_0 .net "opcode", 5 0, L_000001d53dac8370;  1 drivers
v000001d53dac5fb0_0 .net "rd", 4 0, L_000001d53dac8730;  1 drivers
v000001d53dac6050_0 .net "readData1", 31 0, L_000001d53da505d0;  1 drivers
v000001d53dac6190_0 .net "readData1_w", 31 0, L_000001d53db264e0;  1 drivers
v000001d53dac8410_0 .net "readData2", 31 0, L_000001d53da50020;  1 drivers
v000001d53dac91d0_0 .net "regs0", 31 0, L_000001d53da50090;  alias, 1 drivers
v000001d53dac94f0_0 .net "regs1", 31 0, L_000001d53da50aa0;  alias, 1 drivers
v000001d53dac9590_0 .net "regs2", 31 0, L_000001d53da50100;  alias, 1 drivers
v000001d53dac7c90_0 .net "regs3", 31 0, L_000001d53da50170;  alias, 1 drivers
v000001d53dac9630_0 .net "regs4", 31 0, L_000001d53da50250;  alias, 1 drivers
v000001d53dac8230_0 .net "regs5", 31 0, L_000001d53da50720;  alias, 1 drivers
v000001d53dac8cd0_0 .net "rs", 4 0, L_000001d53dac93b0;  1 drivers
v000001d53dac7e70_0 .net "rst", 0 0, v000001d53dac8050_0;  1 drivers
v000001d53dac8870_0 .net "rt", 4 0, L_000001d53dac8910;  1 drivers
v000001d53dac85f0_0 .net "shamt", 31 0, L_000001d53dac8f50;  1 drivers
v000001d53dac89b0_0 .net "wire_instruction", 31 0, L_000001d53da503a0;  1 drivers
v000001d53dac8690_0 .net "writeData", 31 0, L_000001d53db27160;  1 drivers
v000001d53dac8a50_0 .net "zero", 0 0, L_000001d53db27660;  1 drivers
L_000001d53dac8b90 .part L_000001d53db21cc0, 26, 6;
L_000001d53dac8370 .functor MUXZ 6, L_000001d53dac8b90, L_000001d53dac9898, L_000001d53da4ff40, C4<>;
L_000001d53dac84b0 .cmp/eq 6, L_000001d53dac8370, L_000001d53dac9928;
L_000001d53dac7f10 .part L_000001d53db21cc0, 11, 5;
L_000001d53dac9090 .functor MUXZ 5, L_000001d53dac7f10, L_000001d53dac9970, L_000001d53dac84b0, C4<>;
L_000001d53dac8730 .functor MUXZ 5, L_000001d53dac9090, L_000001d53dac98e0, L_000001d53da50d40, C4<>;
L_000001d53dac87d0 .part L_000001d53db21cc0, 21, 5;
L_000001d53dac93b0 .functor MUXZ 5, L_000001d53dac87d0, L_000001d53dac99b8, L_000001d53da50870, C4<>;
L_000001d53dac8c30 .part L_000001d53db21cc0, 16, 5;
L_000001d53dac8910 .functor MUXZ 5, L_000001d53dac8c30, L_000001d53dac9a00, L_000001d53da50560, C4<>;
L_000001d53dac8d70 .part L_000001d53db21cc0, 0, 16;
L_000001d53dac8e10 .functor MUXZ 16, L_000001d53dac8d70, L_000001d53dac9a48, L_000001d53da50950, C4<>;
L_000001d53dac7fb0 .part L_000001d53db21cc0, 6, 5;
L_000001d53dac9770 .concat [ 5 32 0 0], L_000001d53dac7fb0, L_000001d53dac9ad8;
L_000001d53dac8eb0 .functor MUXZ 37, L_000001d53dac9770, L_000001d53dac9a90, L_000001d53da50a30, C4<>;
L_000001d53dac8f50 .part L_000001d53dac8eb0, 0, 32;
L_000001d53dac8ff0 .part L_000001d53db21cc0, 0, 6;
L_000001d53dac9130 .functor MUXZ 6, L_000001d53dac8ff0, L_000001d53dac9b20, L_000001d53da50c60, C4<>;
L_000001d53dac7970 .part L_000001d53db21cc0, 0, 26;
L_000001d53dac96d0 .concat [ 26 32 0 0], L_000001d53dac7970, L_000001d53dac9bb0;
L_000001d53dac7b50 .functor MUXZ 58, L_000001d53dac96d0, L_000001d53dac9b68, L_000001d53da50790, C4<>;
L_000001d53dac7a10 .part L_000001d53dac7b50, 0, 32;
L_000001d53dac7bf0 .arith/sum 32, v000001d53dac1950_0, L_000001d53dac9bf8;
L_000001d53dac7d30 .cmp/eq 6, L_000001d53dac8370, L_000001d53dac9c40;
L_000001d53dac7dd0 .cmp/eq 6, L_000001d53dac8370, L_000001d53dac9c88;
L_000001d53db21fe0 .concat [ 32 16 0 0], L_000001d53dac7a10, L_000001d53dac9cd0;
L_000001d53db23200 .concat [ 6 26 0 0], L_000001d53dac8370, L_000001d53dac9d18;
L_000001d53db22f80 .cmp/eq 32, L_000001d53db23200, L_000001d53dac9d60;
L_000001d53db21ae0 .cmp/eq 6, L_000001d53dac9130, L_000001d53dac9da8;
L_000001d53db21c20 .concat [ 32 16 0 0], L_000001d53da505d0, L_000001d53dac9df0;
L_000001d53db22260 .concat [ 32 16 0 0], v000001d53dac1950_0, L_000001d53dac9e38;
L_000001d53db21ea0 .part L_000001d53dac8e10, 15, 1;
LS_000001d53db23520_0_0 .concat [ 1 1 1 1], L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0;
LS_000001d53db23520_0_4 .concat [ 1 1 1 1], L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0;
LS_000001d53db23520_0_8 .concat [ 1 1 1 1], L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0;
LS_000001d53db23520_0_12 .concat [ 1 1 1 1], L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0;
LS_000001d53db23520_0_16 .concat [ 1 1 1 1], L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0;
LS_000001d53db23520_0_20 .concat [ 1 1 1 1], L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0;
LS_000001d53db23520_0_24 .concat [ 1 1 1 1], L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0;
LS_000001d53db23520_0_28 .concat [ 1 1 1 1], L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0, L_000001d53db21ea0;
LS_000001d53db23520_1_0 .concat [ 4 4 4 4], LS_000001d53db23520_0_0, LS_000001d53db23520_0_4, LS_000001d53db23520_0_8, LS_000001d53db23520_0_12;
LS_000001d53db23520_1_4 .concat [ 4 4 4 4], LS_000001d53db23520_0_16, LS_000001d53db23520_0_20, LS_000001d53db23520_0_24, LS_000001d53db23520_0_28;
L_000001d53db23520 .concat [ 16 16 0 0], LS_000001d53db23520_1_0, LS_000001d53db23520_1_4;
L_000001d53db223a0 .concat [ 16 32 0 0], L_000001d53dac8e10, L_000001d53db23520;
L_000001d53db21b80 .arith/sum 48, L_000001d53db22260, L_000001d53db223a0;
L_000001d53db233e0 .functor MUXZ 48, L_000001d53db21b80, L_000001d53db21c20, L_000001d53da50e20, C4<>;
L_000001d53db23660 .functor MUXZ 48, L_000001d53db233e0, L_000001d53db21fe0, L_000001d53da50330, C4<>;
L_000001d53db22b20 .part L_000001d53db23660, 0, 32;
L_000001d53db235c0 .cmp/eq 2, v000001d53da6d7b0_0, L_000001d53dac9e80;
L_000001d53db23700 .cmp/eq 2, v000001d53da6d7b0_0, L_000001d53dac9ec8;
L_000001d53db21900 .cmp/eq 2, v000001d53da6d7b0_0, L_000001d53dac9f10;
L_000001d53db22940 .functor MUXZ 32, L_000001d53dac9fa0, L_000001d53dac9f58, L_000001d53db21900, C4<>;
L_000001d53db219a0 .functor MUXZ 32, L_000001d53db22940, L_000001d53db22b20, L_000001d53db23700, C4<>;
L_000001d53db21d60 .functor MUXZ 32, L_000001d53db219a0, L_000001d53dac7bf0, L_000001d53db235c0, C4<>;
L_000001d53db21cc0 .functor MUXZ 32, L_000001d53da503a0, L_000001d53daca030, L_000001d53da4ffb0, C4<>;
L_000001d53db22bc0 .cmp/eq 6, L_000001d53dac8370, L_000001d53daca108;
L_000001d53db22c60 .cmp/eq 6, L_000001d53dac8370, L_000001d53daca150;
L_000001d53db22080 .cmp/eq 6, L_000001d53dac8370, L_000001d53daca198;
L_000001d53db226c0 .concat [ 16 16 0 0], L_000001d53dac8e10, L_000001d53daca1e0;
L_000001d53db22120 .part L_000001d53dac8e10, 15, 1;
LS_000001d53db221c0_0_0 .concat [ 1 1 1 1], L_000001d53db22120, L_000001d53db22120, L_000001d53db22120, L_000001d53db22120;
LS_000001d53db221c0_0_4 .concat [ 1 1 1 1], L_000001d53db22120, L_000001d53db22120, L_000001d53db22120, L_000001d53db22120;
LS_000001d53db221c0_0_8 .concat [ 1 1 1 1], L_000001d53db22120, L_000001d53db22120, L_000001d53db22120, L_000001d53db22120;
LS_000001d53db221c0_0_12 .concat [ 1 1 1 1], L_000001d53db22120, L_000001d53db22120, L_000001d53db22120, L_000001d53db22120;
L_000001d53db221c0 .concat [ 4 4 4 4], LS_000001d53db221c0_0_0, LS_000001d53db221c0_0_4, LS_000001d53db221c0_0_8, LS_000001d53db221c0_0_12;
L_000001d53db22ee0 .concat [ 16 16 0 0], L_000001d53dac8e10, L_000001d53db221c0;
L_000001d53db22300 .functor MUXZ 32, L_000001d53db22ee0, L_000001d53db226c0, L_000001d53da501e0, C4<>;
L_000001d53db224e0 .concat [ 6 26 0 0], L_000001d53dac8370, L_000001d53daca228;
L_000001d53db22e40 .cmp/eq 32, L_000001d53db224e0, L_000001d53daca270;
L_000001d53db22580 .cmp/eq 6, L_000001d53dac9130, L_000001d53daca2b8;
L_000001d53db22620 .cmp/eq 6, L_000001d53dac9130, L_000001d53daca300;
L_000001d53db22760 .cmp/eq 6, L_000001d53dac8370, L_000001d53daca348;
L_000001d53db23480 .functor MUXZ 32, L_000001d53db22300, L_000001d53daca390, L_000001d53db22760, C4<>;
L_000001d53db22800 .functor MUXZ 32, L_000001d53db23480, L_000001d53dac8f50, L_000001d53da504f0, C4<>;
L_000001d53db230c0 .concat [ 6 26 0 0], L_000001d53dac8370, L_000001d53daca3d8;
L_000001d53db228a0 .cmp/eq 32, L_000001d53db230c0, L_000001d53daca420;
L_000001d53db23340 .cmp/eq 6, L_000001d53dac9130, L_000001d53daca468;
L_000001d53db22a80 .cmp/eq 6, L_000001d53dac9130, L_000001d53daca4b0;
L_000001d53db229e0 .cmp/eq 6, L_000001d53dac8370, L_000001d53daca4f8;
L_000001d53db26300 .functor MUXZ 32, L_000001d53da505d0, v000001d53dac1950_0, L_000001d53db229e0, C4<>;
L_000001d53db264e0 .functor MUXZ 32, L_000001d53db26300, L_000001d53da50020, L_000001d53da0b0e0, C4<>;
S_000001d53d9d6530 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d53da3b390 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d53da50b10 .functor NOT 1, v000001d53da4a060_0, C4<0>, C4<0>, C4<0>;
v000001d53da4bdc0_0 .net *"_ivl_0", 0 0, L_000001d53da50b10;  1 drivers
v000001d53da4a2e0_0 .net "in1", 31 0, L_000001d53da50020;  alias, 1 drivers
v000001d53da4aec0_0 .net "in2", 31 0, L_000001d53db22800;  alias, 1 drivers
v000001d53da4ba00_0 .net "out", 31 0, L_000001d53db23020;  alias, 1 drivers
v000001d53da4a920_0 .net "s", 0 0, v000001d53da4a060_0;  alias, 1 drivers
L_000001d53db23020 .functor MUXZ 32, L_000001d53db22800, L_000001d53da50020, L_000001d53da50b10, C4<>;
S_000001d53d9d3a40 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d53da6c3e0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d53da6c418 .param/l "add" 0 4 5, C4<100000>;
P_000001d53da6c450 .param/l "addi" 0 4 8, C4<001000>;
P_000001d53da6c488 .param/l "addu" 0 4 5, C4<100001>;
P_000001d53da6c4c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d53da6c4f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d53da6c530 .param/l "beq" 0 4 10, C4<000100>;
P_000001d53da6c568 .param/l "bne" 0 4 10, C4<000101>;
P_000001d53da6c5a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d53da6c5d8 .param/l "j" 0 4 12, C4<000010>;
P_000001d53da6c610 .param/l "jal" 0 4 12, C4<000011>;
P_000001d53da6c648 .param/l "jr" 0 4 6, C4<001000>;
P_000001d53da6c680 .param/l "lw" 0 4 8, C4<100011>;
P_000001d53da6c6b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d53da6c6f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d53da6c728 .param/l "ori" 0 4 8, C4<001101>;
P_000001d53da6c760 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d53da6c798 .param/l "sll" 0 4 6, C4<000000>;
P_000001d53da6c7d0 .param/l "slt" 0 4 5, C4<101010>;
P_000001d53da6c808 .param/l "slti" 0 4 8, C4<101010>;
P_000001d53da6c840 .param/l "srl" 0 4 6, C4<000010>;
P_000001d53da6c878 .param/l "sub" 0 4 5, C4<100010>;
P_000001d53da6c8b0 .param/l "subu" 0 4 5, C4<100011>;
P_000001d53da6c8e8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d53da6c920 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d53da6c958 .param/l "xori" 0 4 8, C4<001110>;
v000001d53da4ab00_0 .var "ALUOp", 3 0;
v000001d53da4a060_0 .var "ALUSrc", 0 0;
v000001d53da4b000_0 .var "MemReadEn", 0 0;
v000001d53da4a560_0 .var "MemWriteEn", 0 0;
v000001d53da4a420_0 .var "MemtoReg", 0 0;
v000001d53da4b140_0 .var "RegDst", 0 0;
v000001d53da4a600_0 .var "RegWriteEn", 0 0;
v000001d53da4b280_0 .net "funct", 5 0, L_000001d53dac9130;  alias, 1 drivers
v000001d53da4a240_0 .var "hlt", 0 0;
v000001d53da4aba0_0 .net "opcode", 5 0, L_000001d53dac8370;  alias, 1 drivers
v000001d53da4b6e0_0 .net "rst", 0 0, v000001d53dac8050_0;  alias, 1 drivers
E_000001d53da3ac90 .event anyedge, v000001d53da4b6e0_0, v000001d53da4aba0_0, v000001d53da4b280_0;
S_000001d53d9d3bd0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d53da3b3d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d53da503a0 .functor BUFZ 32, L_000001d53db237a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d53da4ac40_0 .net "Data_Out", 31 0, L_000001d53da503a0;  alias, 1 drivers
v000001d53da4bb40 .array "InstMem", 0 1023, 31 0;
v000001d53da4b320_0 .net *"_ivl_0", 31 0, L_000001d53db237a0;  1 drivers
v000001d53da4b780_0 .net *"_ivl_3", 9 0, L_000001d53db21a40;  1 drivers
v000001d53da4b820_0 .net *"_ivl_4", 11 0, L_000001d53db22440;  1 drivers
L_000001d53dac9fe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d53da4bc80_0 .net *"_ivl_7", 1 0, L_000001d53dac9fe8;  1 drivers
v000001d53da4b8c0_0 .net "addr", 31 0, v000001d53dac1950_0;  alias, 1 drivers
v000001d53da20360_0 .var/i "i", 31 0;
L_000001d53db237a0 .array/port v000001d53da4bb40, L_000001d53db22440;
L_000001d53db21a40 .part v000001d53dac1950_0, 0, 10;
L_000001d53db22440 .concat [ 10 2 0 0], L_000001d53db21a40, L_000001d53dac9fe8;
S_000001d53d9bdc60 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001d53da505d0 .functor BUFZ 32, L_000001d53db22d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d53da50020 .functor BUFZ 32, L_000001d53db232a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d53da6cef0_1 .array/port v000001d53da6cef0, 1;
L_000001d53da50090 .functor BUFZ 32, v000001d53da6cef0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d53da6cef0_2 .array/port v000001d53da6cef0, 2;
L_000001d53da50aa0 .functor BUFZ 32, v000001d53da6cef0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d53da6cef0_3 .array/port v000001d53da6cef0, 3;
L_000001d53da50100 .functor BUFZ 32, v000001d53da6cef0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d53da6cef0_4 .array/port v000001d53da6cef0, 4;
L_000001d53da50170 .functor BUFZ 32, v000001d53da6cef0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d53da6cef0_5 .array/port v000001d53da6cef0, 5;
L_000001d53da50250 .functor BUFZ 32, v000001d53da6cef0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d53da6cef0_6 .array/port v000001d53da6cef0, 6;
L_000001d53da50720 .functor BUFZ 32, v000001d53da6cef0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d53da6d990_0 .net *"_ivl_0", 31 0, L_000001d53db22d00;  1 drivers
v000001d53da6d530_0 .net *"_ivl_10", 6 0, L_000001d53db22da0;  1 drivers
L_000001d53daca0c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d53da6c9f0_0 .net *"_ivl_13", 1 0, L_000001d53daca0c0;  1 drivers
v000001d53da6cdb0_0 .net *"_ivl_2", 6 0, L_000001d53db21f40;  1 drivers
L_000001d53daca078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d53da6e390_0 .net *"_ivl_5", 1 0, L_000001d53daca078;  1 drivers
v000001d53da6ce50_0 .net *"_ivl_8", 31 0, L_000001d53db232a0;  1 drivers
v000001d53da6e890_0 .net "clk", 0 0, L_000001d53da50db0;  alias, 1 drivers
v000001d53da6cb30_0 .var/i "i", 31 0;
v000001d53da6d350_0 .net "readData1", 31 0, L_000001d53da505d0;  alias, 1 drivers
v000001d53da6e430_0 .net "readData2", 31 0, L_000001d53da50020;  alias, 1 drivers
v000001d53da6e6b0_0 .net "readRegister1", 4 0, L_000001d53dac93b0;  alias, 1 drivers
v000001d53da6e750_0 .net "readRegister2", 4 0, L_000001d53dac8910;  alias, 1 drivers
v000001d53da6cef0 .array "registers", 31 0, 31 0;
v000001d53da6dfd0_0 .net "regs0", 31 0, L_000001d53da50090;  alias, 1 drivers
v000001d53da6e070_0 .net "regs1", 31 0, L_000001d53da50aa0;  alias, 1 drivers
v000001d53da6cf90_0 .net "regs2", 31 0, L_000001d53da50100;  alias, 1 drivers
v000001d53da6cd10_0 .net "regs3", 31 0, L_000001d53da50170;  alias, 1 drivers
v000001d53da6d490_0 .net "regs4", 31 0, L_000001d53da50250;  alias, 1 drivers
v000001d53da6d8f0_0 .net "regs5", 31 0, L_000001d53da50720;  alias, 1 drivers
v000001d53da6e1b0_0 .net "rst", 0 0, v000001d53dac8050_0;  alias, 1 drivers
v000001d53da6d2b0_0 .net "we", 0 0, v000001d53da4a600_0;  alias, 1 drivers
v000001d53da6d3f0_0 .net "writeData", 31 0, L_000001d53db27160;  alias, 1 drivers
v000001d53da6ca90_0 .net "writeRegister", 4 0, L_000001d53db21e00;  alias, 1 drivers
E_000001d53da3a850/0 .event negedge, v000001d53da4b6e0_0;
E_000001d53da3a850/1 .event posedge, v000001d53da6e890_0;
E_000001d53da3a850 .event/or E_000001d53da3a850/0, E_000001d53da3a850/1;
L_000001d53db22d00 .array/port v000001d53da6cef0, L_000001d53db21f40;
L_000001d53db21f40 .concat [ 5 2 0 0], L_000001d53dac93b0, L_000001d53daca078;
L_000001d53db232a0 .array/port v000001d53da6cef0, L_000001d53db22da0;
L_000001d53db22da0 .concat [ 5 2 0 0], L_000001d53dac8910, L_000001d53daca0c0;
S_000001d53d9bddf0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001d53d9bdc60;
 .timescale 0 0;
v000001d53da20680_0 .var/i "i", 31 0;
S_000001d53da09da0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d53da3a890 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d53da50480 .functor NOT 1, v000001d53da4b140_0, C4<0>, C4<0>, C4<0>;
v000001d53da6cbd0_0 .net *"_ivl_0", 0 0, L_000001d53da50480;  1 drivers
v000001d53da6e610_0 .net "in1", 4 0, L_000001d53dac8910;  alias, 1 drivers
v000001d53da6cc70_0 .net "in2", 4 0, L_000001d53dac8730;  alias, 1 drivers
v000001d53da6ddf0_0 .net "out", 4 0, L_000001d53db21e00;  alias, 1 drivers
v000001d53da6d030_0 .net "s", 0 0, v000001d53da4b140_0;  alias, 1 drivers
L_000001d53db21e00 .functor MUXZ 5, L_000001d53dac8730, L_000001d53dac8910, L_000001d53da50480, C4<>;
S_000001d53da09f30 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d53da3aa50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d53db284f0 .functor NOT 1, v000001d53da4a420_0, C4<0>, C4<0>, C4<0>;
v000001d53da6da30_0 .net *"_ivl_0", 0 0, L_000001d53db284f0;  1 drivers
v000001d53da6d5d0_0 .net "in1", 31 0, v000001d53da6d0d0_0;  alias, 1 drivers
v000001d53da6e7f0_0 .net "in2", 31 0, v000001d53dac2170_0;  alias, 1 drivers
v000001d53da6e4d0_0 .net "out", 31 0, L_000001d53db27160;  alias, 1 drivers
v000001d53da6d710_0 .net "s", 0 0, v000001d53da4a420_0;  alias, 1 drivers
L_000001d53db27160 .functor MUXZ 32, v000001d53dac2170_0, v000001d53da6d0d0_0, L_000001d53db284f0, C4<>;
S_000001d53d9b6af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d53d9b6c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d53d9b6cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000001d53d9b6cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d53d9b6d28 .param/l "OR" 0 9 12, C4<0011>;
P_000001d53d9b6d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d53d9b6d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d53d9b6dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d53d9b6e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d53d9b6e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d53d9b6e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d53d9b6eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d53d9b6ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d53daca540 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d53da6de90_0 .net/2u *"_ivl_0", 31 0, L_000001d53daca540;  1 drivers
v000001d53da6db70_0 .net "opSel", 3 0, v000001d53da4ab00_0;  alias, 1 drivers
v000001d53da6d670_0 .net "operand1", 31 0, L_000001d53db264e0;  alias, 1 drivers
v000001d53da6d170_0 .net "operand2", 31 0, L_000001d53db23020;  alias, 1 drivers
v000001d53da6d0d0_0 .var "result", 31 0;
v000001d53da6d210_0 .net "zero", 0 0, L_000001d53db27660;  alias, 1 drivers
E_000001d53da3aad0 .event anyedge, v000001d53da4ab00_0, v000001d53da6d670_0, v000001d53da4ba00_0;
L_000001d53db27660 .cmp/eq 32, v000001d53da6d0d0_0, L_000001d53daca540;
S_000001d53d9eadb0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001d53da6e9b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d53da6e9e8 .param/l "add" 0 4 5, C4<100000>;
P_000001d53da6ea20 .param/l "addi" 0 4 8, C4<001000>;
P_000001d53da6ea58 .param/l "addu" 0 4 5, C4<100001>;
P_000001d53da6ea90 .param/l "and_" 0 4 5, C4<100100>;
P_000001d53da6eac8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d53da6eb00 .param/l "beq" 0 4 10, C4<000100>;
P_000001d53da6eb38 .param/l "bne" 0 4 10, C4<000101>;
P_000001d53da6eb70 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d53da6eba8 .param/l "j" 0 4 12, C4<000010>;
P_000001d53da6ebe0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d53da6ec18 .param/l "jr" 0 4 6, C4<001000>;
P_000001d53da6ec50 .param/l "lw" 0 4 8, C4<100011>;
P_000001d53da6ec88 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d53da6ecc0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d53da6ecf8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d53da6ed30 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d53da6ed68 .param/l "sll" 0 4 6, C4<000000>;
P_000001d53da6eda0 .param/l "slt" 0 4 5, C4<101010>;
P_000001d53da6edd8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d53da6ee10 .param/l "srl" 0 4 6, C4<000010>;
P_000001d53da6ee48 .param/l "sub" 0 4 5, C4<100010>;
P_000001d53da6ee80 .param/l "subu" 0 4 5, C4<100011>;
P_000001d53da6eeb8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d53da6eef0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d53da6ef28 .param/l "xori" 0 4 8, C4<001110>;
v000001d53da6d7b0_0 .var "PCsrc", 1 0;
v000001d53da6d850_0 .net "excep_flag", 0 0, o000001d53da71888;  alias, 0 drivers
v000001d53da6dad0_0 .net "funct", 5 0, L_000001d53dac9130;  alias, 1 drivers
v000001d53da6dc10_0 .net "opcode", 5 0, L_000001d53dac8370;  alias, 1 drivers
v000001d53da6e570_0 .net "operand1", 31 0, L_000001d53da505d0;  alias, 1 drivers
v000001d53da6dcb0_0 .net "operand2", 31 0, L_000001d53db23020;  alias, 1 drivers
v000001d53da6dd50_0 .net "rst", 0 0, v000001d53dac8050_0;  alias, 1 drivers
E_000001d53da3b610/0 .event anyedge, v000001d53da4b6e0_0, v000001d53da6d850_0, v000001d53da4aba0_0, v000001d53da6d350_0;
E_000001d53da3b610/1 .event anyedge, v000001d53da4ba00_0, v000001d53da4b280_0;
E_000001d53da3b610 .event/or E_000001d53da3b610/0, E_000001d53da3b610/1;
S_000001d53d9eaf40 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d53da6df30 .array "DataMem", 0 1023, 31 0;
v000001d53da6e110_0 .net "address", 31 0, v000001d53da6d0d0_0;  alias, 1 drivers
v000001d53da6e250_0 .net "clock", 0 0, L_000001d53db27ca0;  1 drivers
v000001d53da6e2f0_0 .net "data", 31 0, L_000001d53da50020;  alias, 1 drivers
v000001d53dac22b0_0 .var/i "i", 31 0;
v000001d53dac2170_0 .var "q", 31 0;
v000001d53dac2670_0 .net "rden", 0 0, v000001d53da4b000_0;  alias, 1 drivers
v000001d53dac16d0_0 .net "wren", 0 0, v000001d53da4a560_0;  alias, 1 drivers
E_000001d53da3be50 .event posedge, v000001d53da6e250_0;
S_000001d53d9e4050 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001d53d9d63a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d53da3b490 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d53dac2990_0 .net "PCin", 31 0, L_000001d53db21d60;  alias, 1 drivers
v000001d53dac1950_0 .var "PCout", 31 0;
v000001d53dac2710_0 .net "clk", 0 0, L_000001d53da50db0;  alias, 1 drivers
v000001d53dac2350_0 .net "rst", 0 0, v000001d53dac8050_0;  alias, 1 drivers
    .scope S_000001d53d9eadb0;
T_0 ;
    %wait E_000001d53da3b610;
    %load/vec4 v000001d53da6dd50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d53da6d7b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d53da6d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d53da6d7b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d53da6dc10_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001d53da6e570_0;
    %load/vec4 v000001d53da6dcb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001d53da6dc10_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001d53da6e570_0;
    %load/vec4 v000001d53da6dcb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001d53da6dc10_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001d53da6dc10_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001d53da6dc10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001d53da6dad0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d53da6d7b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d53da6d7b0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d53d9e4050;
T_1 ;
    %wait E_000001d53da3a850;
    %load/vec4 v000001d53dac2350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d53dac1950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d53dac2990_0;
    %assign/vec4 v000001d53dac1950_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d53d9d3bd0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d53da20360_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d53da20360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d53da20360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %load/vec4 v000001d53da20360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d53da20360_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da4bb40, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d53d9d3a40;
T_3 ;
    %wait E_000001d53da3ac90;
    %load/vec4 v000001d53da4b6e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d53da4a240_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d53da4a600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d53da4a560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d53da4a420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d53da4b000_0, 0;
    %assign/vec4 v000001d53da4b140_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d53da4a240_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d53da4ab00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d53da4a060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d53da4a600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d53da4a560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d53da4a420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d53da4b000_0, 0, 1;
    %store/vec4 v000001d53da4b140_0, 0, 1;
    %load/vec4 v000001d53da4aba0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a240_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4b140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a600_0, 0;
    %load/vec4 v000001d53da4b280_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4b140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d53da4b140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4b000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a420_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d53da4a060_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d53da4ab00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d53d9bdc60;
T_4 ;
    %wait E_000001d53da3a850;
    %fork t_1, S_000001d53d9bddf0;
    %jmp t_0;
    .scope S_000001d53d9bddf0;
t_1 ;
    %load/vec4 v000001d53da6e1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d53da20680_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d53da20680_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d53da20680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6cef0, 0, 4;
    %load/vec4 v000001d53da20680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d53da20680_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d53da6d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d53da6d3f0_0;
    %load/vec4 v000001d53da6ca90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6cef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6cef0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d53d9bdc60;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d53d9bdc60;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d53da6cb30_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d53da6cb30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d53da6cb30_0;
    %ix/getv/s 4, v000001d53da6cb30_0;
    %load/vec4a v000001d53da6cef0, 4;
    %ix/getv/s 4, v000001d53da6cb30_0;
    %load/vec4a v000001d53da6cef0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d53da6cb30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d53da6cb30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d53d9b6af0;
T_6 ;
    %wait E_000001d53da3aad0;
    %load/vec4 v000001d53da6db70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d53da6d670_0;
    %load/vec4 v000001d53da6d170_0;
    %add;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d53da6d670_0;
    %load/vec4 v000001d53da6d170_0;
    %sub;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d53da6d670_0;
    %load/vec4 v000001d53da6d170_0;
    %and;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d53da6d670_0;
    %load/vec4 v000001d53da6d170_0;
    %or;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d53da6d670_0;
    %load/vec4 v000001d53da6d170_0;
    %xor;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d53da6d670_0;
    %load/vec4 v000001d53da6d170_0;
    %or;
    %inv;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d53da6d670_0;
    %load/vec4 v000001d53da6d170_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d53da6d170_0;
    %load/vec4 v000001d53da6d670_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d53da6d670_0;
    %ix/getv 4, v000001d53da6d170_0;
    %shiftl 4;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d53da6d670_0;
    %ix/getv 4, v000001d53da6d170_0;
    %shiftr 4;
    %assign/vec4 v000001d53da6d0d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d53d9eaf40;
T_7 ;
    %wait E_000001d53da3be50;
    %load/vec4 v000001d53dac2670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d53da6e110_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d53da6df30, 4;
    %assign/vec4 v000001d53dac2170_0, 0;
T_7.0 ;
    %load/vec4 v000001d53dac16d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d53da6e2f0_0;
    %ix/getv 3, v000001d53da6e110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d53d9eaf40;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d53da6df30, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d53d9eaf40;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d53dac22b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d53dac22b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d53dac22b0_0;
    %load/vec4a v000001d53da6df30, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001d53dac22b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d53dac22b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d53dac22b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d53d9d63a0;
T_10 ;
    %wait E_000001d53da3a850;
    %load/vec4 v000001d53dac7e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d53dac5c90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d53dac5c90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d53dac5c90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d53da471e0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d53dac80f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d53dac8050_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d53da471e0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d53dac80f0_0;
    %inv;
    %assign/vec4 v000001d53dac80f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d53da471e0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d53dac8050_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d53dac8050_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001d53dac9450_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
