-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/Deheader_tb_isim_beh.exe" -prj "C:/Users/HAMAHANG/Desktop/sut/S6/FPGA/Project/2/Verilog/ISE/Deheader/Deheader_tb_beh.prj" "work.Deheader_tb" "work.glbl" 
