$comment
	File created using the following command:
		vcd file I2C.msim.vcd -direction
$end
$date
	Mon Nov 23 17:25:23 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module I2C_Control_Verilog_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " core_busy $end
$var reg 1 # rst $end
$var wire 1 $ data_valid $end
$var wire 1 % reg_addr [7] $end
$var wire 1 & reg_addr [6] $end
$var wire 1 ' reg_addr [5] $end
$var wire 1 ( reg_addr [4] $end
$var wire 1 ) reg_addr [3] $end
$var wire 1 * reg_addr [2] $end
$var wire 1 + reg_addr [1] $end
$var wire 1 , reg_addr [0] $end
$var wire 1 - reg_data [7] $end
$var wire 1 . reg_data [6] $end
$var wire 1 / reg_data [5] $end
$var wire 1 0 reg_data [4] $end
$var wire 1 1 reg_data [3] $end
$var wire 1 2 reg_data [2] $end
$var wire 1 3 reg_data [1] $end
$var wire 1 4 reg_data [0] $end
$var wire 1 5 rw $end
$var wire 1 6 slave_addr [6] $end
$var wire 1 7 slave_addr [5] $end
$var wire 1 8 slave_addr [4] $end
$var wire 1 9 slave_addr [3] $end
$var wire 1 : slave_addr [2] $end
$var wire 1 ; slave_addr [1] $end
$var wire 1 < slave_addr [0] $end

$scope module i1 $end
$var wire 1 = gnd $end
$var wire 1 > vcc $end
$var wire 1 ? unknown $end
$var tri1 1 @ devclrn $end
$var tri1 1 A devpor $end
$var tri1 1 B devoe $end
$var wire 1 C data_valid~output_o $end
$var wire 1 D rw~output_o $end
$var wire 1 E slave_addr[0]~output_o $end
$var wire 1 F slave_addr[1]~output_o $end
$var wire 1 G slave_addr[2]~output_o $end
$var wire 1 H slave_addr[3]~output_o $end
$var wire 1 I slave_addr[4]~output_o $end
$var wire 1 J slave_addr[5]~output_o $end
$var wire 1 K slave_addr[6]~output_o $end
$var wire 1 L reg_addr[0]~output_o $end
$var wire 1 M reg_addr[1]~output_o $end
$var wire 1 N reg_addr[2]~output_o $end
$var wire 1 O reg_addr[3]~output_o $end
$var wire 1 P reg_addr[4]~output_o $end
$var wire 1 Q reg_addr[5]~output_o $end
$var wire 1 R reg_addr[6]~output_o $end
$var wire 1 S reg_addr[7]~output_o $end
$var wire 1 T reg_data[0]~output_o $end
$var wire 1 U reg_data[1]~output_o $end
$var wire 1 V reg_data[2]~output_o $end
$var wire 1 W reg_data[3]~output_o $end
$var wire 1 X reg_data[4]~output_o $end
$var wire 1 Y reg_data[5]~output_o $end
$var wire 1 Z reg_data[6]~output_o $end
$var wire 1 [ reg_data[7]~output_o $end
$var wire 1 \ clk~input_o $end
$var wire 1 ] clk~inputclkctrl_outclk $end
$var wire 1 ^ core_busy~input_o $end
$var wire 1 _ reg_add_reg[2]~2_combout $end
$var wire 1 ` state.s4~q $end
$var wire 1 a rst~input_o $end
$var wire 1 b Selector18~3_combout $end
$var wire 1 c Selector18~7_combout $end
$var wire 1 d state.s5~0_combout $end
$var wire 1 e state.s5~q $end
$var wire 1 f reg_data_reg[0]~0_combout $end
$var wire 1 g Selector15~2_combout $end
$var wire 1 h Selector15~3_combout $end
$var wire 1 i state.000~0_combout $end
$var wire 1 j state.000~q $end
$var wire 1 k Selector16~0_combout $end
$var wire 1 l state.s1~q $end
$var wire 1 m Selector17~0_combout $end
$var wire 1 n state.s2~q $end
$var wire 1 o Selector18~6_combout $end
$var wire 1 p state.s3~q $end
$var wire 1 q Selector21~0_combout $end
$var wire 1 r data_valid_reg~q $end
$var wire 1 s reg_add_reg[1]~feeder_combout $end
$var wire 1 t reg_add_reg[2]~0_combout $end
$var wire 1 u reg_add_reg[2]~1_combout $end
$var wire 1 v slave_add_reg[6]~feeder_combout $end
$var wire 1 w reg_data_reg[0]~2_combout $end
$var wire 1 x reg_data_reg[2]~feeder_combout $end
$var wire 1 y reg_data_reg[4]~1_combout $end
$var wire 1 z reg_add_reg [7] $end
$var wire 1 { reg_add_reg [6] $end
$var wire 1 | reg_add_reg [5] $end
$var wire 1 } reg_add_reg [4] $end
$var wire 1 ~ reg_add_reg [3] $end
$var wire 1 !! reg_add_reg [2] $end
$var wire 1 "! reg_add_reg [1] $end
$var wire 1 #! reg_add_reg [0] $end
$var wire 1 $! slave_add_reg [6] $end
$var wire 1 %! slave_add_reg [5] $end
$var wire 1 &! slave_add_reg [4] $end
$var wire 1 '! slave_add_reg [3] $end
$var wire 1 (! slave_add_reg [2] $end
$var wire 1 )! slave_add_reg [1] $end
$var wire 1 *! slave_add_reg [0] $end
$var wire 1 +! reg_data_reg [7] $end
$var wire 1 ,! reg_data_reg [6] $end
$var wire 1 -! reg_data_reg [5] $end
$var wire 1 .! reg_data_reg [4] $end
$var wire 1 /! reg_data_reg [3] $end
$var wire 1 0! reg_data_reg [2] $end
$var wire 1 1! reg_data_reg [1] $end
$var wire 1 2! reg_data_reg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
x$
x,
x+
0*
0)
x(
x'
0&
0%
x4
x3
x2
x1
x0
x/
0.
0-
15
0<
x;
x:
x9
08
x7
x6
0=
1>
x?
1@
1A
1B
xC
1D
0E
xF
xG
xH
0I
xJ
xK
xL
xM
0N
0O
xP
xQ
0R
0S
xT
xU
xV
xW
xX
xY
0Z
0[
0\
x]
0^
x_
0`
1a
xb
xc
xd
0e
xf
xg
xh
xi
0j
xk
0l
xm
0n
xo
0p
xq
0r
xs
xt
xu
xv
xw
xx
xy
0#!
0"!
z!!
z~
z}
z|
z{
zz
z*!
z)!
z(!
z'!
z&!
z%!
0$!
02!
z1!
00!
z/!
0.!
z-!
z,!
z+!
$end
#159
0]
#646
0f
#781
0s
#802
0o
#854
0d
#879
0x
#881
0y
#896
1w
#898
0_
#990
0m
#991
0v
#1052
0q
#3335
0t
#3447
0K
06
#3507
1k
#3533
0g
#3534
0b
#3541
0H
0L
0,
09
#3560
0C
0$
#3571
0X
0Y
0/
00
#3721
1u
#3744
0V
0W
01
02
#3901
0h
#3905
0c
#3986
0M
0+
#3989
0T
0U
03
04
#4081
0F
0;
#4295
0J
07
#4297
1i
#4402
0G
0Q
0'
0:
#5442
0P
0(
#20000
1!
#20600
1\
#20774
1]
#22751
1j
1l
#23191
1f
#23209
1g
#23210
1t
#23491
1s
#23525
0k
#23658
1y
#23705
1m
1v
#23808
1q
#40000
0!
#40706
0\
#40865
0]
#60000
1!
#60600
1\
#60774
1]
#62750
12!
1.!
#62751
0l
1n
1r
1"!
1$!
#63252
0f
#63475
1o
#63518
0u
#63741
0m
#63742
0v
#66223
1K
16
#66329
1C
1$
#66337
1X
1Y
1/
10
#66768
1M
1+
#66785
1T
1U
13
14
#66860
1F
1;
#67101
1J
17
#67203
1G
1Q
1'
1:
#68138
1P
1(
#80000
0!
#80706
0\
#80865
0]
#100000
1!
#100600
1\
#100774
1]
#102751
0n
1p
#103319
1f
#103323
1u
#103396
1h
#103553
0o
#103598
0w
#103613
1x
#103641
1_
#103940
0h
#120000
0!
#120706
0\
#120865
0]
#140000
1!
#140600
1\
#140774
1]
#142750
02!
10!
#142751
1`
0p
1#!
0$!
#143397
0f
#143404
0u
#143499
1d
#143630
0x
#143647
1w
#143649
0_
#146198
0K
06
#146309
1H
1L
1,
19
#146528
1V
1W
11
12
#146739
0T
0U
03
04
#160000
0!
#160706
0\
#160865
0]
#180000
1!
#180600
1\
#180774
1]
#182751
0`
1e
#183322
1b
#183605
0d
#183638
1h
#183685
1c
#184052
1d
#200000
0!
#200706
0\
#200865
0]
#220000
1!
#220600
1\
#220774
1]
#240000
0!
#240706
0\
#240865
0]
#260000
1!
#260600
1\
#260774
1]
#280000
0!
#280706
0\
#280865
0]
#300000
1!
#300600
1\
#300774
1]
#320000
0!
#320706
0\
#320865
0]
#340000
1!
#340600
1\
#340774
1]
#360000
0!
#360706
0\
#360865
0]
#380000
1!
#380600
1\
#380774
1]
#400000
0!
#400706
0\
#400865
0]
#420000
1!
#420600
1\
#420774
1]
#440000
0!
#440706
0\
#440865
0]
#460000
1!
#460600
1\
#460774
1]
#480000
0!
#480706
0\
#480865
0]
#500000
1!
#500600
1\
#500774
1]
#520000
0!
#520706
0\
#520865
0]
#540000
1!
#540600
1\
#540774
1]
#560000
0!
#560706
0\
#560865
0]
#580000
1!
#580600
1\
#580774
1]
#600000
0!
#600706
0\
#600865
0]
#620000
1!
#620600
1\
#620774
1]
#640000
0!
#640706
0\
#640865
0]
#660000
1!
#660600
1\
#660774
1]
#680000
0!
#680706
0\
#680865
0]
#700000
1!
#700600
1\
#700774
1]
#720000
0!
#720706
0\
#720865
0]
#740000
1!
#740600
1\
#740774
1]
#760000
0!
#760706
0\
#760865
0]
#780000
1!
#780600
1\
#780774
1]
#800000
0!
#800706
0\
#800865
0]
#820000
1!
#820600
1\
#820774
1]
#840000
0!
#840706
0\
#840865
0]
#860000
1!
#860600
1\
#860774
1]
#880000
0!
#880706
0\
#880865
0]
#900000
1!
#900600
1\
#900774
1]
#920000
0!
#920706
0\
#920865
0]
#940000
1!
#940600
1\
#940774
1]
#960000
0!
#960706
0\
#960865
0]
#980000
1!
#980600
1\
#980774
1]
#1000000
