m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/SoC_document/CLA_DE2/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1699411178
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
I9VkOGQ07[`XL14^1^kDR^2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1699333812
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_avalon_sc_fifo.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_avalon_sc_fifo.v
Z4 L0 21
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1699411178.000000
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-vlog01compat -work system
Z8 !s92 -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules
Z9 tCvgOpt 0
valtera_merlin_arb_adder
Z10 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z11 !s110 1699411179
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
IBg=`j5z=2H4JCU18KJ8Gz2
R2
Z12 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R3
Z13 8D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_arbitrator.sv
Z14 FD:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z15 !s108 1699411179.000000
Z16 !s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_arbitrator.sv|
Z17 !s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
Z18 o-sv -work system
Z19 !s92 -sv -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules
R9
valtera_merlin_arbitrator
R10
R11
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
I1k8>0h2LZYA798O<k5TV[2
R2
R12
S1
R0
R3
R13
R14
L0 103
R5
r1
!s85 0
31
R15
R16
R17
!i113 1
R18
R19
R9
valtera_merlin_burst_uncompressor
R10
Z20 !s110 1699411181
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IdI[10`]IOndjXR=Y>CkgI2
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R5
r1
!s85 0
31
Z21 !s108 1699411181.000000
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R18
R19
R9
valtera_merlin_master_agent
R10
R20
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
I6:@CKJRDZdXYb3jNJoKHd2
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
Z22 w1699333811
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_agent.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R5
r1
!s85 0
31
R21
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R18
R19
R9
valtera_merlin_master_translator
R10
R20
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
INj4FB3L:H[hzBT40^Sl1O2
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R22
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_translator.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
R21
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R18
R19
R9
valtera_merlin_slave_agent
R10
Z23 !s110 1699411180
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
I:hJZjMDY9lBSBncDe[GTG1
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv
L0 34
R5
r1
!s85 0
31
Z24 !s108 1699411180.000000
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R18
R19
R9
valtera_merlin_slave_translator
R10
R20
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
IEWj`iP@>3Om_V6LV5gf2o0
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R22
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_translator.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R21
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R18
R19
R9
valtera_reset_controller
R1
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I_nAgATZ[o?JI[b@aVP6KX1
R2
R0
Z25 w1699333807
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_controller.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
R6
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_controller.v|
!i113 1
R7
R8
R9
valtera_reset_synchronizer
R1
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IPOEm042g62mUQKJS_H8JA3
R2
R0
R25
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_synchronizer.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R5
r1
!s85 0
31
R6
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R7
R8
R9
vcarry_lookahead_adder
R11
!i10b 1
!s100 GQ09l4XQWLG3eIFGj4b[I1
I7=z;EB;YF6oObdhFOSCJV1
R2
R0
Z26 w1699333797
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/carry_lookahead_adder.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/carry_lookahead_adder.v
L0 1
R5
r1
!s85 0
31
R15
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/carry_lookahead_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/carry_lookahead_adder.v|
!i113 1
R7
R8
R9
vsystem
R1
!i10b 1
!s100 2fAd[4_5E^SX=JMBbgf`A1
I=O`KD>AWMCCDF4ek[ln=N1
R2
R0
R26
8D:/SoC_document/CLA_DE2/system/synthesis/system.v
FD:/SoC_document/CLA_DE2/system/synthesis/system.v
L0 6
R5
r1
!s85 0
31
R6
!s107 D:/SoC_document/CLA_DE2/system/synthesis/system.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis|D:/SoC_document/CLA_DE2/system/synthesis/system.v|
!i113 1
R7
!s92 -vlog01compat -work system +incdir+D:/SoC_document/CLA_DE2/system/synthesis
R9
vsystem_irq_mapper
R10
R11
!i10b 1
!s100 kdGFh8fN0=GN2=DPKThT63
I<:=8cV=JJ]_2S<@9Glf5>1
R2
!s105 system_irq_mapper_sv_unit
S1
R0
R25
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_irq_mapper.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
R15
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_irq_mapper.sv|
!i113 1
R18
R19
R9
vsystem_jtag_uart_0
R11
!i10b 1
!s100 F_jM1`@:9Mi2=bLn32eKV0
IG>Y1a40067ZJ_bNXHX`L`1
R2
R0
Z27 w1699333798
Z28 8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_jtag_uart_0.v
Z29 FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_jtag_uart_0.v
L0 331
R5
r1
!s85 0
31
R15
Z30 !s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_jtag_uart_0.v|
Z31 !s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_jtag_uart_0.v|
!i113 1
R7
R8
R9
vsystem_jtag_uart_0_scfifo_r
R11
!i10b 1
!s100 nbH:B[hc3Gg3_dlXFY6Y_0
IOf?c9]iSZNd0iTBa_mG=52
R2
R0
R27
R28
R29
L0 243
R5
r1
!s85 0
31
R15
R30
R31
!i113 1
R7
R8
R9
vsystem_jtag_uart_0_scfifo_w
R11
!i10b 1
!s100 U<VMPVbdEfH^<724Hjl`h2
ICL_T@]fjN;OQZ588jVnoM1
R2
R0
R27
R28
R29
L0 78
R5
r1
!s85 0
31
R15
R30
R31
!i113 1
R7
R8
R9
vsystem_jtag_uart_0_sim_scfifo_r
R11
!i10b 1
!s100 mZX[@nGQG0BfXD=a>JfNP0
ISWbEWnV[n9;[[WHf8>QF92
R2
R0
R27
R28
R29
L0 164
R5
r1
!s85 0
31
R15
R30
R31
!i113 1
R7
R8
R9
vsystem_jtag_uart_0_sim_scfifo_w
R11
!i10b 1
!s100 ^H3B]NOZefn@cI0?B>8j70
I?fg]`XWaPhK;NRFVMK?cd3
R2
R0
R27
R28
R29
R4
R5
r1
!s85 0
31
R15
R30
R31
!i113 1
R7
R8
R9
vsystem_mm_interconnect_0
R1
!i10b 1
!s100 900lgHX^m]D5CPRBbl3l22
IiKhAcLai8ZWQX5cd1kjD[3
R2
R0
R25
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R6
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0.v|
!i113 1
R7
R8
R9
vsystem_mm_interconnect_0_avalon_st_adapter
R1
!i10b 1
!s100 dRhzim_:k9ZTDTeTAIQUL3
IdbifLjeXhZZ:W_iWT]YD=2
R2
R0
Z32 w1699333813
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R6
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
R9
vsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R10
R11
!i10b 1
!s100 a2QFnCL259li3C;?36ak80
I`fFUR_XmZEZlZ?@;C7?Q10
R2
!s105 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R32
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R5
r1
!s85 0
31
R15
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_cmd_demux
R10
R23
!i10b 1
!s100 LS:T=lfEkKUG=dQF@eYEi2
InF_^]e6fYcaAF]nPnEWP43
R2
!s105 system_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv
Z33 L0 43
R5
r1
!s85 0
31
R24
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_cmd_demux_001
R10
R23
!i10b 1
!s100 f`F4eB2k7cVOWf=50XUK=0
IBoFMDY^<R_6=R_`7_n0d42
R2
!s105 system_mm_interconnect_0_cmd_demux_001_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv
R33
R5
r1
!s85 0
31
R24
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_cmd_mux
R10
R23
!i10b 1
!s100 <FT@m1MA7aM]G0=YURGkb1
I6IOWVM4Q3`ifKQf50CWYG1
R2
!s105 system_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv
Z34 L0 51
R5
r1
!s85 0
31
R24
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_cmd_mux_001
R10
R23
!i10b 1
!s100 P630iWH<KdK4ZBe[3k`5H2
IMWK?K>Igc_J7iBzNN>4Yg1
R2
!s105 system_mm_interconnect_0_cmd_mux_001_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv
R34
R5
r1
!s85 0
31
R24
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_router
R10
R23
!i10b 1
!s100 2I0<@mXS_9]81H9U_?Xkj0
IXE6[<Zn1kA@oYjZT0b1O_2
R2
Z35 !s105 system_mm_interconnect_0_router_sv_unit
S1
R0
R3
Z36 8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router.sv
Z37 FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router.sv
Z38 L0 84
R5
r1
!s85 0
31
R24
Z39 !s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router.sv|
Z40 !s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_router_001
R10
R23
!i10b 1
!s100 ElU08mo68hK13of[4hclF3
IiD^0J]WU98gV=hS5jEb573
R2
Z41 !s105 system_mm_interconnect_0_router_001_sv_unit
S1
R0
R3
Z42 8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv
Z43 FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv
R38
R5
r1
!s85 0
31
R24
Z44 !s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv|
Z45 !s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_router_001_default_decode
R10
R23
!i10b 1
!s100 _PVU[aMhz5z`><i9KQ0HU2
IOXDAcM]LVU8Z?nI7?hZzD2
R2
R41
S1
R0
R3
R42
R43
Z46 L0 45
R5
r1
!s85 0
31
R24
R44
R45
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_router_002
R10
R23
!i10b 1
!s100 YV=21z1b<LEDhdMk8Tk@>2
ImZFOOcXg8TgjU1FO<5_G43
R2
Z47 !s105 system_mm_interconnect_0_router_002_sv_unit
S1
R0
R3
Z48 8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv
Z49 FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv
R38
R5
r1
!s85 0
31
R24
Z50 !s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv|
Z51 !s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_router_002_default_decode
R10
R23
!i10b 1
!s100 QgFGEDmXDJ;aYSb<28X2X0
I3VH[FCYzV:PmlQN_j;[@D3
R2
R47
S1
R0
R3
R48
R49
R46
R5
r1
!s85 0
31
R24
R50
R51
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_router_003
R10
R23
!i10b 1
!s100 ;LnP:nOlPCYJomkPT9Yof1
I4ELg0KbTS0zhz:leY`ibR3
R2
Z52 !s105 system_mm_interconnect_0_router_003_sv_unit
S1
R0
R3
Z53 8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv
Z54 FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv
R38
R5
r1
!s85 0
31
R24
Z55 !s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv|
Z56 !s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_router_003_default_decode
R10
R23
!i10b 1
!s100 L]3[P84l]:D7YomGRFnT>0
IIZoQcnZ1W`Qgo?`lg@8aM1
R2
R52
S1
R0
R3
R53
R54
R46
R5
r1
!s85 0
31
R24
R55
R56
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_router_default_decode
R10
R23
!i10b 1
!s100 YXjO7Rccm9T0YG`:CX:>B3
IUBU9BBOIKz=o^6ETS?bnF2
R2
R35
S1
R0
R3
R36
R37
R46
R5
r1
!s85 0
31
R24
R39
R40
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_rsp_demux
R10
R23
!i10b 1
!s100 Q[5JHlYI8cYP3D>z?6TRo0
Ij6mfcb@A5_YkC[WejV>Gf1
R2
!s105 system_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv
R33
R5
r1
!s85 0
31
R24
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_rsp_demux_001
R10
R23
!i10b 1
!s100 SDlOeFHiAPD=W9^<T<WhS3
IiAHze^a^Rgnob<aD[lF6D0
R2
!s105 system_mm_interconnect_0_rsp_demux_001_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv
R33
R5
r1
!s85 0
31
R15
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_rsp_mux
R10
R11
!i10b 1
!s100 hYllOZ9YQD]KGh[[08e]73
IDb57jOek47AeH:7QPWe[>0
R2
!s105 system_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv
R34
R5
r1
!s85 0
31
R15
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv|
!i113 1
R18
R19
R9
vsystem_mm_interconnect_0_rsp_mux_001
R10
R11
!i10b 1
!s100 dFcT?HQQ[M>0j864BF2lA2
IiGIh1KI[BG7daB4SFCcmn1
R2
!s105 system_mm_interconnect_0_rsp_mux_001_sv_unit
S1
R0
R3
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv
R34
R5
r1
!s85 0
31
R15
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R18
R19
R9
vsystem_nios2_gen2_0
R1
!i10b 1
!s100 F:7Ql27c9k[h4`h0D91kZ2
I[=5dfAW7ggm]1WTQVn^o91
R2
R0
Z57 w1699333799
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0.v
L0 9
R5
r1
!s85 0
31
R6
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0.v|
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu
R1
!i10b 1
!s100 =C91PB9DEja>1?2Ph@_@e0
I2nJ<1AZ9nKj_c1RnMB4]m3
R2
R0
R22
Z58 8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu.v
Z59 FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu.v
L0 2834
R5
r1
!s85 0
31
R6
Z60 !s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu.v|
Z61 !s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu.v|
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_debug_slave_sysclk
R11
!i10b 1
!s100 TD0_bNe3fUJ[8WWMT>;RT0
I;OHd8LX8>AdZ?J6KkklN31
R2
R0
R22
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
R4
R5
r1
!s85 0
31
R6
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_debug_slave_tck
R11
!i10b 1
!s100 Gmi6K9cOT]^k[82V^KK[A1
IST2UoAmgkE^Sj=;=OBmnY0
R2
R0
R22
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
R4
R5
r1
!s85 0
31
R15
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v|
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_debug_slave_wrapper
R11
!i10b 1
!s100 ?mW>2:9eR@Ne6hbJ3oP7]3
I_0GH3<cCUI4=fCPj]m0?=2
R2
R0
R22
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
R4
R5
r1
!s85 0
31
R15
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_avalon_reg
R1
!i10b 1
!s100 [PLU9Y3IH]iIXV3>DSQ@B2
IBCTo]]Ji6]znma=>72Xh42
R2
R0
R22
R58
R59
L0 2023
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci
R1
!i10b 1
!s100 cm8aB_>e2gIgdniWNWd8H1
IIfb@OT?znM5Y6j=bIYfCg0
R2
R0
R22
R58
R59
L0 2362
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_break
R1
!i10b 1
!s100 gnKD>fhNJDiUGIS1XWU5L1
IozLMG^7TQGJo;9Rc_mHeV1
R2
R0
R22
R58
R59
L0 295
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
R1
!i10b 1
!s100 L5c_:AD;<Xo`nN`E33FS81
IZ96U4O0`eA@9J_P`UL]<D2
R2
R0
R22
R58
R59
L0 1265
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_dbrk
R1
!i10b 1
!s100 McUhb_Qna`2znYHa4`f`X3
I?E<ABcoeml^bHIf__OVgS1
R2
R0
R22
R58
R59
L0 795
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_debug
R1
!i10b 1
!s100 335i@gLTF8662DLLzRP3]1
Ia>D<ReN^IJ72lO[5JFKFW2
R2
R0
R22
R58
R59
L0 153
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_dtrace
R1
!i10b 1
!s100 N9]mmNJXbnga]E?MTb@m20
IWDQ7:LX6NCEW6;Q^jCSii2
R2
R0
R22
R58
R59
L0 1183
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_fifo
R1
!i10b 1
!s100 7CT=b6]ef8cE:HHcBiHZ]2
If80UJfYzR2V;8W^naa^`h2
R2
R0
R22
R58
R59
L0 1427
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
R1
!i10b 1
!s100 P__1klCnX]bR=0GD:Wj=31
I@cOGUE93Yd^Pl420SoV9k2
R2
R0
R22
R58
R59
L0 1380
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
R1
!i10b 1
!s100 XonY=gK9XecOhdFSOlP_90
Il7aU@zn2J1njHgb7e3:c50
R2
R0
R22
R58
R59
L0 1337
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_im
R1
!i10b 1
!s100 :5D>TV>J@fV2fAXfYFJU<0
IfZ[Xk93ln@nhPIP?ci3V=3
R2
R0
R22
R58
R59
L0 1936
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_itrace
R1
!i10b 1
!s100 H34O2lk8Z4S[3973@Wgc;2
I7DfHTGdn1mAWUMR8]MYbX0
R2
R0
R22
R58
R59
L0 982
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_pib
R1
!i10b 1
!s100 l:Eb6`e5QlW17J[92TFb>0
IVLO3<`>OGVXajc_PWXPmf1
R2
R0
R22
R58
R59
L0 1913
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_td_mode
R1
!i10b 1
!s100 8R^jU_:WKdU3<IeI6LgPU0
I4CM8kF53zmV347[OgP:Og1
R2
R0
R22
R58
R59
L0 1115
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_oci_xbrk
R1
!i10b 1
!s100 BoYc??JN]Zd2ciW]4dgRd1
Iin8BF>6FAQ2@9M]^;=cQo0
R2
R0
R22
R58
R59
L0 588
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_ocimem
R1
!i10b 1
!s100 ZVP7dUR68bZJAYoO1a1;G1
I]Me<7QddSjG66:aji=TbS3
R2
R0
R22
R58
R59
L0 2181
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_nios2_performance_monitors
R1
!i10b 1
!s100 E;SP1mk5P?X21_GEZzd?Y0
I[c_;VFSc5_H8GE_M2k5:]2
R2
R0
R22
R58
R59
L0 2006
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_ociram_sp_ram_module
R1
!i10b 1
!s100 dLU^5jbDj8OcQIE5_NHhd0
Ia]TYA6kWE?F2hNWV[fn7<3
R2
R0
R22
R58
R59
L0 2116
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_register_bank_a_module
R1
!i10b 1
!s100 PToRJT9C=hTj?@fhocZnZ1
I65?aVMgX2Q80Pfe`SBCed1
R2
R0
R22
R58
R59
R4
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_register_bank_b_module
R1
!i10b 1
!s100 oJPWPdOJ`W`oRm0E4N?5b3
IDkd>3AIEdakzGkR5VkoD?3
R2
R0
R22
R58
R59
L0 87
R5
r1
!s85 0
31
R6
R60
R61
!i113 1
R7
R8
R9
vsystem_nios2_gen2_0_cpu_test_bench
R11
!i10b 1
!s100 RV3GT4jjJ?D5S8a?NbW5S3
Iae78W:3Rc4RVC?hT2:zKi2
R2
R0
R22
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v
R4
R5
r1
!s85 0
31
R15
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v|
!i113 1
R7
R8
R9
vsystem_onchip_memory2_0
R1
!i10b 1
!s100 k?_k@CN;ln0k;aLgAkkSG1
IkdmQdjOWi3S[g5gabZQSz3
R2
R0
R57
8D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_onchip_memory2_0.v
FD:/SoC_document/CLA_DE2/system/synthesis/submodules/system_onchip_memory2_0.v
R4
R5
r1
!s85 0
31
R6
!s107 D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_onchip_memory2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+D:/SoC_document/CLA_DE2/system/synthesis/submodules|D:/SoC_document/CLA_DE2/system/synthesis/submodules/system_onchip_memory2_0.v|
!i113 1
R7
R8
R9
