#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 10 14:14:34 2021
# Process ID: 6600
# Current directory: /afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/synth_1
# Command line: vivado -log uart_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_test.tcl
# Log file: /afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/synth_1/uart_test.vds
# Journal file: /afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source uart_test.tcl -notrace
Command: synth_design -top uart_test -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1655.945 ; gain = 152.688 ; free physical = 1394 ; free virtual = 19497
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_test' [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/uart_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/uart.v:23]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter DVSR bound to: 163 - type: integer 
	Parameter DVSR_BIT bound to: 8 - type: integer 
	Parameter FIFO_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mod_m_counter' [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/mod_m_counter.v:23]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 163 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_m_counter' (1#1) [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/mod_m_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/uart_rx.v:23]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/fifo.v:23]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/fifo.v:73]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/uart_tx.v:23]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart' (5#1) [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/debounce.v:23]
	Parameter zero bound to: 2'b00 
	Parameter wait0 bound to: 2'b01 
	Parameter one bound to: 2'b10 
	Parameter wait1 bound to: 2'b11 
	Parameter N bound to: 21 - type: integer 
INFO: [Synth 8-226] default block is never used [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/debounce.v:58]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (6#1) [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_test' (7#1) [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/sources_1/new/uart_test.v:23]
WARNING: [Synth 8-3917] design uart_test has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port sseg[7] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[5] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[4] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[2] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[1] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[0] driven by constant 1
WARNING: [Synth 8-3331] design uart_test has unconnected port btn[2]
WARNING: [Synth 8-3331] design uart_test has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1709.695 ; gain = 206.438 ; free physical = 1408 ; free virtual = 19526
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1715.633 ; gain = 212.375 ; free physical = 1394 ; free virtual = 19512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1715.633 ; gain = 212.375 ; free physical = 1395 ; free virtual = 19512
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/constrs_1/new/cnstr.xdc]
Finished Parsing XDC File [/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.srcs/constrs_1/new/cnstr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.352 ; gain = 0.000 ; free physical = 1304 ; free virtual = 19428
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1888.320 ; gain = 2.969 ; free physical = 1302 ; free virtual = 19426
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1377 ; free virtual = 19493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1376 ; free virtual = 19492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1379 ; free virtual = 19495
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                   wait1 |                               01 |                               11
                     one |                               10 |                               10
                   wait0 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1372 ; free virtual = 19487
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design uart_test has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port sseg[7] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[5] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[4] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[2] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[1] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port sseg[0] driven by constant 1
WARNING: [Synth 8-3917] design uart_test has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design uart_test has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design uart_test has unconnected port btn[2]
WARNING: [Synth 8-3331] design uart_test has unconnected port btn[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_unit/uart_tx_unit/b_reg_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1360 ; free virtual = 19475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1241 ; free virtual = 19353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1241 ; free virtual = 19353
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1239 ; free virtual = 19351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1236 ; free virtual = 19349
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1236 ; free virtual = 19349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1236 ; free virtual = 19349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1233 ; free virtual = 19351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1233 ; free virtual = 19351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1232 ; free virtual = 19351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    22|
|4     |LUT2   |     8|
|5     |LUT3   |     6|
|6     |LUT4   |    43|
|7     |LUT5   |    17|
|8     |LUT6   |    27|
|9     |FDCE   |    59|
|10    |FDPE   |     3|
|11    |IBUF   |     4|
|12    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   216|
|2     |  btn_db_unit     |debounce      |    80|
|3     |  uart_unit       |uart          |   110|
|4     |    baud_gen_unit |mod_m_counter |    26|
|5     |    fifo_rx_unit  |fifo          |    15|
|6     |    fifo_tx_unit  |fifo_0        |    15|
|7     |    uart_rx_unit  |uart_rx       |    28|
|8     |    uart_tx_unit  |uart_tx       |    26|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1232 ; free virtual = 19351
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1888.320 ; gain = 212.375 ; free physical = 1285 ; free virtual = 19404
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1888.320 ; gain = 385.062 ; free physical = 1300 ; free virtual = 19419
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.320 ; gain = 0.000 ; free physical = 1223 ; free virtual = 19351
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1888.320 ; gain = 523.758 ; free physical = 1320 ; free virtual = 19447
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.320 ; gain = 0.000 ; free physical = 1320 ; free virtual = 19447
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/d/david.yang/UART_2/UART_2.runs/synth_1/uart_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_test_utilization_synth.rpt -pb uart_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 14:15:06 2021...
