// Seed: 1616721003
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_4;
  for (id_5 = {id_5{id_5 - 1'b0}}; id_2; id_5 = 1) begin
    wire id_6;
  end
  wire id_7 = id_5;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  always begin
    @(1 - 1 or 1) id_1 <= #1 1;
    id_1 = id_2;
    id_1 = 1;
  end
  wire id_4;
  wire id_5;
  if (1) wire id_6;
  module_0(
      id_5, id_5, id_6
  );
endmodule
