# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../TP_FPGA_AUDIO/tp_project.srcs/sources_1/new/ADC.vhd" \
"../../../../../TP_FPGA_AUDIO/tp_project.srcs/sim_1/new/ADC_testbench.vhd" \

# Do not sort compile order
nosort
