module PISO(input clk,input [3:0] si,output so,input mode);
  reg[3:0] y;
  always@(posedge clk)begin
    if(mode)
      y<=si;
  else
    y[3]<=1'bx;
  y[2]<=y[3];
  y[1]<=y[2];
  y[0]<=y[1];
  end
  assign so=y[0];
endmodule
