---
layout: default
title: "1.6 çµ±åˆãƒ¡ãƒ¢ãƒªï¼šLPDDRï¼‹FeRAMã«ã‚ˆã‚‹ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AI"
---

---

# 1.6 çµ±åˆãƒ¡ãƒ¢ãƒªï¼šLPDDRï¼‹FeRAMã«ã‚ˆã‚‹ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AI  
*Hybrid Memory (LPDDR + FeRAM) for Mobile/Edge AI*  

---

ğŸ“Œ **æ¦‚è¦ / Overview**  
ç¾åœ¨ã€ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AIå‘ã‘ã®æ¨™æº–ãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒªã¯ **LPDDR** ã§ã‚ã‚‹ã€‚  
æˆ‘ã€…ã¯ **FeRAM** ã‚’ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã—ã¦å®Ÿè£…ã—ã€ä¸æ®ç™ºæ©Ÿèƒ½ã‚’ä»˜ä¸ã™ã‚‹ã“ã¨ã§ã€ä½å¾…æ©Ÿé›»åŠ›ã¨  
**ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ãƒˆãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ ï¼ˆé›»æºæ–­å¾Œã‚‚çŠ¶æ…‹ã‚’ä¿æŒã—ã€å³æ™‚å¾©å¸°ã§ãã‚‹æ©Ÿèƒ½ï¼‰** ã‚’å®Ÿç¾ã™ã‚‹ã€‚  
*In mobile edge AI, LPDDR is the dominant working memory. By adding FeRAM as a chiplet with non-volatility,  
we enable low standby power and instant resume.*  

ã“ã®æ–¹å¼ã¯ **LPDDRã®å¸¯åŸŸåŠ¹ç‡ã‚’ç¶­æŒã—ã¤ã¤ã€ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆã‚„ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥æŠ‘åˆ¶ã‚’FeRAMã«ã‚ªãƒ•ãƒ­ãƒ¼ãƒ‰**ã§ãã‚‹ãŸã‚ã€  
ãƒãƒ©ãƒ³ã‚¹ã®å–ã‚ŒãŸãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰æ§‹æˆã‚’æä¾›ã™ã‚‹ã€‚  
*This approach preserves LPDDRâ€™s bandwidth efficiency while offloading checkpoints and refresh suppression to FeRAM,  
offering a balanced hybrid memory architecture.*  

---

## ğŸ¯ 1.6.1 ç›®æ¨™ã¨åˆ¶ç´„ / Goals & Constraints

| **é …ç›®** | **å†…å®¹ (æ—¥æœ¬èª)** | *Description (English)* |
|----------|------------------|-------------------------|
| **ç›®æ¨™ / Goals** | å¸¯åŸŸåŠ¹ç‡ç¶­æŒãƒ»ä½å¾…æ©Ÿé›»åŠ›ãƒ»ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ãƒˆãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ  | *Maintain bandwidth efficiency, minimize standby power, enable instant resume* |
| **åˆ¶ç´„ / Constraints** | å®Ÿè£…é¢ç©ãƒ»BOMã‚³ã‚¹ãƒˆãƒ»FeRAMè€ä¹…æ€§ | *Die area, BOM cost, FeRAM endurance* |

---

## ğŸ—ï¸ 1.6.2 ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ / Architecture

- **LPDDR** = ãƒ¡ã‚¤ãƒ³ãƒ¯ãƒ¼ã‚­ãƒ³ã‚°ãƒ¡ãƒ¢ãƒª  
  *LPDDR = main working memory*  

- **FeRAM** = ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆï¼OSçŠ¶æ…‹ï¼Coldé ˜åŸŸã®ä¸æ®ç™ºå±¤  
  *FeRAM = persistent tier for checkpoints, OS state, and cold data*  

- **çµ±åˆ** = ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆï¼SiPçµ±åˆï¼‹SystemDKåˆ¶å¾¡  
  *Integration = chiplet/SiP packaging with SystemDK supervision*  

```mermaid
flowchart TD
  CPU["ğŸ–¥ï¸ CPU / Accelerator"]
  LPDDR["ğŸ“— LPDDR: working memory"]
  NV["ğŸ’¾ FeRAM: persistent tier (ckpt / OS state)"]

  CPU --> LPDDR
  LPDDR <---> NV
  note1{{SystemDK<br/>checkpoint / refresh offload}}
  NV -.-> note1
  LPDDR -.-> note1
```

---

## ğŸ”„ 1.6.3 å‹•ä½œã‚·ãƒŠãƒªã‚ª / Operation Scenarios

| **ãƒ•ã‚§ãƒ¼ã‚º** | **æ—¥æœ¬èªèª¬æ˜** | *English Description* |
|--------------|----------------|-----------------------|
| **æ¨è«–æ™‚ / Inference** | LPDDR ãŒã‚¢ã‚¯ãƒ†ã‚£ãƒ–ã«å‹•ä½œã—ã€FeRAM ãŒãƒãƒƒã‚¯ã‚°ãƒ©ã‚¦ãƒ³ãƒ‰ã§ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆä¿å­˜ | *LPDDR active, FeRAM stores checkpoints in background* |
| **ã‚¹ãƒªãƒ¼ãƒ—æ™‚ / Sleep** | LPDDR å†…å®¹ã‚’æ¶ˆå»ã€FeRAM ãŒä¸æ®ç™ºçš„ã«çŠ¶æ…‹ã‚’ä¿æŒ | *LPDDR cleared, FeRAM retains OS/application state* |
| **å¾©å¸°æ™‚ / Resume** | FeRAM ã‹ã‚‰çŠ¶æ…‹ã‚’ãƒ­ãƒ¼ãƒ‰ â†’ å³æ™‚ãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ  | *Reload from FeRAM enables instant resume* |

---

## ğŸ—ï¸ 1.6.4 å®Ÿè£…æ–¹å¼ / Implementation Options

| **æ–¹å¼** | **æ—¥æœ¬èªèª¬æ˜** | *English Description* |
|----------|----------------|-----------------------|
| **Chiplet/SiP çµ±åˆ** | LPDDRã¨FeRAMã‚’2.5D/3DæŠ€è¡“ã§çµ±åˆã€‚SystemDKã§åˆ¶å¾¡ | *Chiplet/SiP integration with SystemDK supervision* |
| **Monolithicå›°é›£æ€§** | LPDDRã¯ >700Â°C é«˜æ¸©ã‚¢ãƒ‹ãƒ¼ãƒ«å¿…é ˆã€FeRAMã¯ 350â€“450Â°C ã§å®‰å®šåŒ–ã€‚ãƒ—ãƒ­ã‚»ã‚¹æ¸©åº¦ä¸ä¸€è‡´ | *LPDDR requires >700Â°C anneal, FeRAM stabilizes at 350â€“450Â°C â†’ process mismatch* |

---

## ğŸ“Š 1.6.5 æŠ€è¡“ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æ¯”è¼ƒ / Technology Parameters

| **é …ç›®** | **LPDDR (typ.)** | **FeRAM (typ.)** |
|----------|------------------|------------------|
| **ã‚¢ã‚¯ã‚»ã‚¹é…å»¶ / Access latency** | 15â€“60 ns | 80â€“150 ns |
| **ä¿æŒç‰¹æ€§ / Retention** | æ®ç™ºæ€§ (32â€“64 ms) | ä¸æ®ç™º (10â·â€“10â¸ s â‰ˆ years) |
| **æ›¸è¾¼ã¿ã‚¨ãƒãƒ«ã‚®ãƒ¼ / Write energy** | ä¸­ç¨‹åº¦ | ä½ã„ |
| **è€ä¹…æ€§ / Endurance** | >10Â¹â¶ ã‚¢ã‚¯ã‚»ã‚¹ | 10Â¹â°â€“10Â¹Â² æ›¸è¾¼ã¿ |
| **ãƒ—ãƒ­ã‚»ã‚¹æ¸©åº¦ / Process temp.** | >700 Â°C | 350â€“450 Â°C |
| **å½¹å‰² / Role** | ãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒª | ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆï¼çŠ¶æ…‹ä¿æŒ |

---

## âš¡ 1.6.6 ã‚·ã‚¹ãƒ†ãƒ ãƒ¬ãƒ™ãƒ«åŠ¹æœ / System-Level Impact

| **æŒ‡æ¨™** | **LPDDRã®ã¿** | **LPDDR+FeRAM** |
|----------|----------------|-----------------|
| **ã‚¹ã‚¿ãƒ³ãƒã‚¤é›»åŠ› / Standby power** | 100% | 80â€“90% (10â€“20%å‰Šæ¸›) |
| **ãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ é…å»¶ / Resume latency** | ms ã‚ªãƒ¼ãƒ€ãƒ¼ | 100â€“500 Âµs |
| **åŠ¹ç‡ / Effective energy efficiency** | 1.0Ã— | 1.15â€“1.25Ã— |

---

## ğŸš€ 1.6.7 ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ— / Roadmap

| **æœŸé–“** | **æ—¥æœ¬èªèª¬æ˜** | *English Description* |
|----------|----------------|-----------------------|
| **çŸ­æœŸ / Short-term** | LPDDR + FeRAM ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆçµ±åˆ (ã‚¹ãƒãƒ›ï¼ã‚¦ã‚§ã‚¢ãƒ©ãƒ–ãƒ«) | *LPDDR + FeRAM chiplet integration (smartphones/wearables)* |
| **ä¸­æœŸ / Mid-term** | HBM + FeRAM (ã‚¨ãƒƒã‚¸AIã‚µãƒ¼ãƒã€AI Box) | *HBM + FeRAM for edge AI servers and AI boxes* |
| **é•·æœŸ / Long-term** | HBM + FeFET/ReRAMã€Compute-in-Memoryä½µç”¨ | *HBM + FeFET/ReRAM, hybrid with Compute-in-Memory* |

---

## ğŸ“± 1.6.8 å¿œç”¨ãƒ¦ãƒ¼ã‚¹ã‚±ãƒ¼ã‚¹ / Mobile Edge AI Use Cases

- ğŸ”‹ **On-device inference**: ã‚¢ã‚¤ãƒ‰ãƒ«æ™‚ã®ã‚¹ã‚¿ãƒ³ãƒã‚¤é›»åŠ›å‰Šæ¸›  
  *Reduce standby energy during idle periods*  

- ğŸ”„ **Federated / continual learning**: é »ç¹ãªãƒ¢ãƒ‡ãƒ«æ›´æ–°ã®ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆã‚’FeRAMã«é€€é¿  
  *Enable frequent model update checkpoints without DRAM refresh overhead*  

- ğŸ® **Interactive AR/VR & Sensor Fusion**: ã‚µãƒ–mså¾©å¸°ã§UXæ”¹å–„  
  *Support instant resume for AR/VR and sensor fusion*  

---

## ğŸŒ 1.6.9 åºƒç¯„ãªå«æ„ / Broader Implications

- âœ… **DRAMã‚’ä¸»ãƒ¡ãƒ¢ãƒªã¨ã—ã¦ç¶­æŒ**ã—ã¤ã¤ã€FeRAMã‚’è£œåŠ©å±¤ã¨ã—ã¦å°å…¥  
- ğŸ“ **å°å®¹é‡FeRAM**ï¼ˆæ•°MBã€œæ•°åMBï¼‰ã§ååˆ†åŠ¹æœã‚’ç™ºæ®  
- ğŸ› ï¸ **SystemDKã«ã‚ˆã‚‹å”èª¿æœ€é©åŒ–**: ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ»OSã‚’çµ±åˆåˆ¶å¾¡  

---

## ğŸš€ 1.6.10 å°†æ¥å±•é–‹ / Path to HBMï¼‹FeFET

å°†æ¥ã®é«˜å¸¯åŸŸç”¨é€”ã§ã¯ **HBMï¼‹FeFET** ã¸ã®ç½®æ›ãŒå¯èƒ½ã§ã‚ã‚‹ã€‚  
ãŸã ã—ã€ç¾è¡Œã®ãƒ¢ãƒã‚¤ãƒ«SoCè¨­è¨ˆã«ãŠã„ã¦ã¯ **LPDDRï¼‹FeRAM** ãŒã‚ˆã‚Šç¾å®Ÿçš„ã‹ã¤ä½ã‚³ã‚¹ãƒˆã§ã‚ã‚Šã€  
å®Ÿè£…æ€§ã¨åŠ¹ç‡ã®ãƒãƒ©ãƒ³ã‚¹ãŒå–ã‚Œã¦ã„ã‚‹ã€‚  
*For future high-bandwidth use cases, HBM + FeFET can replace this scheme.  
However, in todayâ€™s mobile SoC designs, LPDDR + FeRAM offers a more practical and cost-efficient balance.*  

---

## ğŸ› ï¸ 1.6.11 é–‹ç™ºãƒ•ãƒ­ãƒ¼ / Development Flow

| **å·¥ç¨‹ / Step** | **å†…å®¹ (æ—¥æœ¬èª)** | *Description (English)* |
|-----------------|------------------|-------------------------|
| **CPUä»•æ§˜ç­–å®š / CPU Specification** | ã‚¢ãƒ—ãƒªè¦ä»¶ã«åŸºã¥ãæ¼”ç®—æ€§èƒ½ãƒ»ä½æ¶ˆè²»é›»åŠ›ãƒ»ãƒ¡ãƒ¢ãƒªå¸¯åŸŸã‚’å®šç¾© | *Define compute, power, and memory requirements* |
| **ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®š / Module Selection** | LPDDRãƒ»FeRAMå®¹é‡ãƒ»ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹ã‚’æ±ºå®š | *Select LPDDR, FeRAM, interfaces* |
| **FPGAè¨­è¨ˆæ¤œè¨¼ / FPGA Prototype** | FPGAä¸Šã§ãƒ—ãƒ­ãƒˆã‚¿ã‚¤ãƒ—æ§‹ç¯‰ãƒ»FeRAMé€£æºæ¤œè¨¼ | *Prototype on FPGA, verify FeRAM integration* |
| **RTLè¨­è¨ˆ / RTL Design** | ãƒ¡ãƒ¢ãƒªã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©ãƒ»ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆåˆ¶å¾¡ã‚’RTLåŒ– | *Implement memory controller & checkpoint logic* |
| **ç‰©ç†è¨­è¨ˆæ¤œè¨¼ / Physical Design** | é…ç·šé…å»¶ãƒ»é›»åŠ›ãƒ»é¢ç©ã‚’è§£æ | *Verify layout timing, power, area* |
| **GDS / GDSII** | ãƒã‚¹ã‚¯ãƒ‡ãƒ¼ã‚¿ç”Ÿæˆ | *Generate GDSII mask layout* |
| **ICè£½é€  / Fabrication** | CMOSï¼‹NVMãƒ—ãƒ­ã‚»ã‚¹ã§ãƒãƒƒãƒ—è£½é€  | *Fabricate IC with CMOS + NVM* |
| **ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆ / Wafer Test** | BISTãƒ»ãƒ—ãƒ­ãƒ¼ãƒ–ã‚«ãƒ¼ãƒ‰ã§ç‰¹æ€§ç¢ºèª | *Wafer-level test with probe cards* |
| **BR/IPDKãƒ»PKGDK** | ãƒ—ãƒ­ã‚»ã‚¹ãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸è¨­è¨ˆã‚­ãƒƒãƒˆã§å®Ÿè£…æœ€é©åŒ– | *Optimize design using BR/IPDK, PKGDK* |
| **SystemDK** | ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ï¼ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ï¼OSã®å”èª¿åˆ¶å¾¡ | *System-level co-design with SystemDK* |

```mermaid
flowchart TD
  SPEC["ğŸ“ CPUä»•æ§˜ç­–å®š"]
  MOD["ğŸ“¦ ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®š<br/>(LPDDR, FeRAM)"]
  FPGA["ğŸ”§ FPGAè¨­è¨ˆæ¤œè¨¼"]
  RTL["ğŸ’» RTLè¨­è¨ˆ"]
  PHY["ğŸ“ ç‰©ç†è¨­è¨ˆæ¤œè¨¼"]
  GDS["ğŸ“‚ GDSII"]
  FAB["ğŸ­ ICè£½é€ "]
  WAF["ğŸ”¬ ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆ"]
  PKG["ğŸ“¦ BR/IPDKãƒ»PKGDK"]
  SYS["ğŸ§© SystemDK"]

  SPEC --> MOD --> FPGA --> RTL --> PHY --> GDS --> FAB --> WAF --> PKG --> SYS
```

---

## ğŸ” 1.6.12 FEMè§£æ / FEM Analysis

| **è§£æé ˜åŸŸ / Domain** | **å†…å®¹ (æ—¥æœ¬èª)** | *Description (English)* |
|-----------------------|------------------|-------------------------|
| **ç†±è§£æ / Thermal** | LPDDRã¨FeRAMã®ç™ºç†±åˆ†å¸ƒã‚’ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã—ã€å†·å´è¨­è¨ˆã‚’æœ€é©åŒ– | *Simulate heat distribution and optimize cooling* |
| **å¿œåŠ›è§£æ / Mechanical Stress** | TSVãƒ»ãƒãƒ³ãƒ—ãƒ»æ¥ç€å±¤ã§ã®å¿œåŠ›é›†ä¸­ã‚’è©•ä¾¡ã—ã€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ä¿¡é ¼æ€§ã‚’ç¢ºèª | *Evaluate stress at TSVs, bumps, adhesives for reliability* |
| **é›»ç£ç•Œè§£æ / EM Field** | LPDDRé«˜é€ŸI/Oã¨FeRAMåˆ¶å¾¡é…ç·šã®ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ã€SI/PIã‚’æ¤œè¨¼ | *Verify crosstalk, SI/PI, EMI between LPDDR and FeRAM interconnects* |

```mermaid
flowchart LR
  THERM["ğŸŒ¡ï¸ Thermal Analysis"] --> RESULT1["æœ€é©å†·å´è¨­è¨ˆ<br/>Optimized cooling"]
  STRESS["ğŸ”§ Stress Analysis"] --> RESULT2["é«˜ä¿¡é ¼ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸<br/>Reliable packaging"]
  EM["ğŸ“¡ EM Field Analysis"] --> RESULT3["SI/PIãƒ»EMIå¯¾ç­–<br/>Signal & Power Integrity"]

  RESULT1 --> SYS
  RESULT2 --> SYS
  RESULT3 --> SYS
```

---

## ğŸ“„ é–¢é€£æ–‡æ›¸ / Related Documents

ğŸ‘‰ [ğŸ“„ LPDDR+FeRAM Chiplet Integration (PDF)](./LPDDR_FeRAM.pdf)  
ğŸ‘‰ [ğŸ“„ HBM+FeRAM Chiplet Integration (PDF)](./HBM_FeRAM_Chiplet_MobileEdgeAI.pdf)  
