{
  "design": {
    "design_info": {
      "boundary_crc": "0xD19E8B367920470B",
      "device": "xc7z020clg400-1",
      "name": "ov7675_test",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "clk_wiz_0": "",
      "VGA_test_0": "",
      "ov7675_ctrl_0": "",
      "sccb_if_0": ""
    },
    "ports": {
      "clk_125": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ov7675_test_clk_125",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "direction": "I"
      },
      "vga_vsync": {
        "direction": "O"
      },
      "vga_hsync": {
        "direction": "O"
      },
      "g_data": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "r_data": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "b_data": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "data_in": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "pclk": {
        "direction": "I"
      },
      "vsync": {
        "direction": "I"
      },
      "hsync": {
        "direction": "I"
      },
      "xclk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "scl": {
        "direction": "O"
      },
      "sda": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "RESET": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "PWDN": {
        "direction": "O"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ov7675_test_blk_mem_gen_0_1",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "16"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "76800"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "Write_Width_B": {
            "value": "16"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ov7675_test_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "312.659"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "245.713"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25.000"
          },
          "CLKOUT2_JITTER": {
            "value": "143.688"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "36.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "36.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "VGA_test_0": {
        "vlnv": "xilinx.com:module_ref:VGA_test:1.0",
        "xci_name": "ov7675_test_VGA_test_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VGA_test",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_25": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "fram_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "bram_addrb": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "vga_r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_hsync": {
            "direction": "O"
          },
          "vga_vsync": {
            "direction": "O"
          }
        }
      },
      "ov7675_ctrl_0": {
        "vlnv": "xilinx.com:module_ref:ov7675_ctrl:1.0",
        "xci_name": "ov7675_test_ov7675_ctrl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ov7675_ctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "RESET": {
            "type": "rst",
            "direction": "O"
          },
          "clk_25": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "pclk": {
            "direction": "I"
          },
          "vsync": {
            "direction": "I"
          },
          "href": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "bram_addra": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "we": {
            "direction": "O"
          },
          "PWDN": {
            "direction": "O"
          }
        }
      },
      "sccb_if_0": {
        "vlnv": "xilinx.com:module_ref:sccb_if:1.0",
        "xci_name": "ov7675_test_sccb_if_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sccb_if",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_25": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "sda": {
            "direction": "O"
          },
          "scl": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_125_1": {
        "ports": [
          "clk_125",
          "clk_wiz_0/clk_in1"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "VGA_test_0/rst",
          "ov7675_ctrl_0/rst",
          "sccb_if_0/rst"
        ]
      },
      "VGA_test_0_vga_vsync": {
        "ports": [
          "VGA_test_0/vga_vsync",
          "vga_vsync"
        ]
      },
      "VGA_test_0_vga_hsync": {
        "ports": [
          "VGA_test_0/vga_hsync",
          "vga_hsync"
        ]
      },
      "VGA_test_0_vga_b": {
        "ports": [
          "VGA_test_0/vga_b",
          "b_data"
        ]
      },
      "VGA_test_0_vga_g": {
        "ports": [
          "VGA_test_0/vga_g",
          "g_data"
        ]
      },
      "VGA_test_0_vga_r": {
        "ports": [
          "VGA_test_0/vga_r",
          "r_data"
        ]
      },
      "data_in_1": {
        "ports": [
          "data_in",
          "ov7675_ctrl_0/data_in"
        ]
      },
      "vsync_1": {
        "ports": [
          "vsync",
          "ov7675_ctrl_0/vsync"
        ]
      },
      "hsync_1": {
        "ports": [
          "hsync",
          "ov7675_ctrl_0/href"
        ]
      },
      "pclk_1": {
        "ports": [
          "pclk",
          "ov7675_ctrl_0/pclk",
          "blk_mem_gen_0/clka"
        ]
      },
      "ov7675_ctrl_0_bram_addra": {
        "ports": [
          "ov7675_ctrl_0/bram_addra",
          "blk_mem_gen_0/addra"
        ]
      },
      "ov7675_ctrl_0_rgb_out": {
        "ports": [
          "ov7675_ctrl_0/data_out",
          "blk_mem_gen_0/dina"
        ]
      },
      "ov7675_ctrl_0_we": {
        "ports": [
          "ov7675_ctrl_0/we",
          "blk_mem_gen_0/wea"
        ]
      },
      "VGA_test_0_bram_addrb": {
        "ports": [
          "VGA_test_0/bram_addrb",
          "blk_mem_gen_0/addrb"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "VGA_test_0/fram_data"
        ]
      },
      "sccb_if_0_scl": {
        "ports": [
          "sccb_if_0/scl",
          "scl"
        ]
      },
      "sccb_if_0_sda": {
        "ports": [
          "sccb_if_0/sda",
          "sda"
        ]
      },
      "ov7675_ctrl_0_PWDN": {
        "ports": [
          "ov7675_ctrl_0/PWDN",
          "PWDN"
        ]
      },
      "ov7675_ctrl_0_RESET": {
        "ports": [
          "ov7675_ctrl_0/RESET",
          "RESET"
        ]
      },
      "Net": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ov7675_ctrl_0/clk_25",
          "VGA_test_0/clk_25",
          "blk_mem_gen_0/clkb",
          "xclk",
          "sccb_if_0/clk_25"
        ]
      }
    }
  }
}